HelpInfo,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\hdl\SID_BRIDGE.vhd'.||SID_PLAYER.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\CCC_0\SID_PLAYER_sb_CCC_0_FCCC.vhd'.||SID_PLAYER.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||SID_PLAYER.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS_syn.vhd'.||SID_PLAYER.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.||SID_PLAYER.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'.||SID_PLAYER.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'.||SID_PLAYER.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd'.||SID_PLAYER.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd'.||SID_PLAYER.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd'.||SID_PLAYER.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'.||SID_PLAYER.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS.vhd'.||SID_PLAYER.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'.||SID_PLAYER.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'.||SID_PLAYER.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'.||SID_PLAYER.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'.||SID_PLAYER.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'.||SID_PLAYER.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\SID_PLAYER_sb.vhd'.||SID_PLAYER.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER\SID_PLAYER.vhd'.||SID_PLAYER.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/64||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||SID_PLAYER.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/66||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\hdl\SID_BRIDGE.vhd'.||SID_PLAYER.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\CCC_0\SID_PLAYER_sb_CCC_0_FCCC.vhd'.||SID_PLAYER.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||SID_PLAYER.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS_syn.vhd'.||SID_PLAYER.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.||SID_PLAYER.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'.||SID_PLAYER.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'.||SID_PLAYER.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd'.||SID_PLAYER.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd'.||SID_PLAYER.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd'.||SID_PLAYER.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'.||SID_PLAYER.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS.vhd'.||SID_PLAYER.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'.||SID_PLAYER.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'.||SID_PLAYER.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'.||SID_PLAYER.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'.||SID_PLAYER.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/147||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'.||SID_PLAYER.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/148||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER_sb\SID_PLAYER_sb.vhd'.||SID_PLAYER.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/149||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\component\work\SID_PLAYER\SID_PLAYER.vhd'.||SID_PLAYER.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/150||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||SID_PLAYER.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/152||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_player.rtl.||SID_PLAYER.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/153||SID_PLAYER.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER\SID_PLAYER.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_player_sb.rtl.||SID_PLAYER.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/154||SID_PLAYER_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\SID_PLAYER_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_player_sb_mss.rtl.||SID_PLAYER.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/155||SID_PLAYER_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||SID_PLAYER.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/156||SID_PLAYER_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb_MSS\SID_PLAYER_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_player_sb_fabosc_0_osc.def_arch.||SID_PLAYER.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/161||SID_PLAYER_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||SID_PLAYER.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/162||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||SID_PLAYER.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/164||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||SID_PLAYER.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/168||SID_PLAYER_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||SID_PLAYER.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/169||SID_PLAYER_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||SID_PLAYER.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/170||SID_PLAYER_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||SID_PLAYER.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/171||SID_PLAYER_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\FABOSC_0\SID_PLAYER_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||SID_PLAYER.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/173||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/174||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/175||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/176||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/177||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/178||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/179||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/180||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/181||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/182||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/183||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/184||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/185||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/186||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/187||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/188||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/191||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/192||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/193||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/194||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/195||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/196||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/197||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/198||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/199||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/200||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/201||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/202||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/203||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/204||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/205||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/206||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/207||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/208||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/209||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/210||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/211||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/212||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/213||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/214||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/215||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/216||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/217||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/218||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/219||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/220||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/221||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite.coreahblite_arch.||SID_PLAYER.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/223||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||SID_PLAYER.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/224||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavestage.trans.||SID_PLAYER.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/225||coreahblite_slavestage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.||SID_PLAYER.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/226||coreahblite_slavearbiter.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||SID_PLAYER.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/227||coreahblite_slavearbiter.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||SID_PLAYER.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/234||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/235||coreahblite_masterstage.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/339
Implementation;Synthesis||CD434||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/236||coreahblite_masterstage.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/340
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/237||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/238||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/239||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/240||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/241||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/242||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/243||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/244||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/245||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/246||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/247||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/248||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/249||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/250||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/251||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/252||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/253||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/254||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/255||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/256||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/257||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/258||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/259||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/260||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/261||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/262||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/263||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/264||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/265||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/266||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/267||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/268||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/269||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/270||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||SID_PLAYER.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/271||coreahblite_masterstage.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.||SID_PLAYER.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/272||coreahblite_defaultslavesm.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||SID_PLAYER.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/273||coreahblite_defaultslavesm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||SID_PLAYER.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/277||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/283||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||SID_PLAYER.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/285||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/286||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/287||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/288||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/289||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/290||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/291||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/292||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/293||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/294||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/295||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/296||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/297||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/298||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/299||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/300||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/301||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/302||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/303||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/304||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/305||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/306||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/307||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/308||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/309||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/310||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/311||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/312||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/313||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/314||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/315||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||SID_PLAYER.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/316||coreahblite_masterstage.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||SID_PLAYER.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/317||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/323||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_player_sb_ccc_0_fccc.def_arch.||SID_PLAYER.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/331||SID_PLAYER_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\SID_PLAYER_sb\CCC_0\SID_PLAYER_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.sid_bridge.architecture_sid_bridge.||SID_PLAYER.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/338||SID_BRIDGE.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/10
Implementation;Synthesis||CD231||@N: Using onehot encoding for type state_type. For example, enumeration st_idle is mapped to "1000000000000000".||SID_PLAYER.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/339||SID_BRIDGE.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/54
Implementation;Synthesis||CD434||@W:Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/340||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CD434||@W:Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/341||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CD434||@W:Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/342||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CD434||@W:Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/343||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CD434||@W:Signal hprot in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/344||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CD434||@W:Signal hmastlock in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||SID_PLAYER.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/345||SID_BRIDGE.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/115
Implementation;Synthesis||CL189||@N: Register bit reg.HRESP(0) is always 0.||SID_PLAYER.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/348||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRESP(1) is always 0.||SID_PLAYER.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/349||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(8) is always 0.||SID_PLAYER.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/350||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(9) is always 0.||SID_PLAYER.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/351||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(10) is always 0.||SID_PLAYER.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/352||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(11) is always 0.||SID_PLAYER.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/353||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(12) is always 0.||SID_PLAYER.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/354||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(13) is always 0.||SID_PLAYER.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/355||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(14) is always 0.||SID_PLAYER.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/356||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(15) is always 0.||SID_PLAYER.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/357||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(16) is always 0.||SID_PLAYER.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/358||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(17) is always 0.||SID_PLAYER.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/359||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(18) is always 0.||SID_PLAYER.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/360||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(19) is always 0.||SID_PLAYER.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/361||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(20) is always 0.||SID_PLAYER.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/362||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(21) is always 0.||SID_PLAYER.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/363||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(22) is always 0.||SID_PLAYER.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/364||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(23) is always 0.||SID_PLAYER.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/365||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(24) is always 0.||SID_PLAYER.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/366||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(25) is always 0.||SID_PLAYER.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/367||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(26) is always 0.||SID_PLAYER.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/368||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(27) is always 0.||SID_PLAYER.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/369||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(28) is always 0.||SID_PLAYER.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/370||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(29) is always 0.||SID_PLAYER.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/371||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(30) is always 0.||SID_PLAYER.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/372||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.HRDATA(31) is always 0.||SID_PLAYER.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/373||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 8 of reg.HRDATA(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/374||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 9 of reg.sid_clk_cntr(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/375||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL189||@N: Register bit reg.sid_clk_cntr(8) is always 0.||SID_PLAYER.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/385||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of reg.sid_clk_cntr(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/386||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register reg.state.||SID_PLAYER.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/387||SID_BRIDGE.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||CL246||@W:Input port bits 31 to 15 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/404||SID_BRIDGE.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 13 to 7 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/405||SID_BRIDGE.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/406||SID_BRIDGE.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of hwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/407||SID_BRIDGE.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/21
Implementation;Synthesis||CL159||@N: Input HBURST is unused.||SID_PLAYER.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/408||SID_BRIDGE.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/16
Implementation;Synthesis||CL159||@N: Input HREADYIN is unused.||SID_PLAYER.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/409||SID_BRIDGE.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/17
Implementation;Synthesis||CL159||@N: Input HSIZE is unused.||SID_PLAYER.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/410||SID_BRIDGE.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/19
Implementation;Synthesis||CL159||@N: Input HTRANS is unused.||SID_PLAYER.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/411||SID_BRIDGE.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/20
Implementation;Synthesis||CL159||@N: Input HPROT is unused.||SID_PLAYER.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/412||SID_BRIDGE.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/23
Implementation;Synthesis||CL159||@N: Input HMASTLOCK is unused.||SID_PLAYER.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/413||SID_BRIDGE.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 16 to 2 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/420||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 16 to 2 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/421||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||SID_PLAYER.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/422||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||SID_PLAYER.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/423||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||SID_PLAYER.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/424||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||SID_PLAYER.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/425||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||SID_PLAYER.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/426||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||SID_PLAYER.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/427||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||SID_PLAYER.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/428||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||SID_PLAYER.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/429||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||SID_PLAYER.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/430||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||SID_PLAYER.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/431||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||SID_PLAYER.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/432||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||SID_PLAYER.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/433||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||SID_PLAYER.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/434||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||SID_PLAYER.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/435||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||SID_PLAYER.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/436||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||SID_PLAYER.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/437||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||SID_PLAYER.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/438||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||SID_PLAYER.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/439||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||SID_PLAYER.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/440||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||SID_PLAYER.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/441||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||SID_PLAYER.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/442||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||SID_PLAYER.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/443||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||SID_PLAYER.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/444||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||SID_PLAYER.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/445||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||SID_PLAYER.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/446||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||SID_PLAYER.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/447||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||SID_PLAYER.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/448||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||SID_PLAYER.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/449||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||SID_PLAYER.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/450||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||SID_PLAYER.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/451||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||SID_PLAYER.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/458||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||SID_PLAYER.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/459||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||SID_PLAYER.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/460||coreahblite_masterstage.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||SID_PLAYER.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/461||coreahblite_masterstage.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||SID_PLAYER.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/462||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||SID_PLAYER.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/463||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||SID_PLAYER.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/464||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||SID_PLAYER.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/465||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||SID_PLAYER.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/466||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||SID_PLAYER.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/467||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||SID_PLAYER.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/468||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||SID_PLAYER.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/469||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||SID_PLAYER.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/470||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||SID_PLAYER.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/471||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||SID_PLAYER.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/472||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||SID_PLAYER.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/473||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||SID_PLAYER.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/474||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||SID_PLAYER.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/475||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||SID_PLAYER.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/476||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||SID_PLAYER.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/477||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||SID_PLAYER.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/478||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||SID_PLAYER.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/479||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||SID_PLAYER.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/480||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||SID_PLAYER.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/481||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||SID_PLAYER.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/482||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||SID_PLAYER.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/483||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||SID_PLAYER.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/484||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||SID_PLAYER.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/485||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||SID_PLAYER.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/486||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||SID_PLAYER.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/487||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||SID_PLAYER.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/488||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||SID_PLAYER.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/489||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||SID_PLAYER.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/490||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||SID_PLAYER.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/491||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||SID_PLAYER.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/492||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||SID_PLAYER.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/493||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||SID_PLAYER.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/496||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||SID_PLAYER.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/519||coreahblite_matrix4x16.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||SID_PLAYER.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/520||coreahblite_matrix4x16.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||SID_PLAYER.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/521||coreahblite_matrix4x16.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||SID_PLAYER.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/522||coreahblite_matrix4x16.vhd(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/98
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||SID_PLAYER.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/523||coreahblite_matrix4x16.vhd(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/99
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||SID_PLAYER.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/524||coreahblite_matrix4x16.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/100
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||SID_PLAYER.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/525||coreahblite_matrix4x16.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||SID_PLAYER.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/526||coreahblite_matrix4x16.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||SID_PLAYER.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/527||coreahblite_matrix4x16.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||SID_PLAYER.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/528||coreahblite_matrix4x16.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||SID_PLAYER.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/529||coreahblite_matrix4x16.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||SID_PLAYER.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/530||coreahblite_matrix4x16.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||SID_PLAYER.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/531||coreahblite_matrix4x16.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||SID_PLAYER.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/532||coreahblite_matrix4x16.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||SID_PLAYER.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/533||coreahblite_matrix4x16.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||SID_PLAYER.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/534||coreahblite_matrix4x16.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||SID_PLAYER.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/535||coreahblite_matrix4x16.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||SID_PLAYER.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/536||coreahblite_matrix4x16.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||SID_PLAYER.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/537||coreahblite_matrix4x16.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||SID_PLAYER.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/538||coreahblite_matrix4x16.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||SID_PLAYER.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/539||coreahblite_matrix4x16.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||SID_PLAYER.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/540||coreahblite_matrix4x16.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||SID_PLAYER.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/541||coreahblite_matrix4x16.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||SID_PLAYER.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/542||coreahblite_matrix4x16.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||SID_PLAYER.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/543||coreahblite_matrix4x16.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||SID_PLAYER.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/544||coreahblite_matrix4x16.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||SID_PLAYER.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/545||coreahblite_matrix4x16.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||SID_PLAYER.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/546||coreahblite_matrix4x16.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/186
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m0(1 downto 0) is unused ||SID_PLAYER.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/551||coreahblite.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m1(1 downto 0) is unused ||SID_PLAYER.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/552||coreahblite.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/135
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m2(1 downto 0) is unused ||SID_PLAYER.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/553||coreahblite.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/146
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m3(1 downto 0) is unused ||SID_PLAYER.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/554||coreahblite.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/157
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||SID_PLAYER.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/555||coreahblite.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/167
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||SID_PLAYER.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/556||coreahblite.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/180
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||SID_PLAYER.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/557||coreahblite.vhd(193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/193
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||SID_PLAYER.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/558||coreahblite.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/206
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||SID_PLAYER.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/559||coreahblite.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/219
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||SID_PLAYER.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/560||coreahblite.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/232
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||SID_PLAYER.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/561||coreahblite.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||SID_PLAYER.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/562||coreahblite.vhd(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/258
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||SID_PLAYER.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/563||coreahblite.vhd(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/271
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||SID_PLAYER.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/564||coreahblite.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/284
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||SID_PLAYER.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/565||coreahblite.vhd(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/297
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||SID_PLAYER.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/566||coreahblite.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/310
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||SID_PLAYER.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/567||coreahblite.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/323
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||SID_PLAYER.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/568||coreahblite.vhd(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/336
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||SID_PLAYER.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/569||coreahblite.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/349
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||SID_PLAYER.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/570||coreahblite.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/362
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||SID_PLAYER.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/571||coreahblite.vhd(375);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/375
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/574||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/575||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/576||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||SID_PLAYER.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/577||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||SID_PLAYER.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/578||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||SID_PLAYER.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/585||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||SID_PLAYER.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/592||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||SID_PLAYER.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/599||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||SID_PLAYER.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/606||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=32||SID_PLAYER.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/782||RAM_BLOCK.v(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\RAM_BLOCK.v'/linenumber/30
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of pcable_shift[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/794||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||CG133||@W:Object m is declared but not assigned. Either assign a value or remove the declaration.||SID_PLAYER.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/808||coresdrahb_fastsdram.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/228
Implementation;Synthesis||CL169||@W:Pruning unused register dqs_hold_sr[3:0]. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/810||coresdrahb_fastsdram.v(1100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/1100
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of wshift[7:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/811||coresdrahb_fastsdram.v(1243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/1243
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 4 of goact[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/812||coresdrahb_fastsdram.v(713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/713
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 4 of dorw[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/813||coresdrahb_fastsdram.v(713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/713
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 4 of prch[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/814||coresdrahb_fastsdram.v(713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/713
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 4 of rdwr_cmd[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/815||coresdrahb_fastsdram.v(602);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/602
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 4 of lnht_cmd[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/816||coresdrahb_fastsdram.v(602);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/602
Implementation;Synthesis||CL168||@W:Removing instance openbank_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||SID_PLAYER.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/817||coresdrahb_fastsdram.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/480
Implementation;Synthesis||CL168||@W:Removing instance openbank_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||SID_PLAYER.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/818||coresdrahb_fastsdram.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/446
Implementation;Synthesis||CL168||@W:Removing instance openbank_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||SID_PLAYER.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/819||coresdrahb_fastsdram.v(412);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/412
Implementation;Synthesis||CL168||@W:Removing instance openbank_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||SID_PLAYER.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/820||coresdrahb_fastsdram.v(378);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/378
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/821||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/822||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/823||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/824||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/825||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/826||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL190||@W:Optimizing register bit pSA[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/827||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL279||@W:Pruning register bits 13 to 11 of pSA[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/828||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL260||@W:Pruning register bit 9 of pSA[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/829||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of pSA[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/830||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of pSA[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/831||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register dll_holdoff_timer[7:0]. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/845||coresdrahb_fastinit.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register dll_holdoff_en. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/846||coresdrahb_fastinit.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register m_dr_shift[9:0]. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/847||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL169||@W:Pruning unused register em_shift[9:0]. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/848||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL190||@W:Optimizing register bit EM_REQ to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/849||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL190||@W:Optimizing register bit M_REQ_DLL_RESET to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/850||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL169||@W:Pruning unused register EM_REQ. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/851||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL169||@W:Pruning unused register M_REQ_DLL_RESET. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/852||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||CL169||@W:Pruning unused register r_valid_d1. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/921||coresdrahb_coresdr_ahb_burst_16dq.v(3929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3929
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 0 of data_out_fifo_latch[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/922||coresdrahb_coresdr_ahb_burst_16dq.v(4068);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/4068
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of RADDR_reg[30:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/923||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of RADDR1_reg[30:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/924||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of RADDR2_reg[30:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/925||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of RADDR3_reg[30:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/926||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of RADDR4_reg[30:0]. Either assign all bits or reduce the width of the signal.||SID_PLAYER.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/927||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of haddr_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/928||coresdrahb_coresdr_ahb_burst_16dq.v(331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/331
Implementation;Synthesis||CL190||@W:Optimizing register bit raddr_ahb[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/934||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of raddr_ahb[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/935||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||CL135||@N: Found sequential shift state_sdr_d2 with address depth of 3 words and data bit width of 5.||SID_PLAYER.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/945||coresdrahb_coresdr_ahb_burst_16dq.v(3957);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3957
Implementation;Synthesis||CL190||@W:Optimizing register bit raddr_sdr_d[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/946||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||CL189||@N: Register bit RADDR4_reg[2] is always 0.||SID_PLAYER.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/947||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL189||@N: Register bit RADDR4_reg[3] is always 0.||SID_PLAYER.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/948||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL189||@N: Register bit RADDR3_reg[2] is always 0.||SID_PLAYER.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/949||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL189||@N: Register bit RADDR3_reg[3] is always 0.||SID_PLAYER.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/950||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL190||@W:Optimizing register bit RADDR1_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/951||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL190||@W:Optimizing register bit RADDR2_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/952||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL190||@W:Optimizing register bit RADDR2_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/953||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of RADDR2_reg[30:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/954||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of RADDR1_reg[30:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/955||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of RADDR3_reg[30:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/956||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of RADDR4_reg[30:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||SID_PLAYER.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/957||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of raddr_sdr_d[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/958||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||CL189||@N: Register bit raddr_sdr[30] is always 0.||SID_PLAYER.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/959||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of raddr_sdr[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/960||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||CL247||@W:Input port bit 31 of HADDR[31:0] is unused||SID_PLAYER.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/961||coresdrahb_coresdr_ahb_burst_16dq.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit SA[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/969||coresdrahb_fastsdram.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/947
Implementation;Synthesis||CL260||@W:Pruning register bit 13 of SA[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SID_PLAYER.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/970||coresdrahb_fastsdram.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/947
Implementation;Synthesis||CL169||@W:Pruning unused register pSA[10]. Make sure that there are no unused intermediate registers.||SID_PLAYER.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/971||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||CL246||@W:Input port bits 30 to 29 of RADDR[30:0] are unused. Assign logic for all port bits or change the input port size.||SID_PLAYER.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/972||coresdrahb_fastsdram.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CL_HALF is unused.||SID_PLAYER.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/973||coresdrahb_fastsdram.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input DS is unused.||SID_PLAYER.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/974||coresdrahb_fastsdram.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/102
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||SID_PLAYER.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1119||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.HRDATA[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1135||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_clk with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1136||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_cs_n with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1137||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_rw with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1138||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_data_oe with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1139||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.HREADYOUT with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1140||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_freq[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1141||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_rst_n with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1142||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_addr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1143||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX1171||@N: Found instance SID_BRIDGE_0.reg.sid_data_o[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||SID_PLAYER.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1144||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1145||coreahblite_matrix4x16.vhd(5322);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5322
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1146||coreahblite_matrix4x16.vhd(5268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5268
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1147||coreahblite_matrix4x16.vhd(5214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5214
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1148||coreahblite_matrix4x16.vhd(5160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5160
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1149||coreahblite_matrix4x16.vhd(5106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5106
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1150||coreahblite_matrix4x16.vhd(5052);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5052
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1151||coreahblite_matrix4x16.vhd(4944);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4944
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1152||coreahblite_matrix4x16.vhd(4890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4890
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1153||coreahblite_matrix4x16.vhd(4836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4836
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1154||coreahblite_matrix4x16.vhd(4782);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4782
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1155||coreahblite_matrix4x16.vhd(4728);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4728
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1156||coreahblite_matrix4x16.vhd(4674);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4674
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1157||coreahblite_matrix4x16.vhd(4620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4620
Implementation;Synthesis||BN132||@W:Removing user instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1158||coreahblite_matrix4x16.vhd(4566);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4566
Implementation;Synthesis||BN132||@W:Removing sequential instance SID_PLAYER_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance SID_PLAYER_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1159||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1160||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1161||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1162||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1163||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1164||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1165||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1166||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1167||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1168||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1169||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1170||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1171||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1172||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1173||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance SID_PLAYER_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1174||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.||SID_PLAYER.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1175||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_2_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.||SID_PLAYER.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1176||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.||SID_PLAYER.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1177||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_2_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.||SID_PLAYER.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1178||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.||SID_PLAYER.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1179||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_2_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.||SID_PLAYER.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1180||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_2_1_0_3_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.||SID_PLAYER.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1181||coreahblite_matrix4x16.vhd(4238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4238
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_2_1_0_3_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.||SID_PLAYER.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1182||coreahblite_matrix4x16.vhd(4311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4311
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_2_1_0_3_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.||SID_PLAYER.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1183||coreahblite_matrix4x16.vhd(4384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4384
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1184||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1185||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1186||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1187||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1188||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1189||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1190||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1191||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1192||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1193||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1194||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1195||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance w_valid_d (in view: work.sdr_fastsdram_31s_1s_8s_2s_12s_1s_4s_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1196||coresdrahb_fastsdram.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_4s_19s_0s_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1197||cdc_fifo.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/196
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_4s_19s_0s_1(verilog) because it does not drive other instances.||SID_PLAYER.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1198||cdc_fifo.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/196
Implementation;Synthesis||BN115||@N: Removing instance slavestage_10 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_2_1_0_3_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_0(trans) because it does not drive other instances.||SID_PLAYER.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1199||coreahblite_matrix4x16.vhd(4998);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4998
Implementation;Synthesis||BN362||@N: Removing sequential instance full (in view: work.caxi4interconnect_CDC_wrCtrl_4s_19s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1200||cdc_wrctrl.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_wrCtrl.v'/linenumber/76
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1201||cdc_fifo.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1202||cdc_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/150
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s2[3:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1203||cdc_fifo.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance full (in view: work.caxi4interconnect_CDC_wrCtrl_4s_19s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1204||cdc_wrctrl.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_wrCtrl.v'/linenumber/76
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_1(verilog) because it does not drive other instances.||SID_PLAYER.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1205||cdc_fifo.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_2(verilog) because it does not drive other instances.||SID_PLAYER.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1206||cdc_fifo.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/150
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s2[3:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1207||cdc_fifo.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1208||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1209||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1210||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1211||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1212||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance cntGray[3:0] (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_0(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||SID_PLAYER.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1213||cdc_graycodecounter.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance cntGray[3:0] (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_0(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||SID_PLAYER.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1214||cdc_graycodecounter.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s1[3:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1215||cdc_fifo.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance cntGray[3:0] (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_1(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||SID_PLAYER.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1216||cdc_graycodecounter.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance cntGray[3:0] (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_2(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.||SID_PLAYER.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1217||cdc_graycodecounter.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1218||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance rdPtr_s1[3:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1219||cdc_fifo.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_FIFO.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1220||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_0(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||SID_PLAYER.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1221||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1222||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1223||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1224||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1225||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1226||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1227||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_4s_2_2_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1228||cdc_graycodecounter.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_4s_1_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1229||cdc_graycodecounter.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_19s_4s_0s_1(verilog)) of type view:work.caxi4interconnect_Bin2Gray_4s_2_0(verilog) because it does not drive other instances.||SID_PLAYER.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1230||cdc_graycodecounter.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_19s_4s_0s_1_2(verilog)) of type view:work.caxi4interconnect_Bin2Gray_4s_1_1(verilog) because it does not drive other instances.||SID_PLAYER.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1231||cdc_graycodecounter.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\CDC_grayCodeCounter.v'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1232||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1233||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1234||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1235||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_0(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch) because it does not drive other instances.||SID_PLAYER.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1236||coreahblite_slavestage.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/137
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1237||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1238||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1239||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1240||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1241||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1242||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1243||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1244||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1245||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1246||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1247||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1248||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1249||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1250||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1251||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1252||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1253||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1254||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1255||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||SID_PLAYER.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1256||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1257||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1258||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1259||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1260||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1261||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1262||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1263||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1264||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1265||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1266||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_sid_player_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1267||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist SID_PLAYER ||SID_PLAYER.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1268||null;null
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock SID_PLAYER_sb_0/CCC_0/GL0 ||SID_PLAYER.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1272||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||SID_PLAYER.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1301||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\Clients\AlfheimSystems\SID_PLAYER\FPGA\SID_PLAYER\synthesis\SID_PLAYER_cck.rpt" .||SID_PLAYER.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1362||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.SID_BRIDGE(architecture_sid_bridge) instance reg\.sid_clk_cntr[7:0] ||SID_PLAYER.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1439||sid_bridge.vhd(273);liberoaction://cross_probe/hdl/file/'<project>\hdl\SID_BRIDGE.vhd'/linenumber/273
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance reg\.state_i[13].||SID_PLAYER.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1440||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.SID_PLAYER_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1441||coreahblite_masterstage.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/235
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.SID_PLAYER_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1442||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.SID_PLAYER_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1443||coreahblite_masterstage.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/235
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1462||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1463||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1464||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1483||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1484||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1485||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO231||@N: Found counter in view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog) instance rx_fifo_rd_cnt[4:0] ||SID_PLAYER.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1486||coresdrahb_coresdr_ahb_burst_16dq.v(3871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3871
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[23] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1487||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1488||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1489||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1490||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1491||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1492||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1493||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[23] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1494||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1495||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1496||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1497||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1498||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1499||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_sdr_d[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1500||coresdrahb_coresdr_ahb_burst_16dq.v(3973);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3973
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[23] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1501||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1502||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1503||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1504||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1505||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1506||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance raddr_ahb[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1507||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit B_SIZE3_reg[0] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1508||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit command_latch[33] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1509||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit command_latch[32] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1510||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit command_latch[31] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1511||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit B_SIZE4_reg[0] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1512||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit HTRANS_d[0] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1513||coresdrahb_coresdr_ahb_burst_16dq.v(4013);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/4013
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[9] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1514||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[8] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1515||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit command[33] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1516||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit command[32] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1517||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit command[31] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1518||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[7] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1519||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[6] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1520||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.rx_split_transaction[0] is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1521||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO129||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.rx_split_transaction[1] is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1522||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO129||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.rx_split_transaction[2] is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1523||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[5] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1524||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit tx_split_transaction[2] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1525||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit tx_split_transaction[1] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1526||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit tx_split_transaction[0] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1527||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[4] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1528||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_reg[2] is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1529||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO129||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_reg[3] is reduced to a combinational gate by constant propagation.||SID_PLAYER.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1530||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[3] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1531||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[2] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1532||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit CoreSDR_0.fastinit.p_shift[1] (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1533||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||MO160||@W:Register bit B_SIZE_ovride_en (in view view:work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||SID_PLAYER.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1534||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1535||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1536||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1537||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1538||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1539||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1540||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR_reg[30] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1541||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance command[30] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1542||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1543||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1544||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1545||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1546||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1547||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1548||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_fifo_rd_cnt[4:0] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.||SID_PLAYER.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1549||coresdrahb_coresdr_ahb_burst_16dq.v(3871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3871
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1550||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1551||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1552||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1553||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1554||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1555||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance command_latch[30] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||SID_PLAYER.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1556||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1557||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1558||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1559||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1560||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[30] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1561||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[11] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1562||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[12] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1563||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[13] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1564||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[14] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1565||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[15] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1566||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[16] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1567||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[17] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1568||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[18] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1569||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[19] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1570||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[20] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1571||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[21] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1572||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[22] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1573||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[23] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1574||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1575||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1576||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE1_reg[3] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1577||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE2_reg[0] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1578||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE2_reg[1] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1579||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE2_reg[2] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1580||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE2_reg[3] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1581||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[3] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1582||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[4] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1583||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[5] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1584||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[6] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1585||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[7] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1586||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[8] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1587||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[9] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1588||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR1_reg[10] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1589||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE1_reg[0] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1590||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE1_reg[1] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1591||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE1_reg[2] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1592||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE_ovride[0] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1593||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE_ovride[1] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1594||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE_ovride[2] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1595||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE_ovride[3] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1596||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE_ovride[4] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1597||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[22] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1598||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[23] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1599||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[24] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1600||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[25] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1601||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[26] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1602||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[27] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1603||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[28] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1604||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[29] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1605||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[30] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1606||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE3_reg[1] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1607||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE3_reg[2] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1608||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance B_SIZE3_reg[3] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1609||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[7] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1610||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[8] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1611||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RADDR4_reg[9] (in view: work.CORESDR_AHB_BURST_16DQ_Z2_layer1(verilog)) because it does not drive other instances.||SID_PLAYER.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1612||coresdrahb_coresdr_ahb_burst_16dq.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.p_shift[0] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1615||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_ahb[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_ahb[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1616||coresdrahb_coresdr_ahb_burst_16dq.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/384
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_sdr_d[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_sdr_d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1617||coresdrahb_coresdr_ahb_burst_16dq.v(3982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3982
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.m_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.P_REQ. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1618||coresdrahb_fastinit.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastinit.v'/linenumber/214
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_sdr[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.B_SIZE_sdr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1619||coresdrahb_coresdr_ahb_burst_16dq.v(3982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v'/linenumber/3982
Implementation;Synthesis||FX107||@W:RAM genblk1\.ram.mem[31:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SID_PLAYER.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1621||ram_block.v(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\RAM_BLOCK.v'/linenumber/30
Implementation;Synthesis||FX107||@W:RAM genblk1\.ram.mem[31:0] (in view: work.CDC_FIFO_16s_19s_0s_32s_0s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||SID_PLAYER.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1623||ram_block.v(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\RAM_BLOCK.v'/linenumber/30
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') un2_rowaddr (in view: work.sdr_fastsdram_31s_1s_8s_2s_12s_1s_4s_19s_0s(verilog))||SID_PLAYER.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1624||coresdrahb_fastsdram.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/668
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') un2_rowaddr_1 (in view: work.sdr_fastsdram_31s_1s_8s_2s_12s_1s_4s_19s_0s(verilog))||SID_PLAYER.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1625||coresdrahb_fastsdram.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/672
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') un2_rowaddr_2 (in view: work.sdr_fastsdram_31s_1s_8s_2s_12s_1s_4s_19s_0s(verilog))||SID_PLAYER.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1626||coresdrahb_fastsdram.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/676
Implementation;Synthesis||MF179||@N: Found 13 by 13 bit equality operator ('==') un2_rowaddr_3 (in view: work.sdr_fastsdram_31s_1s_8s_2s_12s_1s_4s_19s_0s(verilog))||SID_PLAYER.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1627||coresdrahb_fastsdram.v(680);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/680
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.pSA[5] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.pSA[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1628||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.pSA[1] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.pSA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1629||coresdrahb_fastsdram.v(909);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/909
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.ras_shift[5] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1630||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.ras_shift[5] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1631||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.ras_shift[5] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1632||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.ras_shift[5] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1633||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.ras_shift[4] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1634||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.ras_shift[4] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1635||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.ras_shift[4] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1636||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.ras_shift[4] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1637||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.ras_shift[3] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1638||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.ras_shift[3] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1639||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.ras_shift[3] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1640||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.ras_shift[3] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1641||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.ras_shift[2] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1642||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.ras_shift[2] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1643||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.ras_shift[2] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1644||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||MO171||@W:Sequential instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.ras_shift[2] is reduced to a combinational gate by constant propagation. ||SID_PLAYER.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1645||coresdrahb_openbank.v(413);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/413
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.bcount[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.bcount[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1649||coresdrahb_fastsdram.v(713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/713
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.rc_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.CKE. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1650||coresdrahb_openbank.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.rc_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.CKE. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1651||coresdrahb_openbank.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.rc_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.CKE. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1652||coresdrahb_openbank.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.rc_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.CKE. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1653||coresdrahb_openbank.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.w_valid_i because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.D_REQ. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1654||coresdrahb_fastsdram.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/1388
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1663||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1664||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[8] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1665||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[7] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1666||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[7] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1667||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[7] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1668||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[6] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1669||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[6] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1670||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[6] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1671||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[5] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1672||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[5] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1673||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[5] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1674||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[4] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1675||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[4] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1676||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[4] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1677||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_3.pcable_shift[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1678||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_2.pcable_shift[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1679||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_1.pcable_shift[3] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.openbank_0.pcable_shift[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1680||coresdrahb_openbank.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_openbank.v'/linenumber/369
Implementation;Synthesis||BN132||@W:Removing instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.wshift[7] because it is equivalent to instance CORESDR_AHB_C1_0.CORESDR_AHB_C1_0.genblk1.CoreSDR_0.CoreSDR_0.fastinit.fastsdram.rshift[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1681||coresdrahb_fastsdram.v(1243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESDR_AHB\4.4.107\rtl\vlog\core\coresdrahb_fastsdram.v'/linenumber/1243
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1682||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[12] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1683||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1684||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1685||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1686||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1687||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1688||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[3] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1689||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1690||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1691||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1692||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1693||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[13] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1694||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1695||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[13] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1696||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1700||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance SID_PLAYER_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||SID_PLAYER.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1701||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_1_arst on CLKINT  I_332 ||SID_PLAYER.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1729||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SID_PLAYER_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_333 ||SID_PLAYER.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1730||null;null
Implementation;Synthesis||MT615||@N: Found clock SID_PLAYER_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||SID_PLAYER.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1793||null;null
Implementation;Synthesis||MT615||@N: Found clock SID_PLAYER_sb_0/CCC_0/GL0 with period 14.08ns ||SID_PLAYER.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/1794||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { SID_PLAYER_sb_0.CORERESETP_0.ddr_settled SID_PLAYER_sb_0.CORERESETP_0.count_ddr_enable SID_PLAYER_sb_0.CORERESETP_0.release_sdif*_core SID_PLAYER_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SID_PLAYER.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/2036||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { SID_PLAYER_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { SID_PLAYER_sb_0.CORERESETP_0.sm0_areset_n_rcosc SID_PLAYER_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SID_PLAYER.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/2037||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { SID_PLAYER_sb_0.CORERESETP_0.MSS_HPMS_READY_int SID_PLAYER_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { SID_PLAYER_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||SID_PLAYER.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/2038||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { SID_PLAYER_sb_0.CORERESETP_0.CONFIG1_DONE SID_PLAYER_sb_0.CORERESETP_0.CONFIG2_DONE SID_PLAYER_sb_0.CORERESETP_0.SDIF*_PERST_N SID_PLAYER_sb_0.CORERESETP_0.SDIF*_PSEL SID_PLAYER_sb_0.CORERESETP_0.SDIF*_PWRITE SID_PLAYER_sb_0.CORERESETP_0.SDIF*_PRDATA[*] SID_PLAYER_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT SID_PLAYER_sb_0.CORERESETP_0.SOFT_RESET_F2M SID_PLAYER_sb_0.CORERESETP_0.SOFT_M3_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET SID_PLAYER_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||SID_PLAYER.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/2039||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { SID_PLAYER_sb_0.SID_PLAYER_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||SID_PLAYER.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SID_PLAYER.srr'/linenumber/2040||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\sid_player\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:SID_PLAYER
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||SID_PLAYER_layout_log.log;liberoaction://open_report/file/SID_PLAYER_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:SID_PLAYER
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||SID_PLAYER_generateBitstream.log;liberoaction://open_report/file/SID_PLAYER_generateBitstream.log||(null);(null)
