// Seed: 2379842903
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    output tri0 id_2
);
  assign id_2 = id_0;
  id_4(
      .id_0(id_0)
  );
  wire id_5;
  assign module_1.type_2 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    input tri1 id_2,
    input wand id_3,
    output logic id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wire id_10
);
  always if (id_2 + (id_7)) id_4 <= id_1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0
  );
endmodule
