;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* GBCL */
GBCL_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
GBCL_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
GBCL_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
GBCL_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
GBCL_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
GBCL_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
GBCL_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
GBCL_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
GBCL_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
GBCL_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
GBCL_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
GBCL_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
GBCL_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
GBCL_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
GBCL_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
GBCL_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
GBCL_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
GBCL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
GBCL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
GBCL_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
GBCL_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
GBCL_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
GBCL_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
GBCL_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
GBCL_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
GBCL_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
GBCL_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
GBCL_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
GBCL_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
GBCL_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
GBCL_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
GBCL_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
GBCL_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
GBCL_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
GBCL_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
GBCL_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
GBCL_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
GBCL_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
GBCL_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
GBCL_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
GBCL_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
GBCL_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
GBCL_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
GBCL_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GBCL_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
GBCL_BUART_sRX_RxSts__2__MASK EQU 0x04
GBCL_BUART_sRX_RxSts__2__POS EQU 2
GBCL_BUART_sRX_RxSts__3__MASK EQU 0x08
GBCL_BUART_sRX_RxSts__3__POS EQU 3
GBCL_BUART_sRX_RxSts__4__MASK EQU 0x10
GBCL_BUART_sRX_RxSts__4__POS EQU 4
GBCL_BUART_sRX_RxSts__5__MASK EQU 0x20
GBCL_BUART_sRX_RxSts__5__POS EQU 5
GBCL_BUART_sRX_RxSts__MASK EQU 0x3C
GBCL_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
GBCL_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GBCL_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GBCL_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
GBCL_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
GBCL_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
GBCL_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
GBCL_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
GBCL_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
GBCL_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
GBCL_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
GBCL_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
GBCL_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
GBCL_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
GBCL_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
GBCL_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
GBCL_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
GBCL_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
GBCL_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
GBCL_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
GBCL_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
GBCL_BUART_sTX_TxSts__0__MASK EQU 0x01
GBCL_BUART_sTX_TxSts__0__POS EQU 0
GBCL_BUART_sTX_TxSts__1__MASK EQU 0x02
GBCL_BUART_sTX_TxSts__1__POS EQU 1
GBCL_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
GBCL_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
GBCL_BUART_sTX_TxSts__2__MASK EQU 0x04
GBCL_BUART_sTX_TxSts__2__POS EQU 2
GBCL_BUART_sTX_TxSts__3__MASK EQU 0x08
GBCL_BUART_sTX_TxSts__3__POS EQU 3
GBCL_BUART_sTX_TxSts__MASK EQU 0x0F
GBCL_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
GBCL_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
GBCL_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
GBCL_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
GBCL_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
GBCL_RXInternalInterrupt__INTC_MASK EQU 0x01
GBCL_RXInternalInterrupt__INTC_NUMBER EQU 0
GBCL_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
GBCL_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
GBCL_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
GBCL_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT1_PC6
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT1_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Rx_2__0__MASK EQU 0x10
Rx_2__0__PC EQU CYREG_IO_PC_PRT15_PC4
Rx_2__0__PORT EQU 15
Rx_2__0__SHIFT EQU 4
Rx_2__AG EQU CYREG_PRT15_AG
Rx_2__AMUX EQU CYREG_PRT15_AMUX
Rx_2__BIE EQU CYREG_PRT15_BIE
Rx_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_2__BYP EQU CYREG_PRT15_BYP
Rx_2__CTL EQU CYREG_PRT15_CTL
Rx_2__DM0 EQU CYREG_PRT15_DM0
Rx_2__DM1 EQU CYREG_PRT15_DM1
Rx_2__DM2 EQU CYREG_PRT15_DM2
Rx_2__DR EQU CYREG_PRT15_DR
Rx_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_2__MASK EQU 0x10
Rx_2__PORT EQU 15
Rx_2__PRT EQU CYREG_PRT15_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_2__PS EQU CYREG_PRT15_PS
Rx_2__SHIFT EQU 4
Rx_2__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT1_PC7
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT1_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Tx_2__0__MASK EQU 0x20
Tx_2__0__PC EQU CYREG_IO_PC_PRT15_PC5
Tx_2__0__PORT EQU 15
Tx_2__0__SHIFT EQU 5
Tx_2__AG EQU CYREG_PRT15_AG
Tx_2__AMUX EQU CYREG_PRT15_AMUX
Tx_2__BIE EQU CYREG_PRT15_BIE
Tx_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_2__BYP EQU CYREG_PRT15_BYP
Tx_2__CTL EQU CYREG_PRT15_CTL
Tx_2__DM0 EQU CYREG_PRT15_DM0
Tx_2__DM1 EQU CYREG_PRT15_DM1
Tx_2__DM2 EQU CYREG_PRT15_DM2
Tx_2__DR EQU CYREG_PRT15_DR
Tx_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_2__MASK EQU 0x20
Tx_2__PORT EQU 15
Tx_2__PRT EQU CYREG_PRT15_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_2__PS EQU CYREG_PRT15_PS
Tx_2__SHIFT EQU 5
Tx_2__SLW EQU CYREG_PRT15_SLW

/* Tx_3 */
Tx_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Tx_3__0__MASK EQU 0x80
Tx_3__0__PC EQU CYREG_PRT3_PC7
Tx_3__0__PORT EQU 3
Tx_3__0__SHIFT EQU 7
Tx_3__AG EQU CYREG_PRT3_AG
Tx_3__AMUX EQU CYREG_PRT3_AMUX
Tx_3__BIE EQU CYREG_PRT3_BIE
Tx_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_3__BYP EQU CYREG_PRT3_BYP
Tx_3__CTL EQU CYREG_PRT3_CTL
Tx_3__DM0 EQU CYREG_PRT3_DM0
Tx_3__DM1 EQU CYREG_PRT3_DM1
Tx_3__DM2 EQU CYREG_PRT3_DM2
Tx_3__DR EQU CYREG_PRT3_DR
Tx_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_3__MASK EQU 0x80
Tx_3__PORT EQU 3
Tx_3__PRT EQU CYREG_PRT3_PRT
Tx_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_3__PS EQU CYREG_PRT3_PS
Tx_3__SHIFT EQU 7
Tx_3__SLW EQU CYREG_PRT3_SLW

/* Tx_4 */
Tx_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Tx_4__0__MASK EQU 0x20
Tx_4__0__PC EQU CYREG_PRT2_PC5
Tx_4__0__PORT EQU 2
Tx_4__0__SHIFT EQU 5
Tx_4__AG EQU CYREG_PRT2_AG
Tx_4__AMUX EQU CYREG_PRT2_AMUX
Tx_4__BIE EQU CYREG_PRT2_BIE
Tx_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_4__BYP EQU CYREG_PRT2_BYP
Tx_4__CTL EQU CYREG_PRT2_CTL
Tx_4__DM0 EQU CYREG_PRT2_DM0
Tx_4__DM1 EQU CYREG_PRT2_DM1
Tx_4__DM2 EQU CYREG_PRT2_DM2
Tx_4__DR EQU CYREG_PRT2_DR
Tx_4__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_4__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_4__MASK EQU 0x20
Tx_4__PORT EQU 2
Tx_4__PRT EQU CYREG_PRT2_PRT
Tx_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_4__PS EQU CYREG_PRT2_PS
Tx_4__SHIFT EQU 5
Tx_4__SLW EQU CYREG_PRT2_SLW

/* PWM_1 */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* MEPSAN */
MEPSAN_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MEPSAN_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MEPSAN_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MEPSAN_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MEPSAN_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MEPSAN_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MEPSAN_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MEPSAN_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MEPSAN_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MEPSAN_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MEPSAN_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MEPSAN_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MEPSAN_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
MEPSAN_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MEPSAN_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MEPSAN_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MEPSAN_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MEPSAN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MEPSAN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MEPSAN_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
MEPSAN_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MEPSAN_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MEPSAN_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MEPSAN_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MEPSAN_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MEPSAN_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
MEPSAN_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
MEPSAN_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
MEPSAN_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
MEPSAN_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
MEPSAN_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
MEPSAN_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
MEPSAN_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
MEPSAN_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
MEPSAN_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
MEPSAN_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
MEPSAN_BUART_sRX_RxSts__2__MASK EQU 0x04
MEPSAN_BUART_sRX_RxSts__2__POS EQU 2
MEPSAN_BUART_sRX_RxSts__3__MASK EQU 0x08
MEPSAN_BUART_sRX_RxSts__3__POS EQU 3
MEPSAN_BUART_sRX_RxSts__4__MASK EQU 0x10
MEPSAN_BUART_sRX_RxSts__4__POS EQU 4
MEPSAN_BUART_sRX_RxSts__5__MASK EQU 0x20
MEPSAN_BUART_sRX_RxSts__5__POS EQU 5
MEPSAN_BUART_sRX_RxSts__MASK EQU 0x3C
MEPSAN_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
MEPSAN_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
MEPSAN_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
MEPSAN_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
MEPSAN_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
MEPSAN_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
MEPSAN_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
MEPSAN_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
MEPSAN_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
MEPSAN_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
MEPSAN_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
MEPSAN_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MEPSAN_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
MEPSAN_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
MEPSAN_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
MEPSAN_BUART_sTX_TxSts__0__MASK EQU 0x01
MEPSAN_BUART_sTX_TxSts__0__POS EQU 0
MEPSAN_BUART_sTX_TxSts__1__MASK EQU 0x02
MEPSAN_BUART_sTX_TxSts__1__POS EQU 1
MEPSAN_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MEPSAN_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
MEPSAN_BUART_sTX_TxSts__2__MASK EQU 0x04
MEPSAN_BUART_sTX_TxSts__2__POS EQU 2
MEPSAN_BUART_sTX_TxSts__3__MASK EQU 0x08
MEPSAN_BUART_sTX_TxSts__3__POS EQU 3
MEPSAN_BUART_sTX_TxSts__MASK EQU 0x0F
MEPSAN_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
MEPSAN_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MEPSAN_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
MEPSAN_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
MEPSAN_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
MEPSAN_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
MEPSAN_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
MEPSAN_IntClock__INDEX EQU 0x03
MEPSAN_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MEPSAN_IntClock__PM_ACT_MSK EQU 0x08
MEPSAN_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MEPSAN_IntClock__PM_STBY_MSK EQU 0x08
MEPSAN_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MEPSAN_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MEPSAN_RXInternalInterrupt__INTC_MASK EQU 0x02
MEPSAN_RXInternalInterrupt__INTC_NUMBER EQU 1
MEPSAN_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MEPSAN_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
MEPSAN_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MEPSAN_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* screen */
screen_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
screen_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
screen_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
screen_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
screen_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
screen_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
screen_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
screen_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
screen_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
screen_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
screen_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
screen_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
screen_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
screen_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
screen_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
screen_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
screen_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
screen_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
screen_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
screen_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
screen_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
screen_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
screen_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
screen_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
screen_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
screen_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
screen_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
screen_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
screen_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
screen_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
screen_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
screen_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
screen_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
screen_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
screen_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
screen_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
screen_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
screen_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
screen_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
screen_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
screen_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
screen_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
screen_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
screen_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
screen_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
screen_BUART_sRX_RxSts__3__MASK EQU 0x08
screen_BUART_sRX_RxSts__3__POS EQU 3
screen_BUART_sRX_RxSts__4__MASK EQU 0x10
screen_BUART_sRX_RxSts__4__POS EQU 4
screen_BUART_sRX_RxSts__5__MASK EQU 0x20
screen_BUART_sRX_RxSts__5__POS EQU 5
screen_BUART_sRX_RxSts__MASK EQU 0x38
screen_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
screen_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
screen_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
screen_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
screen_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
screen_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
screen_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
screen_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
screen_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
screen_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
screen_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
screen_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
screen_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
screen_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
screen_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
screen_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
screen_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
screen_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
screen_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
screen_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
screen_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
screen_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
screen_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
screen_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
screen_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
screen_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
screen_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
screen_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
screen_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
screen_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
screen_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
screen_BUART_sTX_TxSts__0__MASK EQU 0x01
screen_BUART_sTX_TxSts__0__POS EQU 0
screen_BUART_sTX_TxSts__1__MASK EQU 0x02
screen_BUART_sTX_TxSts__1__POS EQU 1
screen_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
screen_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
screen_BUART_sTX_TxSts__2__MASK EQU 0x04
screen_BUART_sTX_TxSts__2__POS EQU 2
screen_BUART_sTX_TxSts__3__MASK EQU 0x08
screen_BUART_sTX_TxSts__3__POS EQU 3
screen_BUART_sTX_TxSts__MASK EQU 0x0F
screen_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
screen_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
screen_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
screen_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
screen_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
screen_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
screen_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
screen_IntClock__INDEX EQU 0x00
screen_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
screen_IntClock__PM_ACT_MSK EQU 0x01
screen_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
screen_IntClock__PM_STBY_MSK EQU 0x01
screen_rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
screen_rx__0__MASK EQU 0x08
screen_rx__0__PC EQU CYREG_PRT3_PC3
screen_rx__0__PORT EQU 3
screen_rx__0__SHIFT EQU 3
screen_rx__AG EQU CYREG_PRT3_AG
screen_rx__AMUX EQU CYREG_PRT3_AMUX
screen_rx__BIE EQU CYREG_PRT3_BIE
screen_rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
screen_rx__BYP EQU CYREG_PRT3_BYP
screen_rx__CTL EQU CYREG_PRT3_CTL
screen_rx__DM0 EQU CYREG_PRT3_DM0
screen_rx__DM1 EQU CYREG_PRT3_DM1
screen_rx__DM2 EQU CYREG_PRT3_DM2
screen_rx__DR EQU CYREG_PRT3_DR
screen_rx__INP_DIS EQU CYREG_PRT3_INP_DIS
screen_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
screen_rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
screen_rx__LCD_EN EQU CYREG_PRT3_LCD_EN
screen_rx__MASK EQU 0x08
screen_rx__PORT EQU 3
screen_rx__PRT EQU CYREG_PRT3_PRT
screen_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
screen_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
screen_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
screen_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
screen_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
screen_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
screen_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
screen_rx__PS EQU CYREG_PRT3_PS
screen_rx__SHIFT EQU 3
screen_rx__SLW EQU CYREG_PRT3_SLW
screen_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
screen_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
screen_RXInternalInterrupt__INTC_MASK EQU 0x40
screen_RXInternalInterrupt__INTC_NUMBER EQU 6
screen_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
screen_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
screen_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
screen_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
screen_tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
screen_tx__0__MASK EQU 0x10
screen_tx__0__PC EQU CYREG_PRT3_PC4
screen_tx__0__PORT EQU 3
screen_tx__0__SHIFT EQU 4
screen_tx__AG EQU CYREG_PRT3_AG
screen_tx__AMUX EQU CYREG_PRT3_AMUX
screen_tx__BIE EQU CYREG_PRT3_BIE
screen_tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
screen_tx__BYP EQU CYREG_PRT3_BYP
screen_tx__CTL EQU CYREG_PRT3_CTL
screen_tx__DM0 EQU CYREG_PRT3_DM0
screen_tx__DM1 EQU CYREG_PRT3_DM1
screen_tx__DM2 EQU CYREG_PRT3_DM2
screen_tx__DR EQU CYREG_PRT3_DR
screen_tx__INP_DIS EQU CYREG_PRT3_INP_DIS
screen_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
screen_tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
screen_tx__LCD_EN EQU CYREG_PRT3_LCD_EN
screen_tx__MASK EQU 0x10
screen_tx__PORT EQU 3
screen_tx__PRT EQU CYREG_PRT3_PRT
screen_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
screen_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
screen_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
screen_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
screen_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
screen_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
screen_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
screen_tx__PS EQU CYREG_PRT3_PS
screen_tx__SHIFT EQU 4
screen_tx__SLW EQU CYREG_PRT3_SLW
screen_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
screen_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
screen_TXInternalInterrupt__INTC_MASK EQU 0x80
screen_TXInternalInterrupt__INTC_NUMBER EQU 7
screen_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
screen_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
screen_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
screen_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20

/* PWM_Out */
PWM_Out__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
PWM_Out__0__MASK EQU 0x02
PWM_Out__0__PC EQU CYREG_PRT2_PC1
PWM_Out__0__PORT EQU 2
PWM_Out__0__SHIFT EQU 1
PWM_Out__AG EQU CYREG_PRT2_AG
PWM_Out__AMUX EQU CYREG_PRT2_AMUX
PWM_Out__BIE EQU CYREG_PRT2_BIE
PWM_Out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_Out__BYP EQU CYREG_PRT2_BYP
PWM_Out__CTL EQU CYREG_PRT2_CTL
PWM_Out__DM0 EQU CYREG_PRT2_DM0
PWM_Out__DM1 EQU CYREG_PRT2_DM1
PWM_Out__DM2 EQU CYREG_PRT2_DM2
PWM_Out__DR EQU CYREG_PRT2_DR
PWM_Out__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_Out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_Out__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_Out__MASK EQU 0x02
PWM_Out__PORT EQU 2
PWM_Out__PRT EQU CYREG_PRT2_PRT
PWM_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_Out__PS EQU CYREG_PRT2_PS
PWM_Out__SHIFT EQU 1
PWM_Out__SLW EQU CYREG_PRT2_SLW

/* clock_1 */
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x06
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x40
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x40

/* screen2 */
screen2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
screen2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
screen2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
screen2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
screen2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
screen2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
screen2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
screen2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
screen2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
screen2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
screen2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
screen2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
screen2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
screen2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
screen2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
screen2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
screen2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
screen2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
screen2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
screen2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
screen2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
screen2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
screen2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
screen2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
screen2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
screen2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
screen2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
screen2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
screen2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
screen2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
screen2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
screen2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
screen2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
screen2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
screen2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
screen2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
screen2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
screen2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
screen2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
screen2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
screen2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
screen2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
screen2_BUART_sRX_RxSts__3__MASK EQU 0x08
screen2_BUART_sRX_RxSts__3__POS EQU 3
screen2_BUART_sRX_RxSts__4__MASK EQU 0x10
screen2_BUART_sRX_RxSts__4__POS EQU 4
screen2_BUART_sRX_RxSts__5__MASK EQU 0x20
screen2_BUART_sRX_RxSts__5__POS EQU 5
screen2_BUART_sRX_RxSts__MASK EQU 0x38
screen2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
screen2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
screen2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
screen2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
screen2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
screen2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
screen2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
screen2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
screen2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
screen2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
screen2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
screen2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
screen2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
screen2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
screen2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
screen2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
screen2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
screen2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
screen2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
screen2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
screen2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
screen2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
screen2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
screen2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
screen2_BUART_sTX_TxSts__0__MASK EQU 0x01
screen2_BUART_sTX_TxSts__0__POS EQU 0
screen2_BUART_sTX_TxSts__1__MASK EQU 0x02
screen2_BUART_sTX_TxSts__1__POS EQU 1
screen2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
screen2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
screen2_BUART_sTX_TxSts__2__MASK EQU 0x04
screen2_BUART_sTX_TxSts__2__POS EQU 2
screen2_BUART_sTX_TxSts__3__MASK EQU 0x08
screen2_BUART_sTX_TxSts__3__POS EQU 3
screen2_BUART_sTX_TxSts__MASK EQU 0x0F
screen2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
screen2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
screen2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
screen2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
screen2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
screen2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
screen2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
screen2_IntClock__INDEX EQU 0x01
screen2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
screen2_IntClock__PM_ACT_MSK EQU 0x02
screen2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
screen2_IntClock__PM_STBY_MSK EQU 0x02
screen2_rx__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
screen2_rx__0__MASK EQU 0x08
screen2_rx__0__PC EQU CYREG_PRT2_PC3
screen2_rx__0__PORT EQU 2
screen2_rx__0__SHIFT EQU 3
screen2_rx__AG EQU CYREG_PRT2_AG
screen2_rx__AMUX EQU CYREG_PRT2_AMUX
screen2_rx__BIE EQU CYREG_PRT2_BIE
screen2_rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
screen2_rx__BYP EQU CYREG_PRT2_BYP
screen2_rx__CTL EQU CYREG_PRT2_CTL
screen2_rx__DM0 EQU CYREG_PRT2_DM0
screen2_rx__DM1 EQU CYREG_PRT2_DM1
screen2_rx__DM2 EQU CYREG_PRT2_DM2
screen2_rx__DR EQU CYREG_PRT2_DR
screen2_rx__INP_DIS EQU CYREG_PRT2_INP_DIS
screen2_rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
screen2_rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
screen2_rx__LCD_EN EQU CYREG_PRT2_LCD_EN
screen2_rx__MASK EQU 0x08
screen2_rx__PORT EQU 2
screen2_rx__PRT EQU CYREG_PRT2_PRT
screen2_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
screen2_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
screen2_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
screen2_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
screen2_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
screen2_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
screen2_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
screen2_rx__PS EQU CYREG_PRT2_PS
screen2_rx__SHIFT EQU 3
screen2_rx__SLW EQU CYREG_PRT2_SLW
screen2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
screen2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
screen2_RXInternalInterrupt__INTC_MASK EQU 0x10
screen2_RXInternalInterrupt__INTC_NUMBER EQU 4
screen2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
screen2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
screen2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
screen2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
screen2_tx__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
screen2_tx__0__MASK EQU 0x10
screen2_tx__0__PC EQU CYREG_PRT2_PC4
screen2_tx__0__PORT EQU 2
screen2_tx__0__SHIFT EQU 4
screen2_tx__AG EQU CYREG_PRT2_AG
screen2_tx__AMUX EQU CYREG_PRT2_AMUX
screen2_tx__BIE EQU CYREG_PRT2_BIE
screen2_tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
screen2_tx__BYP EQU CYREG_PRT2_BYP
screen2_tx__CTL EQU CYREG_PRT2_CTL
screen2_tx__DM0 EQU CYREG_PRT2_DM0
screen2_tx__DM1 EQU CYREG_PRT2_DM1
screen2_tx__DM2 EQU CYREG_PRT2_DM2
screen2_tx__DR EQU CYREG_PRT2_DR
screen2_tx__INP_DIS EQU CYREG_PRT2_INP_DIS
screen2_tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
screen2_tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
screen2_tx__LCD_EN EQU CYREG_PRT2_LCD_EN
screen2_tx__MASK EQU 0x10
screen2_tx__PORT EQU 2
screen2_tx__PRT EQU CYREG_PRT2_PRT
screen2_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
screen2_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
screen2_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
screen2_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
screen2_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
screen2_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
screen2_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
screen2_tx__PS EQU CYREG_PRT2_PS
screen2_tx__SHIFT EQU 4
screen2_tx__SLW EQU CYREG_PRT2_SLW
screen2_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
screen2_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
screen2_TXInternalInterrupt__INTC_MASK EQU 0x20
screen2_TXInternalInterrupt__INTC_NUMBER EQU 5
screen2_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
screen2_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
screen2_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
screen2_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* EnablePin */
EnablePin__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
EnablePin__0__MASK EQU 0x04
EnablePin__0__PC EQU CYREG_PRT1_PC2
EnablePin__0__PORT EQU 1
EnablePin__0__SHIFT EQU 2
EnablePin__AG EQU CYREG_PRT1_AG
EnablePin__AMUX EQU CYREG_PRT1_AMUX
EnablePin__BIE EQU CYREG_PRT1_BIE
EnablePin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EnablePin__BYP EQU CYREG_PRT1_BYP
EnablePin__CTL EQU CYREG_PRT1_CTL
EnablePin__DM0 EQU CYREG_PRT1_DM0
EnablePin__DM1 EQU CYREG_PRT1_DM1
EnablePin__DM2 EQU CYREG_PRT1_DM2
EnablePin__DR EQU CYREG_PRT1_DR
EnablePin__INP_DIS EQU CYREG_PRT1_INP_DIS
EnablePin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EnablePin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EnablePin__LCD_EN EQU CYREG_PRT1_LCD_EN
EnablePin__MASK EQU 0x04
EnablePin__PORT EQU 1
EnablePin__PRT EQU CYREG_PRT1_PRT
EnablePin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EnablePin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EnablePin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EnablePin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EnablePin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EnablePin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EnablePin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EnablePin__PS EQU CYREG_PRT1_PS
EnablePin__SHIFT EQU 2
EnablePin__SLW EQU CYREG_PRT1_SLW

/* PRINTER_A */
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
PRINTER_A_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PRINTER_A_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PRINTER_A_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PRINTER_A_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
PRINTER_A_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
PRINTER_A_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PRINTER_A_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
PRINTER_A_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
PRINTER_A_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PRINTER_A_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PRINTER_A_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
PRINTER_A_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
PRINTER_A_BUART_sTX_TxSts__0__MASK EQU 0x01
PRINTER_A_BUART_sTX_TxSts__0__POS EQU 0
PRINTER_A_BUART_sTX_TxSts__1__MASK EQU 0x02
PRINTER_A_BUART_sTX_TxSts__1__POS EQU 1
PRINTER_A_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PRINTER_A_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PRINTER_A_BUART_sTX_TxSts__2__MASK EQU 0x04
PRINTER_A_BUART_sTX_TxSts__2__POS EQU 2
PRINTER_A_BUART_sTX_TxSts__3__MASK EQU 0x08
PRINTER_A_BUART_sTX_TxSts__3__POS EQU 3
PRINTER_A_BUART_sTX_TxSts__MASK EQU 0x0F
PRINTER_A_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
PRINTER_A_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PRINTER_A_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
PRINTER_A_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
PRINTER_A_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
PRINTER_A_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
PRINTER_A_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PRINTER_A_IntClock__INDEX EQU 0x02
PRINTER_A_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PRINTER_A_IntClock__PM_ACT_MSK EQU 0x04
PRINTER_A_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PRINTER_A_IntClock__PM_STBY_MSK EQU 0x04
PRINTER_A_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PRINTER_A_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PRINTER_A_TXInternalInterrupt__INTC_MASK EQU 0x04
PRINTER_A_TXInternalInterrupt__INTC_NUMBER EQU 2
PRINTER_A_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
PRINTER_A_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
PRINTER_A_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PRINTER_A_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PRINTER_B */
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
PRINTER_B_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PRINTER_B_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PRINTER_B_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PRINTER_B_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
PRINTER_B_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
PRINTER_B_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PRINTER_B_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
PRINTER_B_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
PRINTER_B_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PRINTER_B_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PRINTER_B_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
PRINTER_B_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
PRINTER_B_BUART_sTX_TxSts__0__MASK EQU 0x01
PRINTER_B_BUART_sTX_TxSts__0__POS EQU 0
PRINTER_B_BUART_sTX_TxSts__1__MASK EQU 0x02
PRINTER_B_BUART_sTX_TxSts__1__POS EQU 1
PRINTER_B_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PRINTER_B_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PRINTER_B_BUART_sTX_TxSts__2__MASK EQU 0x04
PRINTER_B_BUART_sTX_TxSts__2__POS EQU 2
PRINTER_B_BUART_sTX_TxSts__3__MASK EQU 0x08
PRINTER_B_BUART_sTX_TxSts__3__POS EQU 3
PRINTER_B_BUART_sTX_TxSts__MASK EQU 0x0F
PRINTER_B_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
PRINTER_B_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PRINTER_B_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
PRINTER_B_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PRINTER_B_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PRINTER_B_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PRINTER_B_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PRINTER_B_IntClock__INDEX EQU 0x04
PRINTER_B_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PRINTER_B_IntClock__PM_ACT_MSK EQU 0x10
PRINTER_B_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PRINTER_B_IntClock__PM_STBY_MSK EQU 0x10
PRINTER_B_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PRINTER_B_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PRINTER_B_TXInternalInterrupt__INTC_MASK EQU 0x08
PRINTER_B_TXInternalInterrupt__INTC_NUMBER EQU 3
PRINTER_B_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
PRINTER_B_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
PRINTER_B_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PRINTER_B_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Kill_Switch */
Kill_Switch__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Kill_Switch__0__MASK EQU 0x04
Kill_Switch__0__PC EQU CYREG_PRT2_PC2
Kill_Switch__0__PORT EQU 2
Kill_Switch__0__SHIFT EQU 2
Kill_Switch__AG EQU CYREG_PRT2_AG
Kill_Switch__AMUX EQU CYREG_PRT2_AMUX
Kill_Switch__BIE EQU CYREG_PRT2_BIE
Kill_Switch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Kill_Switch__BYP EQU CYREG_PRT2_BYP
Kill_Switch__CTL EQU CYREG_PRT2_CTL
Kill_Switch__DM0 EQU CYREG_PRT2_DM0
Kill_Switch__DM1 EQU CYREG_PRT2_DM1
Kill_Switch__DM2 EQU CYREG_PRT2_DM2
Kill_Switch__DR EQU CYREG_PRT2_DR
Kill_Switch__INP_DIS EQU CYREG_PRT2_INP_DIS
Kill_Switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Kill_Switch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Kill_Switch__LCD_EN EQU CYREG_PRT2_LCD_EN
Kill_Switch__MASK EQU 0x04
Kill_Switch__PORT EQU 2
Kill_Switch__PRT EQU CYREG_PRT2_PRT
Kill_Switch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Kill_Switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Kill_Switch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Kill_Switch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Kill_Switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Kill_Switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Kill_Switch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Kill_Switch__PS EQU CYREG_PRT2_PS
Kill_Switch__SHIFT EQU 2
Kill_Switch__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
