{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 21:01:19 2023 " "Info: Processing started: Mon Dec 04 21:01:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Division -c Division " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Division -c Division" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Division EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"Division\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Info: Pin ld not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ld } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 10 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Info: Pin sw\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[0] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Info: Pin sw\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[1] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Info: Pin sw\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[2] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "156.226 ns register register " "Info: Estimated most critical path is register to register delay of 156.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[1\] 1 REG LAB_X40_Y28 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y28; Fanout = 10; REG Node = 'num\[1\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[1] } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.393 ns) 1.360 ns Add4~1 2 COMB LAB_X39_Y32 2 " "Info: 2: + IC(0.967 ns) + CELL(0.393 ns) = 1.360 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { num[1] Add4~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.431 ns Add4~3 3 COMB LAB_X39_Y32 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.431 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~1 Add4~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.502 ns Add4~5 4 COMB LAB_X39_Y32 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.502 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~3 Add4~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.573 ns Add4~7 5 COMB LAB_X39_Y32 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.573 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~5 Add4~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.644 ns Add4~9 6 COMB LAB_X39_Y32 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.644 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~7 Add4~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.715 ns Add4~11 7 COMB LAB_X39_Y32 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.715 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~9 Add4~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.786 ns Add4~13 8 COMB LAB_X39_Y32 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.786 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~11 Add4~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.857 ns Add4~15 9 COMB LAB_X39_Y32 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.857 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~13 Add4~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.928 ns Add4~17 10 COMB LAB_X39_Y32 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.928 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~15 Add4~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns Add4~19 11 COMB LAB_X39_Y32 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~17 Add4~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns Add4~21 12 COMB LAB_X39_Y32 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~19 Add4~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns Add4~23 13 COMB LAB_X39_Y32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~21 Add4~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns Add4~25 14 COMB LAB_X39_Y32 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~23 Add4~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns Add4~27 15 COMB LAB_X39_Y32 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~25 Add4~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns Add4~29 16 COMB LAB_X39_Y32 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LAB_X39_Y32; Fanout = 2; COMB Node = 'Add4~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~27 Add4~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.515 ns Add4~31 17 COMB LAB_X39_Y31 2 " "Info: 17: + IC(0.090 ns) + CELL(0.071 ns) = 2.515 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add4~29 Add4~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.586 ns Add4~33 18 COMB LAB_X39_Y31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.586 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~31 Add4~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.657 ns Add4~35 19 COMB LAB_X39_Y31 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.657 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~33 Add4~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.728 ns Add4~37 20 COMB LAB_X39_Y31 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~35 Add4~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns Add4~39 21 COMB LAB_X39_Y31 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~37 Add4~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns Add4~41 22 COMB LAB_X39_Y31 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~39 Add4~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.941 ns Add4~43 23 COMB LAB_X39_Y31 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.941 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~41 Add4~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.012 ns Add4~45 24 COMB LAB_X39_Y31 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.012 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~43 Add4~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.083 ns Add4~47 25 COMB LAB_X39_Y31 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.083 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~45 Add4~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.154 ns Add4~49 26 COMB LAB_X39_Y31 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.154 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~47 Add4~49 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.225 ns Add4~51 27 COMB LAB_X39_Y31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.225 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~49 Add4~51 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.296 ns Add4~53 28 COMB LAB_X39_Y31 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.296 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~51 Add4~53 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.367 ns Add4~55 29 COMB LAB_X39_Y31 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.367 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~53 Add4~55 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.438 ns Add4~57 30 COMB LAB_X39_Y31 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.438 ns; Loc. = LAB_X39_Y31; Fanout = 2; COMB Node = 'Add4~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~55 Add4~57 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.509 ns Add4~59 31 COMB LAB_X39_Y31 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.509 ns; Loc. = LAB_X39_Y31; Fanout = 1; COMB Node = 'Add4~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~57 Add4~59 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.919 ns Add4~60 32 COMB LAB_X39_Y31 127 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 3.919 ns; Loc. = LAB_X39_Y31; Fanout = 127; COMB Node = 'Add4~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add4~59 Add4~60 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.150 ns) 5.264 ns process_0~0 33 COMB LAB_X39_Y26 2 " "Info: 33: + IC(1.195 ns) + CELL(0.150 ns) = 5.264 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'process_0~0'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Add4~60 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 6.864 ns Add5~1 34 COMB LAB_X38_Y32 2 " "Info: 34: + IC(1.207 ns) + CELL(0.393 ns) = 6.864 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { process_0~0 Add5~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.935 ns Add5~3 35 COMB LAB_X38_Y32 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.935 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~1 Add5~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.006 ns Add5~5 36 COMB LAB_X38_Y32 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 7.006 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~3 Add5~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.077 ns Add5~7 37 COMB LAB_X38_Y32 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.077 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~5 Add5~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.148 ns Add5~9 38 COMB LAB_X38_Y32 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 7.148 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~7 Add5~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.219 ns Add5~11 39 COMB LAB_X38_Y32 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 7.219 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~9 Add5~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.290 ns Add5~13 40 COMB LAB_X38_Y32 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 7.290 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~11 Add5~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.361 ns Add5~15 41 COMB LAB_X38_Y32 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 7.361 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~13 Add5~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.432 ns Add5~17 42 COMB LAB_X38_Y32 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 7.432 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.503 ns Add5~19 43 COMB LAB_X38_Y32 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 7.503 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.574 ns Add5~21 44 COMB LAB_X38_Y32 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 7.574 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~19 Add5~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.645 ns Add5~23 45 COMB LAB_X38_Y32 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 7.645 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~21 Add5~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.716 ns Add5~25 46 COMB LAB_X38_Y32 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 7.716 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~23 Add5~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.787 ns Add5~27 47 COMB LAB_X38_Y32 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 7.787 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~25 Add5~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.858 ns Add5~29 48 COMB LAB_X38_Y32 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 7.858 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~27 Add5~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.929 ns Add5~31 49 COMB LAB_X38_Y32 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 7.929 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'Add5~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~29 Add5~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 8.090 ns Add5~33 50 COMB LAB_X38_Y31 2 " "Info: 50: + IC(0.090 ns) + CELL(0.071 ns) = 8.090 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add5~31 Add5~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.161 ns Add5~35 51 COMB LAB_X38_Y31 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 8.161 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~33 Add5~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.232 ns Add5~37 52 COMB LAB_X38_Y31 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 8.232 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~35 Add5~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.303 ns Add5~39 53 COMB LAB_X38_Y31 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 8.303 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~37 Add5~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.374 ns Add5~41 54 COMB LAB_X38_Y31 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 8.374 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~39 Add5~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.445 ns Add5~43 55 COMB LAB_X38_Y31 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 8.445 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~41 Add5~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.516 ns Add5~45 56 COMB LAB_X38_Y31 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 8.516 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~43 Add5~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.587 ns Add5~47 57 COMB LAB_X38_Y31 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 8.587 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~45 Add5~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.658 ns Add5~49 58 COMB LAB_X38_Y31 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 8.658 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~47 Add5~49 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.729 ns Add5~51 59 COMB LAB_X38_Y31 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 8.729 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~49 Add5~51 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.800 ns Add5~53 60 COMB LAB_X38_Y31 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 8.800 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~51 Add5~53 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.871 ns Add5~55 61 COMB LAB_X38_Y31 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 8.871 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~53 Add5~55 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.942 ns Add5~57 62 COMB LAB_X38_Y31 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 8.942 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~55 Add5~57 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.013 ns Add5~59 63 COMB LAB_X38_Y31 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 9.013 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~57 Add5~59 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.084 ns Add5~61 64 COMB LAB_X38_Y31 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 9.084 ns; Loc. = LAB_X38_Y31; Fanout = 1; COMB Node = 'Add5~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~61 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.494 ns Add5~62 65 COMB LAB_X38_Y31 1 " "Info: 65: + IC(0.000 ns) + CELL(0.410 ns) = 9.494 ns; Loc. = LAB_X38_Y31; Fanout = 1; COMB Node = 'Add5~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~61 Add5~62 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.150 ns) 11.265 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~1486 66 COMB LAB_X50_Y30 4 " "Info: 66: + IC(1.621 ns) + CELL(0.150 ns) = 11.265 ns; Loc. = LAB_X50_Y30; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~1486'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~1486 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 12.076 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3 67 COMB LAB_X50_Y30 2 " "Info: 67: + IC(0.397 ns) + CELL(0.414 ns) = 12.076 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~1486 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.147 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5 68 COMB LAB_X50_Y30 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 12.147 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.557 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6 69 COMB LAB_X50_Y30 5 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 12.557 ns; Loc. = LAB_X50_Y30; Fanout = 5; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 13.122 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~932 70 COMB LAB_X50_Y30 4 " "Info: 70: + IC(0.415 ns) + CELL(0.150 ns) = 13.122 ns; Loc. = LAB_X50_Y30; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~932'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~932 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 13.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3 71 COMB LAB_X50_Y30 2 " "Info: 71: + IC(0.397 ns) + CELL(0.414 ns) = 13.933 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~932 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.004 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5 72 COMB LAB_X50_Y30 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 14.004 ns; Loc. = LAB_X50_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.075 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7 73 COMB LAB_X50_Y30 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 14.075 ns; Loc. = LAB_X50_Y30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.485 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8 74 COMB LAB_X50_Y30 9 " "Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 14.485 ns; Loc. = LAB_X50_Y30; Fanout = 9; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 15.541 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[101\]~934 75 COMB LAB_X50_Y33 2 " "Info: 75: + IC(0.906 ns) + CELL(0.150 ns) = 15.541 ns; Loc. = LAB_X50_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[101\]~934'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~934 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 16.540 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7 76 COMB LAB_X51_Y33 2 " "Info: 76: + IC(0.606 ns) + CELL(0.393 ns) = 16.540 ns; Loc. = LAB_X51_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~934 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.611 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9 77 COMB LAB_X51_Y33 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 16.611 ns; Loc. = LAB_X51_Y33; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.021 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10 78 COMB LAB_X51_Y33 12 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 17.021 ns; Loc. = LAB_X51_Y33; Fanout = 12; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 17.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[134\]~1491 79 COMB LAB_X50_Y33 3 " "Info: 79: + IC(0.606 ns) + CELL(0.150 ns) = 17.777 ns; Loc. = LAB_X50_Y33; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[134\]~1491'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1491 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.414 ns) 19.079 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7 80 COMB LAB_X51_Y36 2 " "Info: 80: + IC(0.888 ns) + CELL(0.414 ns) = 19.079 ns; Loc. = LAB_X51_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1491 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.150 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9 81 COMB LAB_X51_Y36 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.150 ns; Loc. = LAB_X51_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.221 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11 82 COMB LAB_X51_Y36 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 19.221 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.631 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12 83 COMB LAB_X51_Y36 15 " "Info: 83: + IC(0.000 ns) + CELL(0.410 ns) = 19.631 ns; Loc. = LAB_X51_Y36; Fanout = 15; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 20.687 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~1495 84 COMB LAB_X51_Y33 3 " "Info: 84: + IC(0.906 ns) + CELL(0.150 ns) = 20.687 ns; Loc. = LAB_X51_Y33; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~1495'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1495 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.414 ns) 21.989 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7 85 COMB LAB_X52_Y36 2 " "Info: 85: + IC(0.888 ns) + CELL(0.414 ns) = 21.989 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1495 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.060 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9 86 COMB LAB_X52_Y36 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 22.060 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.131 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11 87 COMB LAB_X52_Y36 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 22.131 ns; Loc. = LAB_X52_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.202 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13 88 COMB LAB_X52_Y36 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 22.202 ns; Loc. = LAB_X52_Y36; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.612 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14 89 COMB LAB_X52_Y36 18 " "Info: 89: + IC(0.000 ns) + CELL(0.410 ns) = 22.612 ns; Loc. = LAB_X52_Y36; Fanout = 18; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.150 ns) 24.720 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[201\]~951 90 COMB LAB_X72_Y29 2 " "Info: 90: + IC(1.958 ns) + CELL(0.150 ns) = 24.720 ns; Loc. = LAB_X72_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[201\]~951'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[201]~951 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.393 ns) 26.015 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9 91 COMB LAB_X71_Y31 2 " "Info: 91: + IC(0.902 ns) + CELL(0.393 ns) = 26.015 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[201]~951 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.086 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11 92 COMB LAB_X71_Y31 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 26.086 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.157 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13 93 COMB LAB_X71_Y31 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 26.157 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.228 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15 94 COMB LAB_X71_Y31 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 26.228 ns; Loc. = LAB_X71_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.638 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16 95 COMB LAB_X71_Y31 21 " "Info: 95: + IC(0.000 ns) + CELL(0.410 ns) = 26.638 ns; Loc. = LAB_X71_Y31; Fanout = 21; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.150 ns) 28.489 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[233\]~1506 96 COMB LAB_X52_Y36 3 " "Info: 96: + IC(1.701 ns) + CELL(0.150 ns) = 28.489 ns; Loc. = LAB_X52_Y36; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[233\]~1506'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~1506 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.414 ns) 30.581 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[3\]~7 97 COMB LAB_X72_Y30 2 " "Info: 97: + IC(1.678 ns) + CELL(0.414 ns) = 30.581 ns; Loc. = LAB_X72_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~1506 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.652 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[4\]~9 98 COMB LAB_X72_Y30 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 30.652 ns; Loc. = LAB_X72_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.723 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[5\]~11 99 COMB LAB_X72_Y30 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 30.723 ns; Loc. = LAB_X72_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.794 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13 100 COMB LAB_X72_Y30 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 30.794 ns; Loc. = LAB_X72_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.865 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15 101 COMB LAB_X72_Y30 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 30.865 ns; Loc. = LAB_X72_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.936 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17 102 COMB LAB_X72_Y30 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 30.936 ns; Loc. = LAB_X72_Y30; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.346 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18 103 COMB LAB_X72_Y30 24 " "Info: 103: + IC(0.000 ns) + CELL(0.410 ns) = 31.346 ns; Loc. = LAB_X72_Y30; Fanout = 24; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 32.387 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[266\]~1513 104 COMB LAB_X71_Y31 3 " "Info: 104: + IC(0.891 ns) + CELL(0.150 ns) = 32.387 ns; Loc. = LAB_X71_Y31; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[266\]~1513'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~1513 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.414 ns) 33.694 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[3\]~7 105 COMB LAB_X71_Y29 2 " "Info: 105: + IC(0.893 ns) + CELL(0.414 ns) = 33.694 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~1513 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.765 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9 106 COMB LAB_X71_Y29 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 33.765 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.836 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11 107 COMB LAB_X71_Y29 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 33.836 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.907 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13 108 COMB LAB_X71_Y29 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 33.907 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.978 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15 109 COMB LAB_X71_Y29 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 33.978 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.049 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17 110 COMB LAB_X71_Y29 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 34.049 ns; Loc. = LAB_X71_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.120 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19 111 COMB LAB_X71_Y29 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 34.120 ns; Loc. = LAB_X71_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.530 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20 112 COMB LAB_X71_Y29 27 " "Info: 112: + IC(0.000 ns) + CELL(0.410 ns) = 34.530 ns; Loc. = LAB_X71_Y29; Fanout = 27; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.150 ns) 35.580 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~1521 113 COMB LAB_X72_Y30 3 " "Info: 113: + IC(0.900 ns) + CELL(0.150 ns) = 35.580 ns; Loc. = LAB_X72_Y30; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~1521'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~1521 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 36.878 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7 114 COMB LAB_X71_Y28 2 " "Info: 114: + IC(0.884 ns) + CELL(0.414 ns) = 36.878 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~1521 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.949 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9 115 COMB LAB_X71_Y28 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 36.949 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.020 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11 116 COMB LAB_X71_Y28 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 37.020 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.091 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13 117 COMB LAB_X71_Y28 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 37.091 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.162 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15 118 COMB LAB_X71_Y28 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 37.162 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.233 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17 119 COMB LAB_X71_Y28 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 37.233 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.304 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19 120 COMB LAB_X71_Y28 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 37.304 ns; Loc. = LAB_X71_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.375 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21 121 COMB LAB_X71_Y28 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 37.375 ns; Loc. = LAB_X71_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22 122 COMB LAB_X71_Y28 30 " "Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 37.785 ns; Loc. = LAB_X71_Y28; Fanout = 30; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.150 ns) 38.835 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[332\]~1530 123 COMB LAB_X71_Y29 3 " "Info: 123: + IC(0.900 ns) + CELL(0.150 ns) = 38.835 ns; Loc. = LAB_X71_Y29; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[332\]~1530'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~1530 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.414 ns) 40.146 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[3\]~7 124 COMB LAB_X72_Y26 2 " "Info: 124: + IC(0.897 ns) + CELL(0.414 ns) = 40.146 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~1530 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.217 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9 125 COMB LAB_X72_Y26 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 40.217 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.288 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11 126 COMB LAB_X72_Y26 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 40.288 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13 127 COMB LAB_X72_Y26 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 40.359 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.430 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15 128 COMB LAB_X72_Y26 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 40.430 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.501 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17 129 COMB LAB_X72_Y26 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 40.501 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.572 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19 130 COMB LAB_X72_Y26 2 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 40.572 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.643 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21 131 COMB LAB_X72_Y26 2 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 40.643 ns; Loc. = LAB_X72_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.714 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23 132 COMB LAB_X72_Y26 1 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 40.714 ns; Loc. = LAB_X72_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 41.124 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24 133 COMB LAB_X72_Y26 33 " "Info: 133: + IC(0.000 ns) + CELL(0.410 ns) = 41.124 ns; Loc. = LAB_X72_Y26; Fanout = 33; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.150 ns) 42.433 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1002 134 COMB LAB_X69_Y27 2 " "Info: 134: + IC(1.159 ns) + CELL(0.150 ns) = 42.433 ns; Loc. = LAB_X69_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1002'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1002 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 43.717 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7 135 COMB LAB_X70_Y28 2 " "Info: 135: + IC(0.891 ns) + CELL(0.393 ns) = 43.717 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1002 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.788 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9 136 COMB LAB_X70_Y28 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 43.788 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.859 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11 137 COMB LAB_X70_Y28 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 43.859 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 43.930 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13 138 COMB LAB_X70_Y28 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 43.930 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.001 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15 139 COMB LAB_X70_Y28 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 44.001 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.072 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17 140 COMB LAB_X70_Y28 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 44.072 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.143 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19 141 COMB LAB_X70_Y28 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 44.143 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.214 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21 142 COMB LAB_X70_Y28 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 44.214 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.285 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23 143 COMB LAB_X70_Y28 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 44.285 ns; Loc. = LAB_X70_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 44.356 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25 144 COMB LAB_X70_Y28 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 44.356 ns; Loc. = LAB_X70_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 44.766 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26 145 COMB LAB_X70_Y28 36 " "Info: 145: + IC(0.000 ns) + CELL(0.410 ns) = 44.766 ns; Loc. = LAB_X70_Y28; Fanout = 36; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.150 ns) 46.095 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[398\]~1551 146 COMB LAB_X72_Y26 3 " "Info: 146: + IC(1.179 ns) + CELL(0.150 ns) = 46.095 ns; Loc. = LAB_X72_Y26; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[398\]~1551'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1551 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.414 ns) 47.649 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7 147 COMB LAB_X70_Y27 2 " "Info: 147: + IC(1.140 ns) + CELL(0.414 ns) = 47.649 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1551 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.720 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9 148 COMB LAB_X70_Y27 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 47.720 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.791 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11 149 COMB LAB_X70_Y27 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 47.791 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.862 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13 150 COMB LAB_X70_Y27 2 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 47.862 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.933 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15 151 COMB LAB_X70_Y27 2 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 47.933 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.004 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17 152 COMB LAB_X70_Y27 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 48.004 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.075 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19 153 COMB LAB_X70_Y27 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 48.075 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.146 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21 154 COMB LAB_X70_Y27 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 48.146 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.217 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23 155 COMB LAB_X70_Y27 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 48.217 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.288 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25 156 COMB LAB_X70_Y27 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 48.288 ns; Loc. = LAB_X70_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.359 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27 157 COMB LAB_X70_Y27 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 48.359 ns; Loc. = LAB_X70_Y27; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 48.769 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28 158 COMB LAB_X70_Y27 39 " "Info: 158: + IC(0.000 ns) + CELL(0.410 ns) = 48.769 ns; Loc. = LAB_X70_Y27; Fanout = 39; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.150 ns) 49.801 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1031 159 COMB LAB_X68_Y27 4 " "Info: 159: + IC(0.882 ns) + CELL(0.150 ns) = 49.801 ns; Loc. = LAB_X68_Y27; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1031'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1031 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 51.088 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3 160 COMB LAB_X69_Y26 2 " "Info: 160: + IC(0.873 ns) + CELL(0.414 ns) = 51.088 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1031 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.159 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5 161 COMB LAB_X69_Y26 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 51.159 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.230 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7 162 COMB LAB_X69_Y26 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 51.230 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.301 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9 163 COMB LAB_X69_Y26 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 51.301 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.372 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11 164 COMB LAB_X69_Y26 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 51.372 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.443 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13 165 COMB LAB_X69_Y26 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 51.443 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.514 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15 166 COMB LAB_X69_Y26 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 51.514 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.585 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17 167 COMB LAB_X69_Y26 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 51.585 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19 168 COMB LAB_X69_Y26 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 51.656 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21 169 COMB LAB_X69_Y26 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 51.727 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23 170 COMB LAB_X69_Y26 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 51.798 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25 171 COMB LAB_X69_Y26 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 51.869 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27 172 COMB LAB_X69_Y26 2 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 51.940 ns; Loc. = LAB_X69_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29 173 COMB LAB_X69_Y26 1 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 52.011 ns; Loc. = LAB_X69_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.421 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30 174 COMB LAB_X69_Y26 42 " "Info: 174: + IC(0.000 ns) + CELL(0.410 ns) = 52.421 ns; Loc. = LAB_X69_Y26; Fanout = 42; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 53.477 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[462\]~1046 175 COMB LAB_X68_Y29 4 " "Info: 175: + IC(0.906 ns) + CELL(0.150 ns) = 53.477 ns; Loc. = LAB_X68_Y29; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[462\]~1046'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[462]~1046 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 54.775 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[1\]~3 176 COMB LAB_X68_Y27 2 " "Info: 176: + IC(0.884 ns) + CELL(0.414 ns) = 54.775 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[462]~1046 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.846 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[2\]~5 177 COMB LAB_X68_Y27 2 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 54.846 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.917 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[3\]~7 178 COMB LAB_X68_Y27 2 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 54.917 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 54.988 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9 179 COMB LAB_X68_Y27 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 54.988 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11 180 COMB LAB_X68_Y27 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 55.059 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13 181 COMB LAB_X68_Y27 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 55.130 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15 182 COMB LAB_X68_Y27 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 55.201 ns; Loc. = LAB_X68_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 55.362 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17 183 COMB LAB_X68_Y26 2 " "Info: 183: + IC(0.090 ns) + CELL(0.071 ns) = 55.362 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.433 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19 184 COMB LAB_X68_Y26 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 55.433 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.504 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21 185 COMB LAB_X68_Y26 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 55.504 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.575 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23 186 COMB LAB_X68_Y26 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 55.575 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.646 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25 187 COMB LAB_X68_Y26 2 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 55.646 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.717 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27 188 COMB LAB_X68_Y26 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 55.717 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.788 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29 189 COMB LAB_X68_Y26 2 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 55.788 ns; Loc. = LAB_X68_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.859 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31 190 COMB LAB_X68_Y26 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 55.859 ns; Loc. = LAB_X68_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.269 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32 191 COMB LAB_X68_Y26 45 " "Info: 191: + IC(0.000 ns) + CELL(0.410 ns) = 56.269 ns; Loc. = LAB_X68_Y26; Fanout = 45; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.150 ns) 57.864 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[506\]~1051 192 COMB LAB_X63_Y30 2 " "Info: 192: + IC(1.445 ns) + CELL(0.150 ns) = 57.864 ns; Loc. = LAB_X63_Y30; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[506\]~1051'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[506]~1051 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.393 ns) 59.694 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25 193 COMB LAB_X68_Y28 2 " "Info: 193: + IC(1.437 ns) + CELL(0.393 ns) = 59.694 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[506]~1051 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.765 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27 194 COMB LAB_X68_Y28 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 59.765 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.836 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29 195 COMB LAB_X68_Y28 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 59.836 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.907 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31 196 COMB LAB_X68_Y28 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 59.907 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.978 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33 197 COMB LAB_X68_Y28 1 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 59.978 ns; Loc. = LAB_X68_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 60.388 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34 198 COMB LAB_X68_Y28 48 " "Info: 198: + IC(0.000 ns) + CELL(0.410 ns) = 60.388 ns; Loc. = LAB_X68_Y28; Fanout = 48; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.271 ns) 61.976 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1603 199 COMB LAB_X63_Y31 3 " "Info: 199: + IC(1.317 ns) + CELL(0.271 ns) = 61.976 ns; Loc. = LAB_X63_Y31; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[532\]~1603'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1603 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 63.546 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11 200 COMB LAB_X67_Y29 2 " "Info: 200: + IC(1.156 ns) + CELL(0.414 ns) = 63.546 ns; Loc. = LAB_X67_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1603 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.617 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13 201 COMB LAB_X67_Y29 2 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 63.617 ns; Loc. = LAB_X67_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.688 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15 202 COMB LAB_X67_Y29 2 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 63.688 ns; Loc. = LAB_X67_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.759 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17 203 COMB LAB_X67_Y29 2 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 63.759 ns; Loc. = LAB_X67_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 63.920 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19 204 COMB LAB_X67_Y28 2 " "Info: 204: + IC(0.090 ns) + CELL(0.071 ns) = 63.920 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.991 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21 205 COMB LAB_X67_Y28 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 63.991 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.062 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23 206 COMB LAB_X67_Y28 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 64.062 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.133 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25 207 COMB LAB_X67_Y28 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 64.133 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.204 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27 208 COMB LAB_X67_Y28 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 64.204 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.275 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29 209 COMB LAB_X67_Y28 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 64.275 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.346 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31 210 COMB LAB_X67_Y28 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 64.346 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.417 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33 211 COMB LAB_X67_Y28 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 64.417 ns; Loc. = LAB_X67_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.488 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35 212 COMB LAB_X67_Y28 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 64.488 ns; Loc. = LAB_X67_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 64.898 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36 213 COMB LAB_X67_Y28 51 " "Info: 213: + IC(0.000 ns) + CELL(0.410 ns) = 64.898 ns; Loc. = LAB_X67_Y28; Fanout = 51; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.150 ns) 66.490 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[565\]~1093 214 COMB LAB_X62_Y31 2 " "Info: 214: + IC(1.442 ns) + CELL(0.150 ns) = 66.490 ns; Loc. = LAB_X62_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[565\]~1093'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[565]~1093 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.393 ns) 67.785 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11 215 COMB LAB_X63_Y29 2 " "Info: 215: + IC(0.902 ns) + CELL(0.393 ns) = 67.785 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[565]~1093 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.856 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13 216 COMB LAB_X63_Y29 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 67.856 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.927 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15 217 COMB LAB_X63_Y29 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 67.927 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 67.998 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17 218 COMB LAB_X63_Y29 2 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 67.998 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.069 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19 219 COMB LAB_X63_Y29 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 68.069 ns; Loc. = LAB_X63_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 68.230 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21 220 COMB LAB_X63_Y28 2 " "Info: 220: + IC(0.090 ns) + CELL(0.071 ns) = 68.230 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.301 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23 221 COMB LAB_X63_Y28 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 68.301 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.372 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25 222 COMB LAB_X63_Y28 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 68.372 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.443 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27 223 COMB LAB_X63_Y28 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 68.443 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.514 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29 224 COMB LAB_X63_Y28 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 68.514 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.585 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31 225 COMB LAB_X63_Y28 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 68.585 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33 226 COMB LAB_X63_Y28 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 68.656 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35 227 COMB LAB_X63_Y28 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 68.727 ns; Loc. = LAB_X63_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37 228 COMB LAB_X63_Y28 1 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 68.798 ns; Loc. = LAB_X63_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 69.208 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38 229 COMB LAB_X63_Y28 54 " "Info: 229: + IC(0.000 ns) + CELL(0.410 ns) = 69.208 ns; Loc. = LAB_X63_Y28; Fanout = 54; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.150 ns) 70.822 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1112 230 COMB LAB_X60_Y33 2 " "Info: 230: + IC(1.464 ns) + CELL(0.150 ns) = 70.822 ns; Loc. = LAB_X60_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[598\]~1112'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1112 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.393 ns) 72.392 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11 231 COMB LAB_X62_Y29 2 " "Info: 231: + IC(1.177 ns) + CELL(0.393 ns) = 72.392 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1112 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.463 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13 232 COMB LAB_X62_Y29 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 72.463 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.534 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15 233 COMB LAB_X62_Y29 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 72.534 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.605 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17 234 COMB LAB_X62_Y29 2 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 72.605 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.676 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19 235 COMB LAB_X62_Y29 2 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 72.676 ns; Loc. = LAB_X62_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 72.837 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21 236 COMB LAB_X62_Y28 2 " "Info: 236: + IC(0.090 ns) + CELL(0.071 ns) = 72.837 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.908 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23 237 COMB LAB_X62_Y28 2 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 72.908 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 72.979 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25 238 COMB LAB_X62_Y28 2 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 72.979 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.050 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27 239 COMB LAB_X62_Y28 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 73.050 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.121 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29 240 COMB LAB_X62_Y28 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 73.121 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.192 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31 241 COMB LAB_X62_Y28 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 73.192 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.263 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33 242 COMB LAB_X62_Y28 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 73.263 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.334 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35 243 COMB LAB_X62_Y28 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 73.334 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.405 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37 244 COMB LAB_X62_Y28 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 73.405 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.476 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39 245 COMB LAB_X62_Y28 1 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 73.476 ns; Loc. = LAB_X62_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 73.886 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40 246 COMB LAB_X62_Y28 57 " "Info: 246: + IC(0.000 ns) + CELL(0.410 ns) = 73.886 ns; Loc. = LAB_X62_Y28; Fanout = 57; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.150 ns) 75.522 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[631\]~1132 247 COMB LAB_X58_Y36 2 " "Info: 247: + IC(1.486 ns) + CELL(0.150 ns) = 75.522 ns; Loc. = LAB_X58_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[631\]~1132'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[631]~1132 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.393 ns) 77.093 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[5\]~11 248 COMB LAB_X62_Y33 2 " "Info: 248: + IC(1.178 ns) + CELL(0.393 ns) = 77.093 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[631]~1132 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.164 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[6\]~13 249 COMB LAB_X62_Y33 2 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 77.164 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.235 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[7\]~15 250 COMB LAB_X62_Y33 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 77.235 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.306 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[8\]~17 251 COMB LAB_X62_Y33 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 77.306 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.377 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19 252 COMB LAB_X62_Y33 2 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 77.377 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.448 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21 253 COMB LAB_X62_Y33 2 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 77.448 ns; Loc. = LAB_X62_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 77.609 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23 254 COMB LAB_X62_Y32 2 " "Info: 254: + IC(0.090 ns) + CELL(0.071 ns) = 77.609 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.680 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25 255 COMB LAB_X62_Y32 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 77.680 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.751 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27 256 COMB LAB_X62_Y32 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 77.751 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.822 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29 257 COMB LAB_X62_Y32 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 77.822 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.893 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31 258 COMB LAB_X62_Y32 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 77.893 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.964 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33 259 COMB LAB_X62_Y32 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 77.964 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.035 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35 260 COMB LAB_X62_Y32 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 78.035 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.106 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37 261 COMB LAB_X62_Y32 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 78.106 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.177 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39 262 COMB LAB_X62_Y32 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 78.177 ns; Loc. = LAB_X62_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.248 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41 263 COMB LAB_X62_Y32 1 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 78.248 ns; Loc. = LAB_X62_Y32; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 78.658 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42 264 COMB LAB_X62_Y32 60 " "Info: 264: + IC(0.000 ns) + CELL(0.410 ns) = 78.658 ns; Loc. = LAB_X62_Y32; Fanout = 60; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.271 ns) 80.249 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[663\]~1674 265 COMB LAB_X57_Y36 3 " "Info: 265: + IC(1.320 ns) + CELL(0.271 ns) = 80.249 ns; Loc. = LAB_X57_Y36; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[663\]~1674'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[663]~1674 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.414 ns) 82.071 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[4\]~9 266 COMB LAB_X62_Y35 2 " "Info: 266: + IC(1.408 ns) + CELL(0.414 ns) = 82.071 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[663]~1674 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.142 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[5\]~11 267 COMB LAB_X62_Y35 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 82.142 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.213 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[6\]~13 268 COMB LAB_X62_Y35 2 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 82.213 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.284 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[7\]~15 269 COMB LAB_X62_Y35 2 " "Info: 269: + IC(0.000 ns) + CELL(0.071 ns) = 82.284 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.355 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[8\]~17 270 COMB LAB_X62_Y35 2 " "Info: 270: + IC(0.000 ns) + CELL(0.071 ns) = 82.355 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.426 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[9\]~19 271 COMB LAB_X62_Y35 2 " "Info: 271: + IC(0.000 ns) + CELL(0.071 ns) = 82.426 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.497 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21 272 COMB LAB_X62_Y35 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 82.497 ns; Loc. = LAB_X62_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 82.658 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23 273 COMB LAB_X62_Y34 2 " "Info: 273: + IC(0.090 ns) + CELL(0.071 ns) = 82.658 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.729 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25 274 COMB LAB_X62_Y34 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 82.729 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.800 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27 275 COMB LAB_X62_Y34 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 82.800 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.871 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29 276 COMB LAB_X62_Y34 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 82.871 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.942 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31 277 COMB LAB_X62_Y34 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 82.942 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.013 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33 278 COMB LAB_X62_Y34 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 83.013 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.084 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35 279 COMB LAB_X62_Y34 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 83.084 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.155 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37 280 COMB LAB_X62_Y34 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 83.155 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39 281 COMB LAB_X62_Y34 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 83.226 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.297 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41 282 COMB LAB_X62_Y34 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 83.297 ns; Loc. = LAB_X62_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.368 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43 283 COMB LAB_X62_Y34 1 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 83.368 ns; Loc. = LAB_X62_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 83.778 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44 284 COMB LAB_X62_Y34 63 " "Info: 284: + IC(0.000 ns) + CELL(0.410 ns) = 83.778 ns; Loc. = LAB_X62_Y34; Fanout = 63; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.150 ns) 85.535 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[696\]~1176 285 COMB LAB_X45_Y34 2 " "Info: 285: + IC(1.607 ns) + CELL(0.150 ns) = 85.535 ns; Loc. = LAB_X45_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[696\]~1176'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[696]~1176 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.393 ns) 87.554 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9 286 COMB LAB_X61_Y35 2 " "Info: 286: + IC(1.626 ns) + CELL(0.393 ns) = 87.554 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[696]~1176 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.625 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11 287 COMB LAB_X61_Y35 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 87.625 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.696 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13 288 COMB LAB_X61_Y35 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 87.696 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.767 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15 289 COMB LAB_X61_Y35 2 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 87.767 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.838 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17 290 COMB LAB_X61_Y35 2 " "Info: 290: + IC(0.000 ns) + CELL(0.071 ns) = 87.838 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.909 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19 291 COMB LAB_X61_Y35 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 87.909 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.980 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21 292 COMB LAB_X61_Y35 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 87.980 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.051 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23 293 COMB LAB_X61_Y35 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 88.051 ns; Loc. = LAB_X61_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 88.212 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25 294 COMB LAB_X61_Y34 2 " "Info: 294: + IC(0.090 ns) + CELL(0.071 ns) = 88.212 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.283 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27 295 COMB LAB_X61_Y34 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 88.283 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.354 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29 296 COMB LAB_X61_Y34 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 88.354 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.425 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31 297 COMB LAB_X61_Y34 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 88.425 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.496 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33 298 COMB LAB_X61_Y34 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 88.496 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.567 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35 299 COMB LAB_X61_Y34 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 88.567 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.638 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37 300 COMB LAB_X61_Y34 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 88.638 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.709 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39 301 COMB LAB_X61_Y34 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 88.709 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.780 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41 302 COMB LAB_X61_Y34 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 88.780 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.851 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43 303 COMB LAB_X61_Y34 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 88.851 ns; Loc. = LAB_X61_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.922 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45 304 COMB LAB_X61_Y34 1 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 88.922 ns; Loc. = LAB_X61_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 89.332 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46 305 COMB LAB_X61_Y34 66 " "Info: 305: + IC(0.000 ns) + CELL(0.410 ns) = 89.332 ns; Loc. = LAB_X61_Y34; Fanout = 66; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.150 ns) 91.119 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[729\]~1199 306 COMB LAB_X45_Y36 2 " "Info: 306: + IC(1.637 ns) + CELL(0.150 ns) = 91.119 ns; Loc. = LAB_X45_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[729\]~1199'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1199 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.393 ns) 93.117 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[4\]~9 307 COMB LAB_X60_Y36 2 " "Info: 307: + IC(1.605 ns) + CELL(0.393 ns) = 93.117 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1199 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.188 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[5\]~11 308 COMB LAB_X60_Y36 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 93.188 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.259 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[6\]~13 309 COMB LAB_X60_Y36 2 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 93.259 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.330 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[7\]~15 310 COMB LAB_X60_Y36 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 93.330 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.401 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[8\]~17 311 COMB LAB_X60_Y36 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 93.401 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.472 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[9\]~19 312 COMB LAB_X60_Y36 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 93.472 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.543 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21 313 COMB LAB_X60_Y36 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 93.543 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.614 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23 314 COMB LAB_X60_Y36 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 93.614 ns; Loc. = LAB_X60_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 93.775 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25 315 COMB LAB_X60_Y35 2 " "Info: 315: + IC(0.090 ns) + CELL(0.071 ns) = 93.775 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.846 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27 316 COMB LAB_X60_Y35 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 93.846 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.917 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29 317 COMB LAB_X60_Y35 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 93.917 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 93.988 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31 318 COMB LAB_X60_Y35 2 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 93.988 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.059 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33 319 COMB LAB_X60_Y35 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 94.059 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.130 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35 320 COMB LAB_X60_Y35 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 94.130 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.201 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37 321 COMB LAB_X60_Y35 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 94.201 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.272 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39 322 COMB LAB_X60_Y35 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 94.272 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.343 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41 323 COMB LAB_X60_Y35 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 94.343 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.414 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43 324 COMB LAB_X60_Y35 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 94.414 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.485 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45 325 COMB LAB_X60_Y35 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 94.485 ns; Loc. = LAB_X60_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 94.556 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47 326 COMB LAB_X60_Y35 1 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 94.556 ns; Loc. = LAB_X60_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 94.966 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48 327 COMB LAB_X60_Y35 69 " "Info: 327: + IC(0.000 ns) + CELL(0.410 ns) = 94.966 ns; Loc. = LAB_X60_Y35; Fanout = 69; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.150 ns) 96.755 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[761\]~1738 328 COMB LAB_X40_Y36 3 " "Info: 328: + IC(1.639 ns) + CELL(0.150 ns) = 96.755 ns; Loc. = LAB_X40_Y36; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[761\]~1738'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1738 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.414 ns) 98.761 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[3\]~7 329 COMB LAB_X59_Y36 2 " "Info: 329: + IC(1.592 ns) + CELL(0.414 ns) = 98.761 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1738 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.832 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[4\]~9 330 COMB LAB_X59_Y36 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 98.832 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.903 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[5\]~11 331 COMB LAB_X59_Y36 2 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 98.903 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 98.974 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[6\]~13 332 COMB LAB_X59_Y36 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 98.974 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.045 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[7\]~15 333 COMB LAB_X59_Y36 2 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 99.045 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.116 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[8\]~17 334 COMB LAB_X59_Y36 2 " "Info: 334: + IC(0.000 ns) + CELL(0.071 ns) = 99.116 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.187 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[9\]~19 335 COMB LAB_X59_Y36 2 " "Info: 335: + IC(0.000 ns) + CELL(0.071 ns) = 99.187 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.258 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[10\]~21 336 COMB LAB_X59_Y36 2 " "Info: 336: + IC(0.000 ns) + CELL(0.071 ns) = 99.258 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.329 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23 337 COMB LAB_X59_Y36 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 99.329 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.400 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25 338 COMB LAB_X59_Y36 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 99.400 ns; Loc. = LAB_X59_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 99.561 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27 339 COMB LAB_X59_Y35 2 " "Info: 339: + IC(0.090 ns) + CELL(0.071 ns) = 99.561 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.632 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29 340 COMB LAB_X59_Y35 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 99.632 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.703 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31 341 COMB LAB_X59_Y35 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 99.703 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.774 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33 342 COMB LAB_X59_Y35 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 99.774 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.845 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35 343 COMB LAB_X59_Y35 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 99.845 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.916 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37 344 COMB LAB_X59_Y35 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 99.916 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 99.987 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39 345 COMB LAB_X59_Y35 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 99.987 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.058 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41 346 COMB LAB_X59_Y35 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 100.058 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.129 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43 347 COMB LAB_X59_Y35 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 100.129 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.200 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45 348 COMB LAB_X59_Y35 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 100.200 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.271 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47 349 COMB LAB_X59_Y35 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 100.271 ns; Loc. = LAB_X59_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.342 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49 350 COMB LAB_X59_Y35 1 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 100.342 ns; Loc. = LAB_X59_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 100.752 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50 351 COMB LAB_X59_Y35 72 " "Info: 351: + IC(0.000 ns) + CELL(0.410 ns) = 100.752 ns; Loc. = LAB_X59_Y35; Fanout = 72; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.150 ns) 102.550 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[793\]~1250 352 COMB LAB_X34_Y36 2 " "Info: 352: + IC(1.648 ns) + CELL(0.150 ns) = 102.550 ns; Loc. = LAB_X34_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[793\]~1250'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1250 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.414 ns) 104.551 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[2\]~5 353 COMB LAB_X49_Y36 2 " "Info: 353: + IC(1.587 ns) + CELL(0.414 ns) = 104.551 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1250 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.622 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[3\]~7 354 COMB LAB_X49_Y36 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 104.622 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.693 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[4\]~9 355 COMB LAB_X49_Y36 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 104.693 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.764 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[5\]~11 356 COMB LAB_X49_Y36 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 104.764 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.835 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[6\]~13 357 COMB LAB_X49_Y36 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 104.835 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.906 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[7\]~15 358 COMB LAB_X49_Y36 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 104.906 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 104.977 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[8\]~17 359 COMB LAB_X49_Y36 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 104.977 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.048 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[9\]~19 360 COMB LAB_X49_Y36 2 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 105.048 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.119 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[10\]~21 361 COMB LAB_X49_Y36 2 " "Info: 361: + IC(0.000 ns) + CELL(0.071 ns) = 105.119 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.190 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[11\]~23 362 COMB LAB_X49_Y36 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 105.190 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.261 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25 363 COMB LAB_X49_Y36 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 105.261 ns; Loc. = LAB_X49_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 105.422 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27 364 COMB LAB_X49_Y35 2 " "Info: 364: + IC(0.090 ns) + CELL(0.071 ns) = 105.422 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.493 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29 365 COMB LAB_X49_Y35 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 105.493 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.564 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31 366 COMB LAB_X49_Y35 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 105.564 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.635 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33 367 COMB LAB_X49_Y35 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 105.635 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.706 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35 368 COMB LAB_X49_Y35 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 105.706 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.777 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37 369 COMB LAB_X49_Y35 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 105.777 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.848 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39 370 COMB LAB_X49_Y35 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 105.848 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.919 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41 371 COMB LAB_X49_Y35 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 105.919 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.990 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43 372 COMB LAB_X49_Y35 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 105.990 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.061 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45 373 COMB LAB_X49_Y35 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 106.061 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.132 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47 374 COMB LAB_X49_Y35 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 106.132 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.203 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49 375 COMB LAB_X49_Y35 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 106.203 ns; Loc. = LAB_X49_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.274 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51 376 COMB LAB_X49_Y35 1 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 106.274 ns; Loc. = LAB_X49_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 106.684 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52 377 COMB LAB_X49_Y35 75 " "Info: 377: + IC(0.000 ns) + CELL(0.410 ns) = 106.684 ns; Loc. = LAB_X49_Y35; Fanout = 75; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.150 ns) 108.480 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[827\]~1785 378 COMB LAB_X34_Y36 3 " "Info: 378: + IC(1.646 ns) + CELL(0.150 ns) = 108.480 ns; Loc. = LAB_X34_Y36; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[827\]~1785'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[827]~1785 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.414 ns) 110.303 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[3\]~7 379 COMB LAB_X47_Y36 2 " "Info: 379: + IC(1.409 ns) + CELL(0.414 ns) = 110.303 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[827]~1785 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.374 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[4\]~9 380 COMB LAB_X47_Y36 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 110.374 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.445 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[5\]~11 381 COMB LAB_X47_Y36 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 110.445 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.516 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[6\]~13 382 COMB LAB_X47_Y36 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 110.516 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.587 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[7\]~15 383 COMB LAB_X47_Y36 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 110.587 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.658 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[8\]~17 384 COMB LAB_X47_Y36 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 110.658 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.729 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[9\]~19 385 COMB LAB_X47_Y36 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 110.729 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.800 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[10\]~21 386 COMB LAB_X47_Y36 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 110.800 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.871 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[11\]~23 387 COMB LAB_X47_Y36 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 110.871 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 110.942 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25 388 COMB LAB_X47_Y36 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 110.942 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.013 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27 389 COMB LAB_X47_Y36 2 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 111.013 ns; Loc. = LAB_X47_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 111.174 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29 390 COMB LAB_X47_Y35 2 " "Info: 390: + IC(0.090 ns) + CELL(0.071 ns) = 111.174 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.245 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31 391 COMB LAB_X47_Y35 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 111.245 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.316 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33 392 COMB LAB_X47_Y35 2 " "Info: 392: + IC(0.000 ns) + CELL(0.071 ns) = 111.316 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.387 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35 393 COMB LAB_X47_Y35 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 111.387 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.458 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37 394 COMB LAB_X47_Y35 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 111.458 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.529 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39 395 COMB LAB_X47_Y35 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 111.529 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.600 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41 396 COMB LAB_X47_Y35 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 111.600 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.671 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43 397 COMB LAB_X47_Y35 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 111.671 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.742 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45 398 COMB LAB_X47_Y35 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 111.742 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.813 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47 399 COMB LAB_X47_Y35 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 111.813 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.884 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49 400 COMB LAB_X47_Y35 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 111.884 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.955 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51 401 COMB LAB_X47_Y35 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 111.955 ns; Loc. = LAB_X47_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.026 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53 402 COMB LAB_X47_Y35 1 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 112.026 ns; Loc. = LAB_X47_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 112.436 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54 403 COMB LAB_X47_Y35 78 " "Info: 403: + IC(0.000 ns) + CELL(0.410 ns) = 112.436 ns; Loc. = LAB_X47_Y35; Fanout = 78; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.150 ns) 114.208 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[861\]~1301 404 COMB LAB_X34_Y36 2 " "Info: 404: + IC(1.622 ns) + CELL(0.150 ns) = 114.208 ns; Loc. = LAB_X34_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[861\]~1301'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1301 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.393 ns) 116.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9 405 COMB LAB_X44_Y36 2 " "Info: 405: + IC(1.410 ns) + CELL(0.393 ns) = 116.011 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1301 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.082 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11 406 COMB LAB_X44_Y36 2 " "Info: 406: + IC(0.000 ns) + CELL(0.071 ns) = 116.082 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.153 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13 407 COMB LAB_X44_Y36 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 116.153 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.224 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15 408 COMB LAB_X44_Y36 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 116.224 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.295 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17 409 COMB LAB_X44_Y36 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 116.295 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.366 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19 410 COMB LAB_X44_Y36 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 116.366 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.437 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21 411 COMB LAB_X44_Y36 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 116.437 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.508 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23 412 COMB LAB_X44_Y36 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 116.508 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.579 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25 413 COMB LAB_X44_Y36 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 116.579 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.650 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27 414 COMB LAB_X44_Y36 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 116.650 ns; Loc. = LAB_X44_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 116.811 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29 415 COMB LAB_X44_Y35 2 " "Info: 415: + IC(0.090 ns) + CELL(0.071 ns) = 116.811 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.882 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31 416 COMB LAB_X44_Y35 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 116.882 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.953 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33 417 COMB LAB_X44_Y35 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 116.953 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.024 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35 418 COMB LAB_X44_Y35 2 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 117.024 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.095 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37 419 COMB LAB_X44_Y35 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 117.095 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.166 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39 420 COMB LAB_X44_Y35 2 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 117.166 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.237 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41 421 COMB LAB_X44_Y35 2 " "Info: 421: + IC(0.000 ns) + CELL(0.071 ns) = 117.237 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.308 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43 422 COMB LAB_X44_Y35 2 " "Info: 422: + IC(0.000 ns) + CELL(0.071 ns) = 117.308 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.379 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45 423 COMB LAB_X44_Y35 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 117.379 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.450 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47 424 COMB LAB_X44_Y35 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 117.450 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.521 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49 425 COMB LAB_X44_Y35 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 117.521 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.592 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51 426 COMB LAB_X44_Y35 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 117.592 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.663 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53 427 COMB LAB_X44_Y35 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 117.663 ns; Loc. = LAB_X44_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.734 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55 428 COMB LAB_X44_Y35 1 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 117.734 ns; Loc. = LAB_X44_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 118.144 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56 429 COMB LAB_X44_Y35 81 " "Info: 429: + IC(0.000 ns) + CELL(0.410 ns) = 118.144 ns; Loc. = LAB_X44_Y35; Fanout = 81; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.150 ns) 119.916 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[901\]~1322 430 COMB LAB_X57_Y36 2 " "Info: 430: + IC(1.622 ns) + CELL(0.150 ns) = 119.916 ns; Loc. = LAB_X57_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[901\]~1322'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[901]~1322 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.393 ns) 121.915 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23 431 COMB LAB_X41_Y36 2 " "Info: 431: + IC(1.606 ns) + CELL(0.393 ns) = 121.915 ns; Loc. = LAB_X41_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[901]~1322 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.986 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25 432 COMB LAB_X41_Y36 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 121.986 ns; Loc. = LAB_X41_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.057 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27 433 COMB LAB_X41_Y36 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 122.057 ns; Loc. = LAB_X41_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.128 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29 434 COMB LAB_X41_Y36 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 122.128 ns; Loc. = LAB_X41_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 122.289 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31 435 COMB LAB_X41_Y35 2 " "Info: 435: + IC(0.090 ns) + CELL(0.071 ns) = 122.289 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.360 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33 436 COMB LAB_X41_Y35 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 122.360 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.431 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35 437 COMB LAB_X41_Y35 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 122.431 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.502 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37 438 COMB LAB_X41_Y35 2 " "Info: 438: + IC(0.000 ns) + CELL(0.071 ns) = 122.502 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.573 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39 439 COMB LAB_X41_Y35 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 122.573 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.644 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41 440 COMB LAB_X41_Y35 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 122.644 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.715 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43 441 COMB LAB_X41_Y35 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 122.715 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.786 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45 442 COMB LAB_X41_Y35 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 122.786 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.857 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47 443 COMB LAB_X41_Y35 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 122.857 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.928 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49 444 COMB LAB_X41_Y35 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 122.928 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.999 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51 445 COMB LAB_X41_Y35 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 122.999 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.070 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53 446 COMB LAB_X41_Y35 2 " "Info: 446: + IC(0.000 ns) + CELL(0.071 ns) = 123.070 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.141 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55 447 COMB LAB_X41_Y35 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 123.141 ns; Loc. = LAB_X41_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 123.212 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57 448 COMB LAB_X41_Y35 1 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 123.212 ns; Loc. = LAB_X41_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 123.622 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58 449 COMB LAB_X41_Y35 84 " "Info: 449: + IC(0.000 ns) + CELL(0.410 ns) = 123.622 ns; Loc. = LAB_X41_Y35; Fanout = 84; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.150 ns) 125.199 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[924\]~1361 450 COMB LAB_X35_Y36 4 " "Info: 450: + IC(1.427 ns) + CELL(0.150 ns) = 125.199 ns; Loc. = LAB_X35_Y36; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[924\]~1361'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1361 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.414 ns) 126.738 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[1\]~3 451 COMB LAB_X42_Y36 2 " "Info: 451: + IC(1.125 ns) + CELL(0.414 ns) = 126.738 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1361 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.809 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[2\]~5 452 COMB LAB_X42_Y36 2 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 126.809 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.880 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7 453 COMB LAB_X42_Y36 2 " "Info: 453: + IC(0.000 ns) + CELL(0.071 ns) = 126.880 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.951 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9 454 COMB LAB_X42_Y36 2 " "Info: 454: + IC(0.000 ns) + CELL(0.071 ns) = 126.951 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.022 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11 455 COMB LAB_X42_Y36 2 " "Info: 455: + IC(0.000 ns) + CELL(0.071 ns) = 127.022 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.093 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13 456 COMB LAB_X42_Y36 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 127.093 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.164 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15 457 COMB LAB_X42_Y36 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 127.164 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.235 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17 458 COMB LAB_X42_Y36 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 127.235 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.306 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19 459 COMB LAB_X42_Y36 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 127.306 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.377 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21 460 COMB LAB_X42_Y36 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 127.377 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.448 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23 461 COMB LAB_X42_Y36 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 127.448 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.519 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25 462 COMB LAB_X42_Y36 2 " "Info: 462: + IC(0.000 ns) + CELL(0.071 ns) = 127.519 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.590 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27 463 COMB LAB_X42_Y36 2 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 127.590 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.661 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29 464 COMB LAB_X42_Y36 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 127.661 ns; Loc. = LAB_X42_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 127.822 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31 465 COMB LAB_X42_Y35 2 " "Info: 465: + IC(0.090 ns) + CELL(0.071 ns) = 127.822 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.893 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33 466 COMB LAB_X42_Y35 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 127.893 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.964 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35 467 COMB LAB_X42_Y35 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 127.964 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.035 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37 468 COMB LAB_X42_Y35 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 128.035 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.106 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39 469 COMB LAB_X42_Y35 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 128.106 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.177 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41 470 COMB LAB_X42_Y35 2 " "Info: 470: + IC(0.000 ns) + CELL(0.071 ns) = 128.177 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.248 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43 471 COMB LAB_X42_Y35 2 " "Info: 471: + IC(0.000 ns) + CELL(0.071 ns) = 128.248 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.319 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45 472 COMB LAB_X42_Y35 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 128.319 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.390 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47 473 COMB LAB_X42_Y35 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 128.390 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.461 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49 474 COMB LAB_X42_Y35 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 128.461 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.532 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51 475 COMB LAB_X42_Y35 2 " "Info: 475: + IC(0.000 ns) + CELL(0.071 ns) = 128.532 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.603 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53 476 COMB LAB_X42_Y35 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 128.603 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.674 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55 477 COMB LAB_X42_Y35 2 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 128.674 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.745 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57 478 COMB LAB_X42_Y35 2 " "Info: 478: + IC(0.000 ns) + CELL(0.071 ns) = 128.745 ns; Loc. = LAB_X42_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 128.816 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59 479 COMB LAB_X42_Y35 1 " "Info: 479: + IC(0.000 ns) + CELL(0.071 ns) = 128.816 ns; Loc. = LAB_X42_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 129.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60 480 COMB LAB_X42_Y35 87 " "Info: 480: + IC(0.000 ns) + CELL(0.410 ns) = 129.226 ns; Loc. = LAB_X42_Y35; Fanout = 87; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.150 ns) 130.803 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[957\]~1391 481 COMB LAB_X36_Y34 4 " "Info: 481: + IC(1.427 ns) + CELL(0.150 ns) = 130.803 ns; Loc. = LAB_X36_Y34; Fanout = 4; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[957\]~1391'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1391 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.414 ns) 132.370 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[1\]~3 482 COMB LAB_X39_Y36 2 " "Info: 482: + IC(1.153 ns) + CELL(0.414 ns) = 132.370 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1391 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.441 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[2\]~5 483 COMB LAB_X39_Y36 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 132.441 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.512 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[3\]~7 484 COMB LAB_X39_Y36 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 132.512 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.583 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9 485 COMB LAB_X39_Y36 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 132.583 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.654 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11 486 COMB LAB_X39_Y36 2 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 132.654 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.725 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13 487 COMB LAB_X39_Y36 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 132.725 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.796 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15 488 COMB LAB_X39_Y36 2 " "Info: 488: + IC(0.000 ns) + CELL(0.071 ns) = 132.796 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.867 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17 489 COMB LAB_X39_Y36 2 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 132.867 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.938 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19 490 COMB LAB_X39_Y36 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 132.938 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.009 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21 491 COMB LAB_X39_Y36 2 " "Info: 491: + IC(0.000 ns) + CELL(0.071 ns) = 133.009 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.080 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23 492 COMB LAB_X39_Y36 2 " "Info: 492: + IC(0.000 ns) + CELL(0.071 ns) = 133.080 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.151 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25 493 COMB LAB_X39_Y36 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 133.151 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.222 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27 494 COMB LAB_X39_Y36 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 133.222 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.293 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29 495 COMB LAB_X39_Y36 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 133.293 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.364 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31 496 COMB LAB_X39_Y36 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 133.364 ns; Loc. = LAB_X39_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 133.525 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33 497 COMB LAB_X39_Y35 2 " "Info: 497: + IC(0.090 ns) + CELL(0.071 ns) = 133.525 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.596 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35 498 COMB LAB_X39_Y35 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 133.596 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.667 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37 499 COMB LAB_X39_Y35 2 " "Info: 499: + IC(0.000 ns) + CELL(0.071 ns) = 133.667 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.738 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39 500 COMB LAB_X39_Y35 2 " "Info: 500: + IC(0.000 ns) + CELL(0.071 ns) = 133.738 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.809 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41 501 COMB LAB_X39_Y35 2 " "Info: 501: + IC(0.000 ns) + CELL(0.071 ns) = 133.809 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.880 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43 502 COMB LAB_X39_Y35 2 " "Info: 502: + IC(0.000 ns) + CELL(0.071 ns) = 133.880 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 133.951 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45 503 COMB LAB_X39_Y35 2 " "Info: 503: + IC(0.000 ns) + CELL(0.071 ns) = 133.951 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.022 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47 504 COMB LAB_X39_Y35 2 " "Info: 504: + IC(0.000 ns) + CELL(0.071 ns) = 134.022 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.093 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49 505 COMB LAB_X39_Y35 2 " "Info: 505: + IC(0.000 ns) + CELL(0.071 ns) = 134.093 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.164 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51 506 COMB LAB_X39_Y35 2 " "Info: 506: + IC(0.000 ns) + CELL(0.071 ns) = 134.164 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.235 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53 507 COMB LAB_X39_Y35 2 " "Info: 507: + IC(0.000 ns) + CELL(0.071 ns) = 134.235 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.306 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55 508 COMB LAB_X39_Y35 2 " "Info: 508: + IC(0.000 ns) + CELL(0.071 ns) = 134.306 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.377 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57 509 COMB LAB_X39_Y35 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 134.377 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.448 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59 510 COMB LAB_X39_Y35 2 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 134.448 ns; Loc. = LAB_X39_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 134.519 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61 511 COMB LAB_X39_Y35 1 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 134.519 ns; Loc. = LAB_X39_Y35; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 134.929 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62 512 COMB LAB_X39_Y35 90 " "Info: 512: + IC(0.000 ns) + CELL(0.410 ns) = 134.929 ns; Loc. = LAB_X39_Y35; Fanout = 90; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.150 ns) 136.238 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[994\]~1418 513 COMB LAB_X41_Y34 2 " "Info: 513: + IC(1.159 ns) + CELL(0.150 ns) = 136.238 ns; Loc. = LAB_X41_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[994\]~1418'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[994]~1418 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.393 ns) 138.069 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11 514 COMB LAB_X36_Y36 2 " "Info: 514: + IC(1.438 ns) + CELL(0.393 ns) = 138.069 ns; Loc. = LAB_X36_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[994]~1418 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.140 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13 515 COMB LAB_X36_Y36 2 " "Info: 515: + IC(0.000 ns) + CELL(0.071 ns) = 138.140 ns; Loc. = LAB_X36_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.211 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15 516 COMB LAB_X36_Y36 2 " "Info: 516: + IC(0.000 ns) + CELL(0.071 ns) = 138.211 ns; Loc. = LAB_X36_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 138.372 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17 517 COMB LAB_X36_Y35 2 " "Info: 517: + IC(0.090 ns) + CELL(0.071 ns) = 138.372 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.443 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19 518 COMB LAB_X36_Y35 2 " "Info: 518: + IC(0.000 ns) + CELL(0.071 ns) = 138.443 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.514 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21 519 COMB LAB_X36_Y35 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 138.514 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.585 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23 520 COMB LAB_X36_Y35 2 " "Info: 520: + IC(0.000 ns) + CELL(0.071 ns) = 138.585 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.656 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25 521 COMB LAB_X36_Y35 2 " "Info: 521: + IC(0.000 ns) + CELL(0.071 ns) = 138.656 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.727 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27 522 COMB LAB_X36_Y35 2 " "Info: 522: + IC(0.000 ns) + CELL(0.071 ns) = 138.727 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.798 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29 523 COMB LAB_X36_Y35 2 " "Info: 523: + IC(0.000 ns) + CELL(0.071 ns) = 138.798 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.869 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31 524 COMB LAB_X36_Y35 2 " "Info: 524: + IC(0.000 ns) + CELL(0.071 ns) = 138.869 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.940 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33 525 COMB LAB_X36_Y35 2 " "Info: 525: + IC(0.000 ns) + CELL(0.071 ns) = 138.940 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.011 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35 526 COMB LAB_X36_Y35 2 " "Info: 526: + IC(0.000 ns) + CELL(0.071 ns) = 139.011 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.082 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37 527 COMB LAB_X36_Y35 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 139.082 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.153 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39 528 COMB LAB_X36_Y35 2 " "Info: 528: + IC(0.000 ns) + CELL(0.071 ns) = 139.153 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.224 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41 529 COMB LAB_X36_Y35 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 139.224 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.295 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43 530 COMB LAB_X36_Y35 2 " "Info: 530: + IC(0.000 ns) + CELL(0.071 ns) = 139.295 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.366 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45 531 COMB LAB_X36_Y35 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 139.366 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.437 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47 532 COMB LAB_X36_Y35 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 139.437 ns; Loc. = LAB_X36_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 139.598 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49 533 COMB LAB_X36_Y34 2 " "Info: 533: + IC(0.090 ns) + CELL(0.071 ns) = 139.598 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.669 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51 534 COMB LAB_X36_Y34 2 " "Info: 534: + IC(0.000 ns) + CELL(0.071 ns) = 139.669 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.740 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53 535 COMB LAB_X36_Y34 2 " "Info: 535: + IC(0.000 ns) + CELL(0.071 ns) = 139.740 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.811 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55 536 COMB LAB_X36_Y34 2 " "Info: 536: + IC(0.000 ns) + CELL(0.071 ns) = 139.811 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.882 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57 537 COMB LAB_X36_Y34 2 " "Info: 537: + IC(0.000 ns) + CELL(0.071 ns) = 139.882 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 139.953 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59 538 COMB LAB_X36_Y34 2 " "Info: 538: + IC(0.000 ns) + CELL(0.071 ns) = 139.953 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 140.024 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61 539 COMB LAB_X36_Y34 2 " "Info: 539: + IC(0.000 ns) + CELL(0.071 ns) = 140.024 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 140.095 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63 540 COMB LAB_X36_Y34 1 " "Info: 540: + IC(0.000 ns) + CELL(0.071 ns) = 140.095 ns; Loc. = LAB_X36_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 140.505 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64 541 COMB LAB_X36_Y34 62 " "Info: 541: + IC(0.000 ns) + CELL(0.410 ns) = 140.505 ns; Loc. = LAB_X36_Y34; Fanout = 62; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.150 ns) 142.100 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1029\]~1448 542 COMB LAB_X43_Y37 3 " "Info: 542: + IC(1.445 ns) + CELL(0.150 ns) = 142.100 ns; Loc. = LAB_X43_Y37; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1029\]~1448'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1029]~1448 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.393 ns) 143.929 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[7\]~15 543 COMB LAB_X35_Y36 2 " "Info: 543: + IC(1.436 ns) + CELL(0.393 ns) = 143.929 ns; Loc. = LAB_X35_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1029]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.000 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17 544 COMB LAB_X35_Y36 2 " "Info: 544: + IC(0.000 ns) + CELL(0.071 ns) = 144.000 ns; Loc. = LAB_X35_Y36; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 144.161 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19 545 COMB LAB_X35_Y35 2 " "Info: 545: + IC(0.090 ns) + CELL(0.071 ns) = 144.161 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.232 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21 546 COMB LAB_X35_Y35 2 " "Info: 546: + IC(0.000 ns) + CELL(0.071 ns) = 144.232 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.303 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23 547 COMB LAB_X35_Y35 2 " "Info: 547: + IC(0.000 ns) + CELL(0.071 ns) = 144.303 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.374 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25 548 COMB LAB_X35_Y35 2 " "Info: 548: + IC(0.000 ns) + CELL(0.071 ns) = 144.374 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.445 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27 549 COMB LAB_X35_Y35 2 " "Info: 549: + IC(0.000 ns) + CELL(0.071 ns) = 144.445 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.516 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29 550 COMB LAB_X35_Y35 2 " "Info: 550: + IC(0.000 ns) + CELL(0.071 ns) = 144.516 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.587 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31 551 COMB LAB_X35_Y35 2 " "Info: 551: + IC(0.000 ns) + CELL(0.071 ns) = 144.587 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.658 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33 552 COMB LAB_X35_Y35 2 " "Info: 552: + IC(0.000 ns) + CELL(0.071 ns) = 144.658 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.729 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35 553 COMB LAB_X35_Y35 2 " "Info: 553: + IC(0.000 ns) + CELL(0.071 ns) = 144.729 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.800 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37 554 COMB LAB_X35_Y35 2 " "Info: 554: + IC(0.000 ns) + CELL(0.071 ns) = 144.800 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.871 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39 555 COMB LAB_X35_Y35 2 " "Info: 555: + IC(0.000 ns) + CELL(0.071 ns) = 144.871 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 144.942 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41 556 COMB LAB_X35_Y35 2 " "Info: 556: + IC(0.000 ns) + CELL(0.071 ns) = 144.942 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.013 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43 557 COMB LAB_X35_Y35 2 " "Info: 557: + IC(0.000 ns) + CELL(0.071 ns) = 145.013 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.084 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45 558 COMB LAB_X35_Y35 2 " "Info: 558: + IC(0.000 ns) + CELL(0.071 ns) = 145.084 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.155 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47 559 COMB LAB_X35_Y35 2 " "Info: 559: + IC(0.000 ns) + CELL(0.071 ns) = 145.155 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.226 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49 560 COMB LAB_X35_Y35 2 " "Info: 560: + IC(0.000 ns) + CELL(0.071 ns) = 145.226 ns; Loc. = LAB_X35_Y35; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 145.387 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51 561 COMB LAB_X35_Y34 2 " "Info: 561: + IC(0.090 ns) + CELL(0.071 ns) = 145.387 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.458 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53 562 COMB LAB_X35_Y34 2 " "Info: 562: + IC(0.000 ns) + CELL(0.071 ns) = 145.458 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.529 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55 563 COMB LAB_X35_Y34 2 " "Info: 563: + IC(0.000 ns) + CELL(0.071 ns) = 145.529 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.600 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57 564 COMB LAB_X35_Y34 2 " "Info: 564: + IC(0.000 ns) + CELL(0.071 ns) = 145.600 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.671 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59 565 COMB LAB_X35_Y34 2 " "Info: 565: + IC(0.000 ns) + CELL(0.071 ns) = 145.671 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.742 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61 566 COMB LAB_X35_Y34 2 " "Info: 566: + IC(0.000 ns) + CELL(0.071 ns) = 145.742 ns; Loc. = LAB_X35_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.813 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63 567 COMB LAB_X35_Y34 1 " "Info: 567: + IC(0.000 ns) + CELL(0.071 ns) = 145.813 ns; Loc. = LAB_X35_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 145.884 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65 568 COMB LAB_X35_Y34 1 " "Info: 568: + IC(0.000 ns) + CELL(0.071 ns) = 145.884 ns; Loc. = LAB_X35_Y34; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 146.294 ns lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66 569 COMB LAB_X35_Y34 32 " "Info: 569: + IC(0.000 ns) + CELL(0.410 ns) = 146.294 ns; Loc. = LAB_X35_Y34; Fanout = 32; COMB Node = 'lpm_divide:Mod1\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.438 ns) 147.930 ns process_0~1 570 COMB LAB_X39_Y26 2 " "Info: 570: + IC(1.198 ns) + CELL(0.438 ns) = 147.930 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'process_0~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.393 ns) 150.015 ns Add6~1 571 COMB LAB_X32_Y34 2 " "Info: 571: + IC(1.692 ns) + CELL(0.393 ns) = 150.015 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { process_0~1 Add6~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.086 ns Add6~3 572 COMB LAB_X32_Y34 2 " "Info: 572: + IC(0.000 ns) + CELL(0.071 ns) = 150.086 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~1 Add6~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.157 ns Add6~5 573 COMB LAB_X32_Y34 2 " "Info: 573: + IC(0.000 ns) + CELL(0.071 ns) = 150.157 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~3 Add6~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.228 ns Add6~7 574 COMB LAB_X32_Y34 2 " "Info: 574: + IC(0.000 ns) + CELL(0.071 ns) = 150.228 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~5 Add6~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.299 ns Add6~9 575 COMB LAB_X32_Y34 2 " "Info: 575: + IC(0.000 ns) + CELL(0.071 ns) = 150.299 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~7 Add6~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.370 ns Add6~11 576 COMB LAB_X32_Y34 2 " "Info: 576: + IC(0.000 ns) + CELL(0.071 ns) = 150.370 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~9 Add6~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.441 ns Add6~13 577 COMB LAB_X32_Y34 2 " "Info: 577: + IC(0.000 ns) + CELL(0.071 ns) = 150.441 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~11 Add6~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.512 ns Add6~15 578 COMB LAB_X32_Y34 2 " "Info: 578: + IC(0.000 ns) + CELL(0.071 ns) = 150.512 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~13 Add6~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.583 ns Add6~17 579 COMB LAB_X32_Y34 2 " "Info: 579: + IC(0.000 ns) + CELL(0.071 ns) = 150.583 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~15 Add6~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.654 ns Add6~19 580 COMB LAB_X32_Y34 2 " "Info: 580: + IC(0.000 ns) + CELL(0.071 ns) = 150.654 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~17 Add6~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.725 ns Add6~21 581 COMB LAB_X32_Y34 2 " "Info: 581: + IC(0.000 ns) + CELL(0.071 ns) = 150.725 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~19 Add6~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.796 ns Add6~23 582 COMB LAB_X32_Y34 2 " "Info: 582: + IC(0.000 ns) + CELL(0.071 ns) = 150.796 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~21 Add6~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.867 ns Add6~25 583 COMB LAB_X32_Y34 2 " "Info: 583: + IC(0.000 ns) + CELL(0.071 ns) = 150.867 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~23 Add6~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 150.938 ns Add6~27 584 COMB LAB_X32_Y34 2 " "Info: 584: + IC(0.000 ns) + CELL(0.071 ns) = 150.938 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~25 Add6~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.009 ns Add6~29 585 COMB LAB_X32_Y34 2 " "Info: 585: + IC(0.000 ns) + CELL(0.071 ns) = 151.009 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~27 Add6~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.080 ns Add6~31 586 COMB LAB_X32_Y34 2 " "Info: 586: + IC(0.000 ns) + CELL(0.071 ns) = 151.080 ns; Loc. = LAB_X32_Y34; Fanout = 2; COMB Node = 'Add6~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~29 Add6~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 151.241 ns Add6~33 587 COMB LAB_X32_Y33 2 " "Info: 587: + IC(0.090 ns) + CELL(0.071 ns) = 151.241 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add6~31 Add6~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.312 ns Add6~35 588 COMB LAB_X32_Y33 2 " "Info: 588: + IC(0.000 ns) + CELL(0.071 ns) = 151.312 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~33 Add6~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.383 ns Add6~37 589 COMB LAB_X32_Y33 2 " "Info: 589: + IC(0.000 ns) + CELL(0.071 ns) = 151.383 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~35 Add6~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.454 ns Add6~39 590 COMB LAB_X32_Y33 2 " "Info: 590: + IC(0.000 ns) + CELL(0.071 ns) = 151.454 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~37 Add6~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.525 ns Add6~41 591 COMB LAB_X32_Y33 2 " "Info: 591: + IC(0.000 ns) + CELL(0.071 ns) = 151.525 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~39 Add6~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.596 ns Add6~43 592 COMB LAB_X32_Y33 2 " "Info: 592: + IC(0.000 ns) + CELL(0.071 ns) = 151.596 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~41 Add6~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 151.667 ns Add6~45 593 COMB LAB_X32_Y33 2 " "Info: 593: + IC(0.000 ns) + CELL(0.071 ns) = 151.667 ns; Loc. = LAB_X32_Y33; Fanout = 2; COMB Node = 'Add6~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add6~43 Add6~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 152.077 ns Add6~46 594 COMB LAB_X32_Y33 1 " "Info: 594: + IC(0.000 ns) + CELL(0.410 ns) = 152.077 ns; Loc. = LAB_X32_Y33; Fanout = 1; COMB Node = 'Add6~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add6~45 Add6~46 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 153.129 ns result~18 595 COMB LAB_X32_Y31 1 " "Info: 595: + IC(0.902 ns) + CELL(0.150 ns) = 153.129 ns; Loc. = LAB_X32_Y31; Fanout = 1; COMB Node = 'result~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Add6~46 result~18 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.150 ns) 154.474 ns result~19 596 COMB LAB_X31_Y26 1 " "Info: 596: + IC(1.195 ns) + CELL(0.150 ns) = 154.474 ns; Loc. = LAB_X31_Y26; Fanout = 1; COMB Node = 'result~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { result~18 result~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 155.012 ns result~22 597 COMB LAB_X31_Y26 1 " "Info: 597: + IC(0.145 ns) + CELL(0.393 ns) = 155.012 ns; Loc. = LAB_X31_Y26; Fanout = 1; COMB Node = 'result~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { result~19 result~22 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 155.577 ns result~46 598 COMB LAB_X31_Y26 1 " "Info: 598: + IC(0.145 ns) + CELL(0.420 ns) = 155.577 ns; Loc. = LAB_X31_Y26; Fanout = 1; COMB Node = 'result~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { result~22 result~46 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 156.142 ns result~47 599 COMB LAB_X31_Y26 1 " "Info: 599: + IC(0.145 ns) + CELL(0.420 ns) = 156.142 ns; Loc. = LAB_X31_Y26; Fanout = 1; COMB Node = 'result~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { result~46 result~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 156.226 ns result 600 REG LAB_X31_Y26 2 " "Info: 600: + IC(0.000 ns) + CELL(0.084 ns) = 156.226 ns; Loc. = LAB_X31_Y26; Fanout = 2; REG Node = 'result'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { result~47 result } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "69.709 ns ( 44.62 % ) " "Info: Total cell delay = 69.709 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "86.517 ns ( 55.38 % ) " "Info: Total interconnect delay = 86.517 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "156.226 ns" { num[1] Add4~1 Add4~3 Add4~5 Add4~7 Add4~9 Add4~11 Add4~13 Add4~15 Add4~17 Add4~19 Add4~21 Add4~23 Add4~25 Add4~27 Add4~29 Add4~31 Add4~33 Add4~35 Add4~37 Add4~39 Add4~41 Add4~43 Add4~45 Add4~47 Add4~49 Add4~51 Add4~53 Add4~55 Add4~57 Add4~59 Add4~60 process_0~0 Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~1486 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~932 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~934 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1491 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1495 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[201]~951 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[233]~1506 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~1513 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~1521 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[332]~1530 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1002 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1551 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1031 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[462]~1046 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[506]~1051 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[532]~1603 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[565]~1093 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[598]~1112 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[631]~1132 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[663]~1674 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[696]~1176 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1199 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1738 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1250 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[827]~1785 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1301 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[901]~1322 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1361 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1391 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[994]~1418 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[5]~11 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[6]~13 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1029]~1448 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~1 Add6~1 Add6~3 Add6~5 Add6~7 Add6~9 Add6~11 Add6~13 Add6~15 Add6~17 Add6~19 Add6~21 Add6~23 Add6~25 Add6~27 Add6~29 Add6~31 Add6~33 Add6~35 Add6~37 Add6~39 Add6~41 Add6~43 Add6~45 Add6~46 result~18 result~19 result~22 result~46 result~47 result } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X36_Y26 X47_Y38 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld 0 " "Info: Pin \"ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Info: Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 21:01:43 2023 " "Info: Processing ended: Mon Dec 04 21:01:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
