{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 11:23:15 2024 " "Info: Processing started: Sun Dec 01 11:23:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2_1 -c mux2_1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux2_1 -c mux2_1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2_1 " "Info: Elaborating entity \"mux2_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mux2_1.v(7) " "Warning (10240): Verilog HDL Always Construct warning at mux2_1.v(7): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[0\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[1\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[2\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[3\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[4\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[5\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[6\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] mux2_1.v(8) " "Info (10041): Inferred latch for \"y\[7\]\" at mux2_1.v(8)" {  } { { "mux2_1.v" "" { Text "D:/Desktop/quartus file/moxingji/mux2_1/mux2_1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 11:23:15 2024 " "Info: Processing ended: Sun Dec 01 11:23:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
