#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  8 11:19:16 2024
# Process ID: 25400
# Current directory: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19444 C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets IRQ_F2P_0_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins system_ila_0/clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/design_1_wrapper_direct_connection_to_mc.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
