<html>

 <head><title>Khanh N. Dang's Research</title></head>
<body style="width: 600px; font-size:12px; font-family: sans-serif;">
<p><a href="/">[Home]</a>, <a href="https://scholar.google.com/citations?user=mQbqkUMAAAAJ&amp;hl=en&amp;oi=sra">[google scholar]</a></p>

<p><strong>Topics</strong></p>
<ol>
	<li> Fault Tolerance </li>
	<li> Analytical analysis </li>
	<li> Network-on-Chip </li>
</ol>
<p><strong>Thesis</strong></p>

<ol>
<li><strong>Dang Nam Khanh</strong>  <em><a href="http://doi.org/10.15016/00000140">”Development of On-Chip Communication Fault-Resilient Adaptive Architectures and Algorithms for 3D-IC Technologies (3次元IC技術のための適応型耐障害チップ内通信アーキテクチャとアルゴリズムの開発)”</a></em>, Research advisor: Prof. Abderazek Ben Abdallah.</li>
</ol>

<p><strong>Journal</strong></p>

<ol>
<li><strong>Khanh N. Dang</strong>, Akram Ben Ahmed, Yuichi Okuyama, Abderazek Ben Abdallah, <em><a href="https://doi.org/10.1109/TETC.2017.2762407">“Scalable design methodology and online algorithm for TSV-cluster defects recovery in highly reliable 3D-NoC systems”</a></em>, <strong>IEEE Transactions on Emerging Topics in Computing (TETC)</strong>, 2017 (in press).</li>
<li><strong>Khanh N. Dang</strong>, Akram Ben Ahmed, Xuan-Tu Tran, Yuichi Okuyama, Abderazek Ben Abdallah, <em><a href="https://doi.org/10.1109/TVLSI.2017.2736004">“A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model”</a></em>, <strong>IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</strong>, Volume 25, Issue 11, pp 3099-3112, 2017.</li>
<li><strong>Khanh N. Dang</strong>, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, <em><a href="https://link.springer.com/article/10.1007/s11227-016-1951-0">“A Low-overhead Soft-Hard Fault Tolerant Architecture, Design and Management Scheme for Reliable High-performance Many-core 3D-NoC Systems”</a></em>, <strong>Journal of Supercomputing</strong>, Volume 73, Issue 6, pp 2705–2729, 2017.</li>
<li>Ngoc-Mai Nguyen, Edith Beigne, Duy-Hieu Bui, <strong>Nam-Khanh Dang</strong>, Suzanne Lesecq, Pascal Vivet, Xuan-Tu Tran, <em><a href="http://www.rev-jec.org/index.php/rev-jec/article/view/72/72">“An Overview of H.264 Hardware Encoder Architectures including Low-Power Features”</a></em>, <strong>REV Journal on Electronics and Communications (JEC)</strong>, pp. 8-17, Vol. 4, No. 1-2, Jan. - Jun., 2014.</li>
</ol>

<p><strong>Conference</strong></p>

<ol>
<li><strong>Khanh N. Dang</strong>, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, <em>“Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D NoC System”</em>, <strong>25th IEEE Asian Test Symposium (ATS’16)</strong>, Nov. 21-24, 2016.</li>
<li><strong>Khanh N. Dang</strong>, Yuichi Okuyama, Abderazek Ben Abdallah, <em>“Soft-Error Resilient Network-on-Chip for Safety-Critical Applications”</em>, <strong>2016 IEEE International Conference on Integrated Circuit Design and Technology (ICICDT)</strong>, Jun. 27 – 29, 2016.</li>
<li><strong>Khanh N. Dang</strong>, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, Xuan-Tu Tran, <em>“Soft-Error Resilient 3D Network-on-Chip Router”</em>, <strong>IEEE 7th International Conference on Awareness Science and Technology (iCAST 2015)</strong>, Sep. 22-24, 2015.</li>
<li>Ngoc-Mai Nguyen, Edith Beigne, Suzanne Lesecq, Duy-Hieu Bui, <strong>Nam-Khanh Dang</strong>, Xuan-Tu Tran, <em>“H.264/AVC Hardware Encoders and Low-Power Features”</em>, <strong>2014 IEEE Asia Pacific Conference on Circuits &amp; Systems (APCCAS 2014)</strong>, Nov. 17-20, 2014.</li>
<li><strong>Nam-Khanh Dang</strong>, Xuan-Tu Tran, Alain Merigot,  <em>“An Efficient Hardware Architecture for Inter-Prediction in H.264/AVC Encoders”</em>,<strong>17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2014)</strong>, Apr. 23-25, 2014.</li>
<li><strong>Nam Khanh Dang</strong>, Van-Mien Nguyen, Xuan Tu Tran, <em>“A VLSI Implementation for Inter-Prediction Module in H.264/AVC Encoders”</em>, <strong>2013 International Conference on Integrated Circuits and Devices in Vietnam (ICDV 2013)</strong>, 2013.</li>
<li><strong>Nam Khanh Dang</strong>, Thanh Vu Le Van, Xuan Tu Tran, <em>“FPGA implementation of a low latency and high throughput network-on-chip router architecture”</em>, <strong>2011 International Conference on Integrated Circuits and Devices in Vietnam (ICDV 2011)</strong>, 2011.</li>
</ol>

<p><strong>Talks</strong></p>
<ol>
<li><strong>Nam-Khanh Dang</strong>, <em>“Fault-Tolerant Architectures and Algorithms for 3D-Network-on-Chips”</em>, <strong>The 1st IEEE South-East Asia Workshop on Circuits and Systems (SEA-CAS 2017)</strong>, 2017.</li>
</ol>
