read -sv run_verilog_mid/adder_32b_9_77_b0306169218a87efc755c5bbc0fe490b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_77_b0306169218a87efc755c5bbc0fe490b_yosys.v
