Language File-Name                 IP          Library         File-Path                                                                   
Verilog, BUFFER_ROW_sim_netlist.v, BUFFER_ROW, xil_defaultlib, ./../../../../BRAM_PRJ.srcs/sources_1/ip/BUFFER_ROW/BUFFER_ROW_sim_netlist.v
