\hypertarget{group___h_a_l}{}\doxysection{HAL}
\label{group___h_a_l}\index{HAL@{HAL}}


HAL module driver.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q}{Tick Frequency}}
\item 
\mbox{\hyperlink{group___r_e_v___i_d}{device revision ID}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___v_r_e_f_b_u_f___voltage_scale}{VREFBUF Voltage Scale}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___v_r_e_f_b_u_f___high_impedance}{VREFBUF High Impedance}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o}{Fast-\/mode Plus on GPIO}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___ethernet___config}{Ethernet Config}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config}{Analog Switch Config}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___boot___config}{Boot Config}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___i_o_compenstion_cell___config}{IOCompenstion\+Cell Config}}
\item 
\mbox{\hyperlink{group___e_x_t_i___event___input___config}{Event Input Config}}
\item 
\mbox{\hyperlink{group___f_m_c___swap_bank_mapping___config}{Swap\+Bank\+Mapping Config}}
\item 
\mbox{\hyperlink{group___s_y_s_c_f_g___exported___macros}{SYSCFG Exported Macros}}
\item 
\mbox{\hyperlink{group___h_a_l___private___macros}{HAL Private Macros}}
\item 
\mbox{\hyperlink{group___h_a_l___exported___variables}{HAL Exported Variables}}
\item 
\mbox{\hyperlink{group___h_a_l___private___functions}{HAL Private Functions}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga6da4021779923a1958dd3acff1bb70f1}{IS\+\_\+\+SYSCFG\+\_\+\+ANALOG\+\_\+\+SWITCH}}(SWITCH)
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga5a6284c15670af423246bba037b3052b}{IS\+\_\+\+SYSCFG\+\_\+\+SWITCH\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga5096b399ca4067a9ff58289583aac23e}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB3\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f7cc1079416792857bce1288f473ff}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1}}))
\begin{DoxyCompactList}\small\item\em Freeze/\+Unfreeze Peripherals in Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc47e4f7e37e4cc925703687444934f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaf2fe2b6d0a5e8df4ebb38020acf210d9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9f544cf0701b00c672082fe1c877d5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga9ec45e12bbea210d8ec91d9cdd9f911c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06c8b1f1d83f75001b91784f3633952}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga051eca105d8696d54e19fdfc8343a0a2}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7528d788c767dfa79b44219426f701}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaccdcfde9ae6f78f0ca359776b021f87c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024025433caa1c0e50ce6bbf0148798e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga8541da9b4d428d41e218e9701e4307d1}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1685a7cf65d85327dbae7b803aa1aaf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga2bbe99ec741228b520e17b1bf38eb2ad}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4d9564bc2f15c07e7b2a6aead0c51b}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga21bfaea50e429031982861b2869c6863}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648ee1b0aaa5b651dbc1acf25ea3ae31}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaf4d10c15c1644eeff138829af21c219c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ea8330f0faf5039101ab07cd9cf8c1}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga87edecce17579a16e9d9f99cee25f0a4}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46274d008e7c6bc60258cc66a9cd27a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga8ed81e195331e1116b32fb4c3d095ab0}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067d7ccb22dad838ddcf743d3d3a443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga0649249b48852ff3bee9cb64bba2d90f}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e85fb709926ce583a1197f63de26443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga37c8f601a96c105d0bd5c6f449a358fd}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe614d9a6fc634eec13c33647186bb5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga93d7e54d78e5dea068f5f6a94d5f94c7}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df962e5b157104b871c818fbe94581c}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaeee90b698bfc2421155265b4c5b43f09}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55349c7592df66f76700b4afb93b425b}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gae5c4f08e8f413b36bbd77fcb042f125f}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM15}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1e07f2b0a68c93b70961df292bf5e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gabd4c36f0436e13ef7dac58a10ff847df}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM16}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ffa3ba601784f3d6a6900f2dfd0504}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gabfcfee0b3f81c26fb6f1b9f61b7c5c6b}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM17}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735060e6dc10f69961d8f4474849115}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga908efbf728c143aaee6acaa05ae84b9e}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+HRTIM}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga847736829712848e56b5f711ecbf77e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+HRTIM}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga9cfec679dd41e2c94be3d96c86718e1d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658ced263ef16bac1b637dfbdd715281}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gac2ba886a935f2e816fc267c54cef6cdf}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f75ba825740e289f42ceea268d3e5d}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga9492a463a6d5ab2f42bfa7089e3dc6b7}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f405b6de29915215d3ed770a92c033e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gacd1d39f26054ddb59db9d6e6f1ec3369}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbbfd188cdcb3613cf447c54ccd173}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga18dc0b0fcbcc7584075a902559b14dc7}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee69a4d4fba3f5cd9baa76fa18f6c35}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga6ea586c594feb6eb0f2aba52f1c69f4c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad235a63eca3416a75ebcd48afebb1ee8}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga58875849fc9a85f0ee82d0af3278d830}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7752aa2aad156ae58f0076efec5ff84}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga47fd5e8b021cbf643e308b129a890399}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+WWDG1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB3\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f7cc1079416792857bce1288f473ff}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga7fef06dd4ed117e98dac53c5936b5c0d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc47e4f7e37e4cc925703687444934f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gace6a4b8ca088635eceb7f70875c07df8}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9f544cf0701b00c672082fe1c877d5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga90f2a72bddbcd046ea8d02333513123c}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06c8b1f1d83f75001b91784f3633952}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga06cbd63d66c7c4266f1903de292b6e71}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7528d788c767dfa79b44219426f701}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga453e2a29b706d7f67a9c481ad8858c0e}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM6}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024025433caa1c0e50ce6bbf0148798e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga0127965cbc06c9b3fb69bb09f545b3e5}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM7}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1685a7cf65d85327dbae7b803aa1aaf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga726f3022a50140f651f4e12a01db47df}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM12}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4d9564bc2f15c07e7b2a6aead0c51b}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga728273f94f6efa86ed90af03c68ec870}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM13}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648ee1b0aaa5b651dbc1acf25ea3ae31}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaf92f77c29bef9e799540b727c945e819}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM14}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ea8330f0faf5039101ab07cd9cf8c1}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga8ccd1ba8dd9bbe70f7a36c56d8d3d750}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46274d008e7c6bc60258cc66a9cd27a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gad36b072752709e954bc999ddd49e5a20}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067d7ccb22dad838ddcf743d3d3a443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga7325eea0691aac93c2ed7e951e2eba93}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e85fb709926ce583a1197f63de26443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaa043748e8e972fc74349c0a75aae1299}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe614d9a6fc634eec13c33647186bb5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga649ba41f4805091129b896b5899dad5d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df962e5b157104b871c818fbe94581c}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaf7aa7c71fe4ea220e2476a9260565938}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM8}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55349c7592df66f76700b4afb93b425b}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga02f291db0e040faf048f435368d87ffb}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM15}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1e07f2b0a68c93b70961df292bf5e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaf35e5d1f5f9d4f6fb263749b2ada2f62}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM16}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ffa3ba601784f3d6a6900f2dfd0504}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gae529d9310d88cf1af844ba7d6436bbcd}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM17}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735060e6dc10f69961d8f4474849115}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gabc54f75710fd37c7c46edac7f1999c11}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+HRTIM}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga847736829712848e56b5f711ecbf77e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+HRTIM}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga2a7fedfb061b87dd4d7a98207a471b30}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658ced263ef16bac1b637dfbdd715281}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga966ba9f02d8cadf166c2b2be3540f6ce}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM2}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f75ba825740e289f42ceea268d3e5d}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga2b83424b4411cb659ec1a62d112238c2}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM3}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f405b6de29915215d3ed770a92c033e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga834c93f74bb42c6d13c03ceb04855649}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM4}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbbfd188cdcb3613cf447c54ccd173}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga912adc31cdb0e49d42c135b1c3a18f24}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM5}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee69a4d4fba3f5cd9baa76fa18f6c35}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_gab07c73c157756b9b31eacb332a287a09}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+RTC}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad235a63eca3416a75ebcd48afebb1ee8}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga0063cc9c2ec9957745d0727642d7d2fc}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+IWDG1}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7752aa2aad156ae58f0076efec5ff84}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1}}))
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga95d1d5e470dfc611b38651a43a544c38}{\+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+MAIN}}~(0x01\+UL)
\begin{DoxyCompactList}\small\item\em STM32\+H7xx HAL Driver version number V1.\+10.\+0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___h_a_l_ga42ec196fb36065c2e84bf28fe1d937da}{\+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+SUB1}}~(0x0\+AUL)
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga8161a908cf1696cf2c91299cbcbd614e}{\+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+SUB2}}~(0x00\+UL)
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga4d9e89e863b5e001bb0547862d2e5ac2}{\+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+RC}}~(0x00\+UL)
\item 
\#define \mbox{\hyperlink{group___h_a_l_gae3b25da85a6740669edcb19d514f46b8}{\+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION}}
\item 
\#define \mbox{\hyperlink{group___h_a_l_gaeeece10cca80f3c632d3d77c3f2917b6}{IDCODE\+\_\+\+DEVID\+\_\+\+MASK}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___h_a_l_ga5df0f04f16c46242b35f0a389118d340}{VREFBUF\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(uint32\+\_\+t)10   /$\ast$ 10 ms  $\ast$/
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_gaecac54d350c3730e6831eb404e557dc4}{HAL\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em This function is used to initialize the HAL Library; it must be the first instruction to be executed in the main program (before to call any other HAL function), it performs the following\+: Configures the Sys\+Tick to generate an interrupt each 1 millisecond, which is clocked by the HSI (at this stage, the clock is not yet configured and thus the system is running from the internal HSI at 16 MHz). Set NVIC Group Priority to 4. Calls the \mbox{\hyperlink{group___h_a_l___group1_ga07e099a69ab23e79be8b7a80505de519}{HAL\+\_\+\+Msp\+Init()}} callback function defined in user file \char`\"{}stm32h7xx\+\_\+hal\+\_\+msp.\+c\char`\"{} to do the global low level hardware initialization. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_ga95911129a26afb05232caaaefa31956f}{HAL\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em This function de-\/\+Initializes common part of the HAL and stops the systick. This function is optional. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gae4fb8e66865c87d0ebab74a726a6891f}{HAL\+\_\+\+Msp\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes the MSP. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gadd10d026ef02d00e32e80c9eab9db830}{HAL\+\_\+\+Msp\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em De\+Initializes the MSP. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_ga879cdb21ef051eb81ec51c18147397d5}{HAL\+\_\+\+Init\+Tick}} (uint32\+\_\+t Tick\+Priority)
\begin{DoxyCompactList}\small\item\em This function configures the source of the time base. The time source is configured to have 1ms time base with a dedicated Tick interrupt priority. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaa8361d44d76b7f6256834f828165837a}{HAL\+\_\+\+Inc\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em This function is called to increment a global variable \char`\"{}uw\+Tick\char`\"{} used as application time base. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gae63b34eea12780ca2e1100c2402da18e}{HAL\+\_\+\+Delay}} (uint32\+\_\+t Delay)
\begin{DoxyCompactList}\small\item\em This function provides minimum delay (in milliseconds) based on variable incremented. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\+\_\+\+Get\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Provides a tick value in millisecond. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}{HAL\+\_\+\+Get\+Tick\+Prio}} (void)
\begin{DoxyCompactList}\small\item\em This function returns a tick priority. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_ga47f2dd240b2aed823a76b11496f37690}{HAL\+\_\+\+Set\+Tick\+Freq}} (\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} Freq)
\begin{DoxyCompactList}\small\item\em Set new tick Freq. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_ga803cdbcc0883bcf5f5c98c50024c97e6}{HAL\+\_\+\+Get\+Tick\+Freq}} (void)
\begin{DoxyCompactList}\small\item\em Return tick frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaaf651af2afe688a991c657f64f8fa5f9}{HAL\+\_\+\+Suspend\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Suspend Tick increment. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga24e0ee9dae1ec0f9d19200f5575ff790}{HAL\+\_\+\+Resume\+Tick}} (void)
\begin{DoxyCompactList}\small\item\em Resume Tick increment. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gafb139b375512ad2a234e4619b129b966}{HAL\+\_\+\+Get\+Hal\+Version}} (void)
\begin{DoxyCompactList}\small\item\em Returns the HAL revision. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}{HAL\+\_\+\+Get\+REVID}} (void)
\begin{DoxyCompactList}\small\item\em Returns the device revision identifier. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gaff785f069ed650de77ff82ac407f7c84}{HAL\+\_\+\+Get\+DEVID}} (void)
\begin{DoxyCompactList}\small\item\em Returns the device identifier. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gaf982aa0a575eef3758c0840a24077506}{HAL\+\_\+\+Get\+UIDw0}} (void)
\begin{DoxyCompactList}\small\item\em Return the first word of the unique device identifier (UID based on 96 bits) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_ga52720dd92ed2bd4314a2a129855d766c}{HAL\+\_\+\+Get\+UIDw1}} (void)
\begin{DoxyCompactList}\small\item\em Return the second word of the unique device identifier (UID based on 96 bits) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_ga5785ae5ec8d4c5a7dadb1359f0778700}{HAL\+\_\+\+Get\+UIDw2}} (void)
\begin{DoxyCompactList}\small\item\em Return the third word of the unique device identifier (UID based on 96 bits) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaf3cd66016fc04802f795b36f2f9a68d1}{HAL\+\_\+\+SYSCFG\+\_\+\+Analog\+Switch\+Config}} (uint32\+\_\+t SYSCFG\+\_\+\+Analog\+Switch, uint32\+\_\+t SYSCFG\+\_\+\+Switch\+State)
\begin{DoxyCompactList}\small\item\em Analog Switch control for dual analog pads. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga20b6ca07582e10aec5e15ad2fda7dfc1}{HAL\+\_\+\+Enable\+Compensation\+Cell}} (void)
\begin{DoxyCompactList}\small\item\em Enables the I/O Compensation Cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga653f1166b0e37afd40372550d806e667}{HAL\+\_\+\+Disable\+Compensation\+Cell}} (void)
\begin{DoxyCompactList}\small\item\em Power-\/down the I/O Compensation Cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaf917b7597a248de90f56f726d1a9d7fc}{HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+IOSpeed\+Optimize}} (void)
\begin{DoxyCompactList}\small\item\em To Enable optimize the I/O speed when the product voltage is low. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga7e66c046aca125b43632bd48062aa7e2}{HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+IOSpeed\+Optimize}} (void)
\begin{DoxyCompactList}\small\item\em To Disable optimize the I/O speed when the product voltage is low. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga1d50aaa188c9ac4f4d601f241a8dd0d8}{HAL\+\_\+\+SYSCFG\+\_\+\+Compensation\+Code\+Select}} (uint32\+\_\+t SYSCFG\+\_\+\+Comp\+Code)
\begin{DoxyCompactList}\small\item\em Code selection for the I/O Compensation cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gad7601fc9520bc414a90ab50ff15aa0d5}{HAL\+\_\+\+SYSCFG\+\_\+\+Compensation\+Code\+Config}} (uint32\+\_\+t SYSCFG\+\_\+\+PMOSCode, uint32\+\_\+t SYSCFG\+\_\+\+NMOSCode)
\begin{DoxyCompactList}\small\item\em Code selection for the I/O Compensation cell. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga3ed681c529de5f554597b8f7c573230b}{HAL\+\_\+\+Enable\+DBGSleep\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during Domain1/\+CDomain SLEEP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gab82804d717ac78455ab32584fb660002}{HAL\+\_\+\+Disable\+DBGSleep\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during Domain1/\+CDomain SLEEP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga31fcc761f84aae6f5376b90f5eafcd68}{HAL\+\_\+\+Enable\+DBGStop\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during Domain1/\+CDomain STOP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga6e1045f920bbd32ca710ccdafcc674fd}{HAL\+\_\+\+Disable\+DBGStop\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during Domain1/\+CDomain STOP mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga657f30a09fabbba2531fadfcd85de8e2}{HAL\+\_\+\+Enable\+DBGStandby\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Debug Module during Domain1/\+CDomain STANDBY mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga2cf908e8075c9c6dc2baf01a368ec12b}{HAL\+\_\+\+Disable\+DBGStandby\+Mode}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Debug Module during Domain1/\+CDomain STANDBY mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gac248995c863da942024d6fb556732027}{HAL\+\_\+\+EXTI\+\_\+\+Edge\+Config}} (uint32\+\_\+t EXTI\+\_\+\+Line, uint32\+\_\+t EXTI\+\_\+\+Edge)
\begin{DoxyCompactList}\small\item\em Configure the EXTI input event line edge. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaafbf043f6ed81243cf73194e394b104c}{HAL\+\_\+\+EXTI\+\_\+\+Generate\+SWInterrupt}} (uint32\+\_\+t EXTI\+\_\+\+Line)
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gaaa883ca7eecba560c8ac92a1b252ae88}{HAL\+\_\+\+EXTI\+\_\+\+D1\+\_\+\+Clear\+Flag}} (uint32\+\_\+t EXTI\+\_\+\+Line)
\begin{DoxyCompactList}\small\item\em Clears the EXTI\textquotesingle{}s line pending flags for Domain D1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gafc2445849507e5aeb7d48e77c278a604}{HAL\+\_\+\+EXTI\+\_\+\+D1\+\_\+\+Event\+Input\+Config}} (uint32\+\_\+t EXTI\+\_\+\+Line, uint32\+\_\+t EXTI\+\_\+\+Mode, uint32\+\_\+t EXTI\+\_\+\+Line\+Cmd)
\begin{DoxyCompactList}\small\item\em Configure the EXTI input event line for Domain D1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga16c56027a8671ff62a26204152aa8f95}{HAL\+\_\+\+EXTI\+\_\+\+D3\+\_\+\+Event\+Input\+Config}} (uint32\+\_\+t EXTI\+\_\+\+Line, uint32\+\_\+t EXTI\+\_\+\+Line\+Cmd, uint32\+\_\+t EXTI\+\_\+\+Clear\+Src)
\begin{DoxyCompactList}\small\item\em Configure the EXTI input event line for Domain D3. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga2ababe650b4698a325acb86a575e4cf0}{HAL\+\_\+\+Set\+FMCMemory\+Swapping\+Config}} (uint32\+\_\+t Bank\+Map\+Config)
\begin{DoxyCompactList}\small\item\em Set the FMC Memory Mapping Swapping config. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l_gac3bf32c8fd5ae5ec50f5585190f39274}{HAL\+\_\+\+Get\+FMCMemory\+Swapping\+Config}} (void)
\begin{DoxyCompactList}\small\item\em Get FMC Bank mapping mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga79b8e839deeb200f22ab3f6d21359338}{HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+Voltage\+Scaling\+Config}} (uint32\+\_\+t Voltage\+Scaling)
\begin{DoxyCompactList}\small\item\em Configure the internal voltage reference buffer voltage scale. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga7de0a1fcafa18030af600b0ed908b805}{HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+High\+Impedance\+Config}} (uint32\+\_\+t Mode)
\begin{DoxyCompactList}\small\item\em Configure the internal voltage reference buffer high impedance mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_gae0317419d084f9d40b32c1dd6037925f}{HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+Trimming\+Config}} (uint32\+\_\+t Trimming\+Value)
\begin{DoxyCompactList}\small\item\em Tune the Internal Voltage Reference buffer (VREFBUF). \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l_ga3a184f1a037585ba7a1d931abff30275}{HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+VREFBUF}} (void)
\begin{DoxyCompactList}\small\item\em Enable the Internal Voltage Reference buffer (VREFBUF). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___h_a_l_ga26991b4078e8f985b1caced43b6cfb9c}{HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+VREFBUF}} (void)
\begin{DoxyCompactList}\small\item\em Disable the Internal Voltage Reference buffer (VREFBUF). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HAL module driver. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___h_a_l_ga908efbf728c143aaee6acaa05ae84b9e}\label{group___h_a_l_ga908efbf728c143aaee6acaa05ae84b9e}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_HRTIM@{\_\_HAL\_DBGMCU\_FREEZE\_HRTIM}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_HRTIM@{\_\_HAL\_DBGMCU\_FREEZE\_HRTIM}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_HRTIM}{\_\_HAL\_DBGMCU\_FREEZE\_HRTIM}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+HRTIM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga847736829712848e56b5f711ecbf77e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+HRTIM}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00875}{875}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga8ed81e195331e1116b32fb4c3d095ab0}\label{group___h_a_l_ga8ed81e195331e1116b32fb4c3d095ab0}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_I2C1@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C1@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C1}{\_\_HAL\_DBGMCU\_FREEZE\_I2C1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067d7ccb22dad838ddcf743d3d3a443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00853}{853}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga0649249b48852ff3bee9cb64bba2d90f}\label{group___h_a_l_ga0649249b48852ff3bee9cb64bba2d90f}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_I2C2@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C2@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C2}{\_\_HAL\_DBGMCU\_FREEZE\_I2C2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e85fb709926ce583a1197f63de26443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00854}{854}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga37c8f601a96c105d0bd5c6f449a358fd}\label{group___h_a_l_ga37c8f601a96c105d0bd5c6f449a358fd}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_I2C3@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C3@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C3}{\_\_HAL\_DBGMCU\_FREEZE\_I2C3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe614d9a6fc634eec13c33647186bb5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00855}{855}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga9cfec679dd41e2c94be3d96c86718e1d}\label{group___h_a_l_ga9cfec679dd41e2c94be3d96c86718e1d}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_I2C4@{\_\_HAL\_DBGMCU\_FREEZE\_I2C4}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C4@{\_\_HAL\_DBGMCU\_FREEZE\_I2C4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C4}{\_\_HAL\_DBGMCU\_FREEZE\_I2C4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658ced263ef16bac1b637dfbdd715281}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00877}{877}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga58875849fc9a85f0ee82d0af3278d830}\label{group___h_a_l_ga58875849fc9a85f0ee82d0af3278d830}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_IWDG1@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_IWDG1@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_IWDG1}{\_\_HAL\_DBGMCU\_FREEZE\_IWDG1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7752aa2aad156ae58f0076efec5ff84}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00883}{883}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga87edecce17579a16e9d9f99cee25f0a4}\label{group___h_a_l_ga87edecce17579a16e9d9f99cee25f0a4}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46274d008e7c6bc60258cc66a9cd27a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00852}{852}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gac2ba886a935f2e816fc267c54cef6cdf}\label{group___h_a_l_gac2ba886a935f2e816fc267c54cef6cdf}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f75ba825740e289f42ceea268d3e5d}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00878}{878}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga9492a463a6d5ab2f42bfa7089e3dc6b7}\label{group___h_a_l_ga9492a463a6d5ab2f42bfa7089e3dc6b7}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f405b6de29915215d3ed770a92c033e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00879}{879}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gacd1d39f26054ddb59db9d6e6f1ec3369}\label{group___h_a_l_gacd1d39f26054ddb59db9d6e6f1ec3369}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbbfd188cdcb3613cf447c54ccd173}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00880}{880}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga18dc0b0fcbcc7584075a902559b14dc7}\label{group___h_a_l_ga18dc0b0fcbcc7584075a902559b14dc7}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5@{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5}{\_\_HAL\_DBGMCU\_FREEZE\_LPTIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+LPTIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee69a4d4fba3f5cd9baa76fa18f6c35}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00881}{881}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga6ea586c594feb6eb0f2aba52f1c69f4c}\label{group___h_a_l_ga6ea586c594feb6eb0f2aba52f1c69f4c}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_RTC}{\_\_HAL\_DBGMCU\_FREEZE\_RTC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad235a63eca3416a75ebcd48afebb1ee8}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00882}{882}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga93d7e54d78e5dea068f5f6a94d5f94c7}\label{group___h_a_l_ga93d7e54d78e5dea068f5f6a94d5f94c7}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df962e5b157104b871c818fbe94581c}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00870}{870}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga2bbe99ec741228b520e17b1bf38eb2ad}\label{group___h_a_l_ga2bbe99ec741228b520e17b1bf38eb2ad}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4d9564bc2f15c07e7b2a6aead0c51b}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00849}{849}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga21bfaea50e429031982861b2869c6863}\label{group___h_a_l_ga21bfaea50e429031982861b2869c6863}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648ee1b0aaa5b651dbc1acf25ea3ae31}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00850}{850}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaf4d10c15c1644eeff138829af21c219c}\label{group___h_a_l_gaf4d10c15c1644eeff138829af21c219c}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ea8330f0faf5039101ab07cd9cf8c1}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00851}{851}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gae5c4f08e8f413b36bbd77fcb042f125f}\label{group___h_a_l_gae5c4f08e8f413b36bbd77fcb042f125f}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM15@{\_\_HAL\_DBGMCU\_FREEZE\_TIM15}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM15@{\_\_HAL\_DBGMCU\_FREEZE\_TIM15}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM15}{\_\_HAL\_DBGMCU\_FREEZE\_TIM15}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM15(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1e07f2b0a68c93b70961df292bf5e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00872}{872}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gabd4c36f0436e13ef7dac58a10ff847df}\label{group___h_a_l_gabd4c36f0436e13ef7dac58a10ff847df}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM16@{\_\_HAL\_DBGMCU\_FREEZE\_TIM16}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM16@{\_\_HAL\_DBGMCU\_FREEZE\_TIM16}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM16}{\_\_HAL\_DBGMCU\_FREEZE\_TIM16}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM16(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ffa3ba601784f3d6a6900f2dfd0504}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00873}{873}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gabfcfee0b3f81c26fb6f1b9f61b7c5c6b}\label{group___h_a_l_gabfcfee0b3f81c26fb6f1b9f61b7c5c6b}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM17@{\_\_HAL\_DBGMCU\_FREEZE\_TIM17}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM17@{\_\_HAL\_DBGMCU\_FREEZE\_TIM17}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM17}{\_\_HAL\_DBGMCU\_FREEZE\_TIM17}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM17(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735060e6dc10f69961d8f4474849115}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00874}{874}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga4a466905a367266e7c23417248dc741d}\label{group___h_a_l_ga4a466905a367266e7c23417248dc741d}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc47e4f7e37e4cc925703687444934f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00843}{843}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaf2fe2b6d0a5e8df4ebb38020acf210d9}\label{group___h_a_l_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9f544cf0701b00c672082fe1c877d5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00844}{844}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga9ec45e12bbea210d8ec91d9cdd9f911c}\label{group___h_a_l_ga9ec45e12bbea210d8ec91d9cdd9f911c}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06c8b1f1d83f75001b91784f3633952}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00845}{845}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga051eca105d8696d54e19fdfc8343a0a2}\label{group___h_a_l_ga051eca105d8696d54e19fdfc8343a0a2}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7528d788c767dfa79b44219426f701}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00846}{846}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaccdcfde9ae6f78f0ca359776b021f87c}\label{group___h_a_l_gaccdcfde9ae6f78f0ca359776b021f87c}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024025433caa1c0e50ce6bbf0148798e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00847}{847}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga8541da9b4d428d41e218e9701e4307d1}\label{group___h_a_l_ga8541da9b4d428d41e218e9701e4307d1}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1685a7cf65d85327dbae7b803aa1aaf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00848}{848}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaeee90b698bfc2421155265b4c5b43f09}\label{group___h_a_l_gaeee90b698bfc2421155265b4c5b43f09}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55349c7592df66f76700b4afb93b425b}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00871}{871}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga5096b399ca4067a9ff58289583aac23e}\label{group___h_a_l_ga5096b399ca4067a9ff58289583aac23e}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_FREEZE\_WWDG1@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_WWDG1@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_WWDG1}{\_\_HAL\_DBGMCU\_FREEZE\_WWDG1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB3\+FZ1 $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f7cc1079416792857bce1288f473ff}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1}}))}



Freeze/\+Unfreeze Peripherals in Debug mode. 



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00841}{841}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gabc54f75710fd37c7c46edac7f1999c11}\label{group___h_a_l_gabc54f75710fd37c7c46edac7f1999c11}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM@{\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM@{\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM}{\_\_HAL\_DBGMCU\_UnFreeze\_HRTIM}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+HRTIM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga847736829712848e56b5f711ecbf77e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+HRTIM}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00920}{920}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gad36b072752709e954bc999ddd49e5a20}\label{group___h_a_l_gad36b072752709e954bc999ddd49e5a20}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_I2C1@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C1}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_I2C1@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_I2C1}{\_\_HAL\_DBGMCU\_UnFreeze\_I2C1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067d7ccb22dad838ddcf743d3d3a443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00898}{898}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga7325eea0691aac93c2ed7e951e2eba93}\label{group___h_a_l_ga7325eea0691aac93c2ed7e951e2eba93}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_I2C2@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C2}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_I2C2@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_I2C2}{\_\_HAL\_DBGMCU\_UnFreeze\_I2C2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e85fb709926ce583a1197f63de26443}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00899}{899}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaa043748e8e972fc74349c0a75aae1299}\label{group___h_a_l_gaa043748e8e972fc74349c0a75aae1299}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_I2C3@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C3}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_I2C3@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_I2C3}{\_\_HAL\_DBGMCU\_UnFreeze\_I2C3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe614d9a6fc634eec13c33647186bb5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00900}{900}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga2a7fedfb061b87dd4d7a98207a471b30}\label{group___h_a_l_ga2a7fedfb061b87dd4d7a98207a471b30}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_I2C4@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C4}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_I2C4@{\_\_HAL\_DBGMCU\_UnFreeze\_I2C4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_I2C4}{\_\_HAL\_DBGMCU\_UnFreeze\_I2C4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+I2\+C4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658ced263ef16bac1b637dfbdd715281}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00922}{922}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga0063cc9c2ec9957745d0727642d7d2fc}\label{group___h_a_l_ga0063cc9c2ec9957745d0727642d7d2fc}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1@{\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1@{\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}{\_\_HAL\_DBGMCU\_UnFreeze\_IWDG1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+IWDG1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7752aa2aad156ae58f0076efec5ff84}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00928}{928}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga8ccd1ba8dd9bbe70f7a36c56d8d3d750}\label{group___h_a_l_ga8ccd1ba8dd9bbe70f7a36c56d8d3d750}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1}{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46274d008e7c6bc60258cc66a9cd27a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00897}{897}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga966ba9f02d8cadf166c2b2be3540f6ce}\label{group___h_a_l_ga966ba9f02d8cadf166c2b2be3540f6ce}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2}{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f75ba825740e289f42ceea268d3e5d}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00923}{923}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga2b83424b4411cb659ec1a62d112238c2}\label{group___h_a_l_ga2b83424b4411cb659ec1a62d112238c2}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3}{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f405b6de29915215d3ed770a92c033e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00924}{924}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga834c93f74bb42c6d13c03ceb04855649}\label{group___h_a_l_ga834c93f74bb42c6d13c03ceb04855649}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4}{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbbfd188cdcb3613cf447c54ccd173}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00925}{925}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga912adc31cdb0e49d42c135b1c3a18f24}\label{group___h_a_l_ga912adc31cdb0e49d42c135b1c3a18f24}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5@{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5}{\_\_HAL\_DBGMCU\_UnFreeze\_LPTIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+LPTIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee69a4d4fba3f5cd9baa76fa18f6c35}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00926}{926}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gab07c73c157756b9b31eacb332a287a09}\label{group___h_a_l_gab07c73c157756b9b31eacb332a287a09}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_RTC@{\_\_HAL\_DBGMCU\_UnFreeze\_RTC}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_RTC@{\_\_HAL\_DBGMCU\_UnFreeze\_RTC}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_RTC}{\_\_HAL\_DBGMCU\_UnFreeze\_RTC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB4\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad235a63eca3416a75ebcd48afebb1ee8}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00927}{927}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga649ba41f4805091129b896b5899dad5d}\label{group___h_a_l_ga649ba41f4805091129b896b5899dad5d}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM1@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM1}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM1@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM1}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df962e5b157104b871c818fbe94581c}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00915}{915}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga726f3022a50140f651f4e12a01db47df}\label{group___h_a_l_ga726f3022a50140f651f4e12a01db47df}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM12@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM12}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM12@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM12}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM12}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM12}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4d9564bc2f15c07e7b2a6aead0c51b}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00894}{894}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga728273f94f6efa86ed90af03c68ec870}\label{group___h_a_l_ga728273f94f6efa86ed90af03c68ec870}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM13@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM13}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM13@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM13}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM13}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM13}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648ee1b0aaa5b651dbc1acf25ea3ae31}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00895}{895}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaf92f77c29bef9e799540b727c945e819}\label{group___h_a_l_gaf92f77c29bef9e799540b727c945e819}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM14@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM14}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM14@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM14}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM14}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM14}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ea8330f0faf5039101ab07cd9cf8c1}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00896}{896}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga02f291db0e040faf048f435368d87ffb}\label{group___h_a_l_ga02f291db0e040faf048f435368d87ffb}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM15@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM15}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM15@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM15}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM15}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM15}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM15(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1e07f2b0a68c93b70961df292bf5e8}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00917}{917}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaf35e5d1f5f9d4f6fb263749b2ada2f62}\label{group___h_a_l_gaf35e5d1f5f9d4f6fb263749b2ada2f62}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM16@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM16}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM16@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM16}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM16}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM16}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM16(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ffa3ba601784f3d6a6900f2dfd0504}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00918}{918}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gae529d9310d88cf1af844ba7d6436bbcd}\label{group___h_a_l_gae529d9310d88cf1af844ba7d6436bbcd}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM17@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM17}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM17@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM17}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM17}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM17}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM17(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735060e6dc10f69961d8f4474849115}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00919}{919}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga7fef06dd4ed117e98dac53c5936b5c0d}\label{group___h_a_l_ga7fef06dd4ed117e98dac53c5936b5c0d}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM2@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM2}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM2@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM2}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc47e4f7e37e4cc925703687444934f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00888}{888}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gace6a4b8ca088635eceb7f70875c07df8}\label{group___h_a_l_gace6a4b8ca088635eceb7f70875c07df8}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM3@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM3}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM3@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM3}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM3}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9f544cf0701b00c672082fe1c877d5}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00889}{889}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga90f2a72bddbcd046ea8d02333513123c}\label{group___h_a_l_ga90f2a72bddbcd046ea8d02333513123c}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM4@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM4}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM4@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM4}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM4}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM4}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06c8b1f1d83f75001b91784f3633952}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00890}{890}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga06cbd63d66c7c4266f1903de292b6e71}\label{group___h_a_l_ga06cbd63d66c7c4266f1903de292b6e71}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM5@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM5}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM5@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM5}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM5}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM5}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7528d788c767dfa79b44219426f701}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00891}{891}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga453e2a29b706d7f67a9c481ad8858c0e}\label{group___h_a_l_ga453e2a29b706d7f67a9c481ad8858c0e}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM6@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM6}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM6@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM6}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM6}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM6}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024025433caa1c0e50ce6bbf0148798e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00892}{892}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga0127965cbc06c9b3fb69bb09f545b3e5}\label{group___h_a_l_ga0127965cbc06c9b3fb69bb09f545b3e5}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM7@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM7}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM7@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM7}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM7}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM7}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB1\+LFZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1685a7cf65d85327dbae7b803aa1aaf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00893}{893}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gaf7aa7c71fe4ea220e2476a9260565938}\label{group___h_a_l_gaf7aa7c71fe4ea220e2476a9260565938}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_TIM8@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM8}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_TIM8@{\_\_HAL\_DBGMCU\_UnFreeze\_TIM8}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_TIM8}{\_\_HAL\_DBGMCU\_UnFreeze\_TIM8}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB2\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55349c7592df66f76700b4afb93b425b}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00916}{916}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga47fd5e8b021cbf643e308b129a890399}\label{group___h_a_l_ga47fd5e8b021cbf643e308b129a890399}} 
\index{HAL@{HAL}!\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1@{\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}}
\index{\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1@{\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}{\_\_HAL\_DBGMCU\_UnFreeze\_WWDG1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+Un\+Freeze\+\_\+\+WWDG1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$APB3\+FZ1  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f7cc1079416792857bce1288f473ff}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1}}))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00886}{886}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_gae3b25da85a6740669edcb19d514f46b8}\label{group___h_a_l_gae3b25da85a6740669edcb19d514f46b8}} 
\index{HAL@{HAL}!\_\_STM32H7xx\_HAL\_VERSION@{\_\_STM32H7xx\_HAL\_VERSION}}
\index{\_\_STM32H7xx\_HAL\_VERSION@{\_\_STM32H7xx\_HAL\_VERSION}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_STM32H7xx\_HAL\_VERSION}{\_\_STM32H7xx\_HAL\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___h_a_l_ga95d1d5e470dfc611b38651a43a544c38}{\_\_STM32H7xx\_HAL\_VERSION\_MAIN}}\ <<\ 24)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |(\mbox{\hyperlink{group___h_a_l_ga42ec196fb36065c2e84bf28fe1d937da}{\_\_STM32H7xx\_HAL\_VERSION\_SUB1}}\ <<\ 16)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |(\mbox{\hyperlink{group___h_a_l_ga8161a908cf1696cf2c91299cbcbd614e}{\_\_STM32H7xx\_HAL\_VERSION\_SUB2}}\ <<\ 8\ )\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |(\mbox{\hyperlink{group___h_a_l_ga4d9e89e863b5e001bb0547862d2e5ac2}{\_\_STM32H7xx\_HAL\_VERSION\_RC}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00056}{56}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga95d1d5e470dfc611b38651a43a544c38}\label{group___h_a_l_ga95d1d5e470dfc611b38651a43a544c38}} 
\index{HAL@{HAL}!\_\_STM32H7xx\_HAL\_VERSION\_MAIN@{\_\_STM32H7xx\_HAL\_VERSION\_MAIN}}
\index{\_\_STM32H7xx\_HAL\_VERSION\_MAIN@{\_\_STM32H7xx\_HAL\_VERSION\_MAIN}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_STM32H7xx\_HAL\_VERSION\_MAIN}{\_\_STM32H7xx\_HAL\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+MAIN~(0x01\+UL)}



STM32\+H7xx HAL Driver version number V1.\+10.\+0. 

\mbox{[}31\+:24\mbox{]} main version 

Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00052}{52}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga4d9e89e863b5e001bb0547862d2e5ac2}\label{group___h_a_l_ga4d9e89e863b5e001bb0547862d2e5ac2}} 
\index{HAL@{HAL}!\_\_STM32H7xx\_HAL\_VERSION\_RC@{\_\_STM32H7xx\_HAL\_VERSION\_RC}}
\index{\_\_STM32H7xx\_HAL\_VERSION\_RC@{\_\_STM32H7xx\_HAL\_VERSION\_RC}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_STM32H7xx\_HAL\_VERSION\_RC}{\_\_STM32H7xx\_HAL\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+RC~(0x00\+UL)}

\mbox{[}7\+:0\mbox{]} release candidate 

Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00055}{55}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga42ec196fb36065c2e84bf28fe1d937da}\label{group___h_a_l_ga42ec196fb36065c2e84bf28fe1d937da}} 
\index{HAL@{HAL}!\_\_STM32H7xx\_HAL\_VERSION\_SUB1@{\_\_STM32H7xx\_HAL\_VERSION\_SUB1}}
\index{\_\_STM32H7xx\_HAL\_VERSION\_SUB1@{\_\_STM32H7xx\_HAL\_VERSION\_SUB1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_STM32H7xx\_HAL\_VERSION\_SUB1}{\_\_STM32H7xx\_HAL\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+SUB1~(0x0\+AUL)}

\mbox{[}23\+:16\mbox{]} sub1 version 

Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00053}{53}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga8161a908cf1696cf2c91299cbcbd614e}\label{group___h_a_l_ga8161a908cf1696cf2c91299cbcbd614e}} 
\index{HAL@{HAL}!\_\_STM32H7xx\_HAL\_VERSION\_SUB2@{\_\_STM32H7xx\_HAL\_VERSION\_SUB2}}
\index{\_\_STM32H7xx\_HAL\_VERSION\_SUB2@{\_\_STM32H7xx\_HAL\_VERSION\_SUB2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{\_\_STM32H7xx\_HAL\_VERSION\_SUB2}{\_\_STM32H7xx\_HAL\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+VERSION\+\_\+\+SUB2~(0x00\+UL)}

\mbox{[}15\+:8\mbox{]} sub2 version 

Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00054}{54}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaeeece10cca80f3c632d3d77c3f2917b6}\label{group___h_a_l_gaeeece10cca80f3c632d3d77c3f2917b6}} 
\index{HAL@{HAL}!IDCODE\_DEVID\_MASK@{IDCODE\_DEVID\_MASK}}
\index{IDCODE\_DEVID\_MASK@{IDCODE\_DEVID\_MASK}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{IDCODE\_DEVID\_MASK}{IDCODE\_DEVID\_MASK}}
{\footnotesize\ttfamily \#define IDCODE\+\_\+\+DEVID\+\_\+\+MASK~((uint32\+\_\+t)0x00000\+FFF)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00061}{61}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga6da4021779923a1958dd3acff1bb70f1}\label{group___h_a_l_ga6da4021779923a1958dd3acff1bb70f1}} 
\index{HAL@{HAL}!IS\_SYSCFG\_ANALOG\_SWITCH@{IS\_SYSCFG\_ANALOG\_SWITCH}}
\index{IS\_SYSCFG\_ANALOG\_SWITCH@{IS\_SYSCFG\_ANALOG\_SWITCH}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{IS\_SYSCFG\_ANALOG\_SWITCH}{IS\_SYSCFG\_ANALOG\_SWITCH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SYSCFG\+\_\+\+ANALOG\+\_\+\+SWITCH(\begin{DoxyParamCaption}\item[{}]{SWITCH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((SWITCH)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_gae225d4830cd3419f45c2cba5fd6d2876}{SYSCFG\_SWITCH\_PA0}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_gae225d4830cd3419f45c2cba5fd6d2876}{SYSCFG\_SWITCH\_PA0}})||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga0fe951b162c29d0a3d532894375d3533}{SYSCFG\_SWITCH\_PA1}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga0fe951b162c29d0a3d532894375d3533}{SYSCFG\_SWITCH\_PA1}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_gafddab45bcddc8895f9df24af67d91af8}{SYSCFG\_SWITCH\_PC2}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_gafddab45bcddc8895f9df24af67d91af8}{SYSCFG\_SWITCH\_PC2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SWITCH)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga3cd7e13aae64fba4a14d78265d0df53d}{SYSCFG\_SWITCH\_PC3}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga3cd7e13aae64fba4a14d78265d0df53d}{SYSCFG\_SWITCH\_PC3}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00187}{187}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga5a6284c15670af423246bba037b3052b}\label{group___h_a_l_ga5a6284c15670af423246bba037b3052b}} 
\index{HAL@{HAL}!IS\_SYSCFG\_SWITCH\_STATE@{IS\_SYSCFG\_SWITCH\_STATE}}
\index{IS\_SYSCFG\_SWITCH\_STATE@{IS\_SYSCFG\_SWITCH\_STATE}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{IS\_SYSCFG\_SWITCH\_STATE}{IS\_SYSCFG\_SWITCH\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SYSCFG\+\_\+\+SWITCH\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga40a0916e39356cb53a3ee8ce2f54aa69}{SYSCFG\_SWITCH\_PA0\_OPEN}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga40a0916e39356cb53a3ee8ce2f54aa69}{SYSCFG\_SWITCH\_PA0\_OPEN}})\ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga537984f692f48793796a12e991d6695d}{SYSCFG\_SWITCH\_PA0\_CLOSE}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga537984f692f48793796a12e991d6695d}{SYSCFG\_SWITCH\_PA0\_CLOSE}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga59a74a2959f6297db837dd13f62d11d2}{SYSCFG\_SWITCH\_PA1\_OPEN}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga59a74a2959f6297db837dd13f62d11d2}{SYSCFG\_SWITCH\_PA1\_OPEN}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga655106c7bc5c9df42fcc59558d22bcd7}{SYSCFG\_SWITCH\_PA1\_CLOSE}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga655106c7bc5c9df42fcc59558d22bcd7}{SYSCFG\_SWITCH\_PA1\_CLOSE}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga5a2c13d189b9e007b52bc8d08bad873c}{SYSCFG\_SWITCH\_PC2\_OPEN}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga5a2c13d189b9e007b52bc8d08bad873c}{SYSCFG\_SWITCH\_PC2\_OPEN}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga9a75dce687d98144fc9f9db319ed2e7b}{SYSCFG\_SWITCH\_PC2\_CLOSE}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga9a75dce687d98144fc9f9db319ed2e7b}{SYSCFG\_SWITCH\_PC2\_CLOSE}})\ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga50679d20ff5dcfedd20c2d75dcf8ea05}{SYSCFG\_SWITCH\_PC3\_OPEN}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga50679d20ff5dcfedd20c2d75dcf8ea05}{SYSCFG\_SWITCH\_PC3\_OPEN}})\ \ \ \ \ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ \&\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga5f911e7fc1783bebfbd25e13e4493782}{SYSCFG\_SWITCH\_PC3\_CLOSE}})\ ==\ \mbox{\hyperlink{group___s_y_s_c_f_g___analog___switch___config_ga5f911e7fc1783bebfbd25e13e4493782}{SYSCFG\_SWITCH\_PC3\_CLOSE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32h7xx__hal_8h_source}{stm32h7xx\+\_\+hal.\+h}}.

\mbox{\Hypertarget{group___h_a_l_ga5df0f04f16c46242b35f0a389118d340}\label{group___h_a_l_ga5df0f04f16c46242b35f0a389118d340}} 
\index{HAL@{HAL}!VREFBUF\_TIMEOUT\_VALUE@{VREFBUF\_TIMEOUT\_VALUE}}
\index{VREFBUF\_TIMEOUT\_VALUE@{VREFBUF\_TIMEOUT\_VALUE}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{VREFBUF\_TIMEOUT\_VALUE}{VREFBUF\_TIMEOUT\_VALUE}}
{\footnotesize\ttfamily \#define VREFBUF\+\_\+\+TIMEOUT\+\_\+\+VALUE~(uint32\+\_\+t)10   /$\ast$ 10 ms  $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00062}{62}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___h_a_l_ga95911129a26afb05232caaaefa31956f}\label{group___h_a_l_ga95911129a26afb05232caaaefa31956f}} 
\index{HAL@{HAL}!HAL\_DeInit@{HAL\_DeInit}}
\index{HAL\_DeInit@{HAL\_DeInit}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_DeInit()}{HAL\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function de-\/\+Initializes common part of the HAL and stops the systick. This function is optional. 


\begin{DoxyRetVals}{Return values}
{\em HAL} & status \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00187}{187}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gae63b34eea12780ca2e1100c2402da18e}\label{group___h_a_l_gae63b34eea12780ca2e1100c2402da18e}} 
\index{HAL@{HAL}!HAL\_Delay@{HAL\_Delay}}
\index{HAL\_Delay@{HAL\_Delay}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_Delay()}{HAL\_Delay()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Delay (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Delay }\end{DoxyParamCaption})}



This function provides minimum delay (in milliseconds) based on variable incremented. 

\begin{DoxyNote}{Note}
In the default implementation , Sys\+Tick timer is the source of time base. It is used to generate interrupts at regular time intervals where uw\+Tick is incremented. 

This function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementations in user file. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em Delay} & specifies the delay time length, in milliseconds. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00404}{404}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga653f1166b0e37afd40372550d806e667}\label{group___h_a_l_ga653f1166b0e37afd40372550d806e667}} 
\index{HAL@{HAL}!HAL\_DisableCompensationCell@{HAL\_DisableCompensationCell}}
\index{HAL\_DisableCompensationCell@{HAL\_DisableCompensationCell}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_DisableCompensationCell()}{HAL\_DisableCompensationCell()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Disable\+Compensation\+Cell (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Power-\/down the I/O Compensation Cell. 

\begin{DoxyNote}{Note}
The I/O compensation cell can be used only when the device supply voltage ranges from 1.\+62 to 2.\+0 V and from 2.\+7 to 3.\+6 V. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00786}{786}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gab82804d717ac78455ab32584fb660002}\label{group___h_a_l_gab82804d717ac78455ab32584fb660002}} 
\index{HAL@{HAL}!HAL\_DisableDBGSleepMode@{HAL\_DisableDBGSleepMode}}
\index{HAL\_DisableDBGSleepMode@{HAL\_DisableDBGSleepMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_DisableDBGSleepMode()}{HAL\_DisableDBGSleepMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Disable\+DBGSleep\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable the Debug Module during Domain1/\+CDomain SLEEP mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00926}{926}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga2cf908e8075c9c6dc2baf01a368ec12b}\label{group___h_a_l_ga2cf908e8075c9c6dc2baf01a368ec12b}} 
\index{HAL@{HAL}!HAL\_DisableDBGStandbyMode@{HAL\_DisableDBGStandbyMode}}
\index{HAL\_DisableDBGStandbyMode@{HAL\_DisableDBGStandbyMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_DisableDBGStandbyMode()}{HAL\_DisableDBGStandbyMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Disable\+DBGStandby\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable the Debug Module during Domain1/\+CDomain STANDBY mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00963}{963}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga6e1045f920bbd32ca710ccdafcc674fd}\label{group___h_a_l_ga6e1045f920bbd32ca710ccdafcc674fd}} 
\index{HAL@{HAL}!HAL\_DisableDBGStopMode@{HAL\_DisableDBGStopMode}}
\index{HAL\_DisableDBGStopMode@{HAL\_DisableDBGStopMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_DisableDBGStopMode()}{HAL\_DisableDBGStopMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Disable\+DBGStop\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable the Debug Module during Domain1/\+CDomain STOP mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00945}{945}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga20b6ca07582e10aec5e15ad2fda7dfc1}\label{group___h_a_l_ga20b6ca07582e10aec5e15ad2fda7dfc1}} 
\index{HAL@{HAL}!HAL\_EnableCompensationCell@{HAL\_EnableCompensationCell}}
\index{HAL\_EnableCompensationCell@{HAL\_EnableCompensationCell}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EnableCompensationCell()}{HAL\_EnableCompensationCell()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Enable\+Compensation\+Cell (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enables the I/O Compensation Cell. 

\begin{DoxyNote}{Note}
The I/O compensation cell can be used only when the device supply voltage ranges from 1.\+62 to 2.\+0 V and from 2.\+7 to 3.\+6 V. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00775}{775}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga3ed681c529de5f554597b8f7c573230b}\label{group___h_a_l_ga3ed681c529de5f554597b8f7c573230b}} 
\index{HAL@{HAL}!HAL\_EnableDBGSleepMode@{HAL\_EnableDBGSleepMode}}
\index{HAL\_EnableDBGSleepMode@{HAL\_EnableDBGSleepMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EnableDBGSleepMode()}{HAL\_EnableDBGSleepMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Enable\+DBGSleep\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable the Debug Module during Domain1/\+CDomain SLEEP mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00917}{917}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga657f30a09fabbba2531fadfcd85de8e2}\label{group___h_a_l_ga657f30a09fabbba2531fadfcd85de8e2}} 
\index{HAL@{HAL}!HAL\_EnableDBGStandbyMode@{HAL\_EnableDBGStandbyMode}}
\index{HAL\_EnableDBGStandbyMode@{HAL\_EnableDBGStandbyMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EnableDBGStandbyMode()}{HAL\_EnableDBGStandbyMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Enable\+DBGStandby\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable the Debug Module during Domain1/\+CDomain STANDBY mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00954}{954}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga31fcc761f84aae6f5376b90f5eafcd68}\label{group___h_a_l_ga31fcc761f84aae6f5376b90f5eafcd68}} 
\index{HAL@{HAL}!HAL\_EnableDBGStopMode@{HAL\_EnableDBGStopMode}}
\index{HAL\_EnableDBGStopMode@{HAL\_EnableDBGStopMode}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EnableDBGStopMode()}{HAL\_EnableDBGStopMode()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Enable\+DBGStop\+Mode (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable the Debug Module during Domain1/\+CDomain STOP mode. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00936}{936}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaaa883ca7eecba560c8ac92a1b252ae88}\label{group___h_a_l_gaaa883ca7eecba560c8ac92a1b252ae88}} 
\index{HAL@{HAL}!HAL\_EXTI\_D1\_ClearFlag@{HAL\_EXTI\_D1\_ClearFlag}}
\index{HAL\_EXTI\_D1\_ClearFlag@{HAL\_EXTI\_D1\_ClearFlag}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_D1\_ClearFlag()}{HAL\_EXTI\_D1\_ClearFlag()}}
{\footnotesize\ttfamily void HAL\+\_\+\+EXTI\+\_\+\+D1\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line }\end{DoxyParamCaption})}



Clears the EXTI\textquotesingle{}s line pending flags for Domain D1. 


\begin{DoxyParams}{Parameters}
{\em EXTI\+\_\+\+Line} & Specifies the EXTI LINE, it can be one of the following values, (EXTI\+\_\+\+LINE0....EXTI\+\_\+\+LINE87)excluding \+:line45, line81,line83 which are reserved \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01140}{1140}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gafc2445849507e5aeb7d48e77c278a604}\label{group___h_a_l_gafc2445849507e5aeb7d48e77c278a604}} 
\index{HAL@{HAL}!HAL\_EXTI\_D1\_EventInputConfig@{HAL\_EXTI\_D1\_EventInputConfig}}
\index{HAL\_EXTI\_D1\_EventInputConfig@{HAL\_EXTI\_D1\_EventInputConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_D1\_EventInputConfig()}{HAL\_EXTI\_D1\_EventInputConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+EXTI\+\_\+\+D1\+\_\+\+Event\+Input\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line,  }\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Mode,  }\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line\+Cmd }\end{DoxyParamCaption})}



Configure the EXTI input event line for Domain D1. 


\begin{DoxyParams}{Parameters}
{\em EXTI\+\_\+\+Line} & Specifies the EXTI LINE, it can be one of the following values, (EXTI\+\_\+\+LINE0....EXTI\+\_\+\+LINE87)excluding \+:line45, line81,line83 which are reserved \\
\hline
{\em EXTI\+\_\+\+Mode} & Specifies which EXTI line is used as interrupt or an event. This parameter can be one or a combination of the following values \+: \begin{DoxyItemize}
\item EXTI\+\_\+\+MODE\+\_\+\+IT \+: Interrupt Mode selected \item EXTI\+\_\+\+MODE\+\_\+\+EVT \+: Event Mode selected \end{DoxyItemize}
\\
\hline
{\em EXTI\+\_\+\+Line\+Cmd} & controls (Enable/\+Disable) the EXTI line.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01175}{1175}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga16c56027a8671ff62a26204152aa8f95}\label{group___h_a_l_ga16c56027a8671ff62a26204152aa8f95}} 
\index{HAL@{HAL}!HAL\_EXTI\_D3\_EventInputConfig@{HAL\_EXTI\_D3\_EventInputConfig}}
\index{HAL\_EXTI\_D3\_EventInputConfig@{HAL\_EXTI\_D3\_EventInputConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_D3\_EventInputConfig()}{HAL\_EXTI\_D3\_EventInputConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+EXTI\+\_\+\+D3\+\_\+\+Event\+Input\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line,  }\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line\+Cmd,  }\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Clear\+Src }\end{DoxyParamCaption})}



Configure the EXTI input event line for Domain D3. 


\begin{DoxyParams}{Parameters}
{\em EXTI\+\_\+\+Line} & Specifies the EXTI LINE, it can be one of the following values, (EXTI\+\_\+\+LINE0...EXTI\+\_\+\+LINE15),(EXTI\+\_\+\+LINE19...EXTI\+\_\+\+LINE21),EXTI\+\_\+\+LINE25, EXTI\+\_\+\+LINE34, EXTI\+\_\+\+LINE35,EXTI\+\_\+\+LINE41,(EXTI\+\_\+\+LINE48...EXTI\+\_\+\+LINE53) \\
\hline
{\em EXTI\+\_\+\+Line\+Cmd} & controls (Enable/\+Disable) the EXTI line. \\
\hline
{\em EXTI\+\_\+\+Clear\+Src} & Specifies the clear source of D3 pending event. This parameter can be one of the following values \+: \begin{DoxyItemize}
\item BDMA\+\_\+\+CH6\+\_\+\+CLEAR \+: BDMA ch6 event selected as D3 domain pendclear source \item BDMA\+\_\+\+CH7\+\_\+\+CLEAR \+: BDMA ch7 event selected as D3 domain pendclear source \item LPTIM4\+\_\+\+OUT\+\_\+\+CLEAR \+: LPTIM4 out selected as D3 domain pendclear source \item LPTIM5\+\_\+\+OUT\+\_\+\+CLEAR \+: LPTIM5 out selected as D3 domain pendclear source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01269}{1269}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gac248995c863da942024d6fb556732027}\label{group___h_a_l_gac248995c863da942024d6fb556732027}} 
\index{HAL@{HAL}!HAL\_EXTI\_EdgeConfig@{HAL\_EXTI\_EdgeConfig}}
\index{HAL\_EXTI\_EdgeConfig@{HAL\_EXTI\_EdgeConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_EdgeConfig()}{HAL\_EXTI\_EdgeConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+EXTI\+\_\+\+Edge\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line,  }\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Edge }\end{DoxyParamCaption})}



Configure the EXTI input event line edge. 

\begin{DoxyNote}{Note}
No edge configuration for direct lines but for configurable lines\+:(EXTI\+\_\+\+LINE0..EXTI\+\_\+\+LINE21), EXTI\+\_\+\+LINE49,EXTI\+\_\+\+LINE51,EXTI\+\_\+\+LINE82,EXTI\+\_\+\+LINE84,EXTI\+\_\+\+LINE85 and EXTI\+\_\+\+LINE86. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em EXTI\+\_\+\+Line} & Specifies the EXTI LINE, it can be one of the following values, (EXTI\+\_\+\+LINE0....EXTI\+\_\+\+LINE87)excluding \+:line45, line81,line83 which are reserved \\
\hline
{\em EXTI\+\_\+\+Edge} & Specifies EXTI line Edge used. This parameter can be one of the following values \+: \begin{DoxyItemize}
\item EXTI\+\_\+\+RISING\+\_\+\+EDGE \+: Configurable line, with Rising edge trigger detection \item EXTI\+\_\+\+FALLING\+\_\+\+EDGE\+: Configurable line, with Falling edge trigger detection \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01099}{1099}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaafbf043f6ed81243cf73194e394b104c}\label{group___h_a_l_gaafbf043f6ed81243cf73194e394b104c}} 
\index{HAL@{HAL}!HAL\_EXTI\_GenerateSWInterrupt@{HAL\_EXTI\_GenerateSWInterrupt}}
\index{HAL\_EXTI\_GenerateSWInterrupt@{HAL\_EXTI\_GenerateSWInterrupt}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_GenerateSWInterrupt()}{HAL\_EXTI\_GenerateSWInterrupt()}}
{\footnotesize\ttfamily void HAL\+\_\+\+EXTI\+\_\+\+Generate\+SWInterrupt (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{EXTI\+\_\+\+Line }\end{DoxyParamCaption})}



Generates a Software interrupt on selected EXTI line. 


\begin{DoxyParams}{Parameters}
{\em EXTI\+\_\+\+Line} & Specifies the EXTI LINE, it can be one of the following values, (EXTI\+\_\+\+LINE0..EXTI\+\_\+\+LINE21),EXTI\+\_\+\+LINE49,EXTI\+\_\+\+LINE51,EXTI\+\_\+\+LINE82,EXTI\+\_\+\+LINE84,EXTI\+\_\+\+LINE85 and EXTI\+\_\+\+LINE86. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01125}{1125}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaff785f069ed650de77ff82ac407f7c84}\label{group___h_a_l_gaff785f069ed650de77ff82ac407f7c84}} 
\index{HAL@{HAL}!HAL\_GetDEVID@{HAL\_GetDEVID}}
\index{HAL\_GetDEVID@{HAL\_GetDEVID}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetDEVID()}{HAL\_GetDEVID()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+DEVID (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the device identifier. 


\begin{DoxyRetVals}{Return values}
{\em Device} & identifier \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00474}{474}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gac3bf32c8fd5ae5ec50f5585190f39274}\label{group___h_a_l_gac3bf32c8fd5ae5ec50f5585190f39274}} 
\index{HAL@{HAL}!HAL\_GetFMCMemorySwappingConfig@{HAL\_GetFMCMemorySwappingConfig}}
\index{HAL\_GetFMCMemorySwappingConfig@{HAL\_GetFMCMemorySwappingConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetFMCMemorySwappingConfig()}{HAL\_GetFMCMemorySwappingConfig()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+FMCMemory\+Swapping\+Config (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get FMC Bank mapping mode. 


\begin{DoxyRetVals}{Return values}
{\em The} & FMC Bank mapping mode. This parameter can be FMC\+\_\+\+SWAPBMAP\+\_\+\+DISABLE, FMC\+\_\+\+SWAPBMAP\+\_\+\+SDRAM\+\_\+\+SRAM, FMC\+\_\+\+SWAPBMAP\+\_\+\+SDRAMB2 \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01082}{1082}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gafb139b375512ad2a234e4619b129b966}\label{group___h_a_l_gafb139b375512ad2a234e4619b129b966}} 
\index{HAL@{HAL}!HAL\_GetHalVersion@{HAL\_GetHalVersion}}
\index{HAL\_GetHalVersion@{HAL\_GetHalVersion}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetHalVersion()}{HAL\_GetHalVersion()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+Hal\+Version (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the HAL revision. 


\begin{DoxyRetVals}{Return values}
{\em version} & \+: 0x\+XYZR (8bits for each decimal, R for RC) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00456}{456}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}\label{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}} 
\index{HAL@{HAL}!HAL\_GetREVID@{HAL\_GetREVID}}
\index{HAL\_GetREVID@{HAL\_GetREVID}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetREVID()}{HAL\_GetREVID()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+REVID (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the device revision identifier. 


\begin{DoxyRetVals}{Return values}
{\em Device} & revision identifier \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00465}{465}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}\label{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}} 
\index{HAL@{HAL}!HAL\_GetTick@{HAL\_GetTick}}
\index{HAL\_GetTick@{HAL\_GetTick}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetTick()}{HAL\_GetTick()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+Tick (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Provides a tick value in millisecond. 

\begin{DoxyNote}{Note}
This function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementations in user file. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em tick} & value \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00338}{338}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga803cdbcc0883bcf5f5c98c50024c97e6}\label{group___h_a_l_ga803cdbcc0883bcf5f5c98c50024c97e6}} 
\index{HAL@{HAL}!HAL\_GetTickFreq@{HAL\_GetTickFreq}}
\index{HAL\_GetTickFreq@{HAL\_GetTickFreq}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetTickFreq()}{HAL\_GetTickFreq()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}} HAL\+\_\+\+Get\+Tick\+Freq (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Return tick frequency. 


\begin{DoxyRetVals}{Return values}
{\em tick} & period in Hz \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00388}{388}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}\label{group___h_a_l_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b}} 
\index{HAL@{HAL}!HAL\_GetTickPrio@{HAL\_GetTickPrio}}
\index{HAL\_GetTickPrio@{HAL\_GetTickPrio}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetTickPrio()}{HAL\_GetTickPrio()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+Tick\+Prio (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function returns a tick priority. 


\begin{DoxyRetVals}{Return values}
{\em tick} & priority \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00347}{347}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaf982aa0a575eef3758c0840a24077506}\label{group___h_a_l_gaf982aa0a575eef3758c0840a24077506}} 
\index{HAL@{HAL}!HAL\_GetUIDw0@{HAL\_GetUIDw0}}
\index{HAL\_GetUIDw0@{HAL\_GetUIDw0}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetUIDw0()}{HAL\_GetUIDw0()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+UIDw0 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Return the first word of the unique device identifier (UID based on 96 bits) 


\begin{DoxyRetVals}{Return values}
{\em Device} & identifier \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00483}{483}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga52720dd92ed2bd4314a2a129855d766c}\label{group___h_a_l_ga52720dd92ed2bd4314a2a129855d766c}} 
\index{HAL@{HAL}!HAL\_GetUIDw1@{HAL\_GetUIDw1}}
\index{HAL\_GetUIDw1@{HAL\_GetUIDw1}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetUIDw1()}{HAL\_GetUIDw1()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+UIDw1 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Return the second word of the unique device identifier (UID based on 96 bits) 


\begin{DoxyRetVals}{Return values}
{\em Device} & identifier \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00492}{492}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga5785ae5ec8d4c5a7dadb1359f0778700}\label{group___h_a_l_ga5785ae5ec8d4c5a7dadb1359f0778700}} 
\index{HAL@{HAL}!HAL\_GetUIDw2@{HAL\_GetUIDw2}}
\index{HAL\_GetUIDw2@{HAL\_GetUIDw2}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_GetUIDw2()}{HAL\_GetUIDw2()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+Get\+UIDw2 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Return the third word of the unique device identifier (UID based on 96 bits) 


\begin{DoxyRetVals}{Return values}
{\em Device} & identifier \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00501}{501}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaa8361d44d76b7f6256834f828165837a}\label{group___h_a_l_gaa8361d44d76b7f6256834f828165837a}} 
\index{HAL@{HAL}!HAL\_IncTick@{HAL\_IncTick}}
\index{HAL\_IncTick@{HAL\_IncTick}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_IncTick()}{HAL\_IncTick()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Inc\+Tick (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is called to increment a global variable \char`\"{}uw\+Tick\char`\"{} used as application time base. 

\begin{DoxyNote}{Note}
In the default implementation, this variable is incremented each 1ms in Systick ISR. 

This function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementations in user file. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00327}{327}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaecac54d350c3730e6831eb404e557dc4}\label{group___h_a_l_gaecac54d350c3730e6831eb404e557dc4}} 
\index{HAL@{HAL}!HAL\_Init@{HAL\_Init}}
\index{HAL\_Init@{HAL\_Init}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_Init()}{HAL\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is used to initialize the HAL Library; it must be the first instruction to be executed in the main program (before to call any other HAL function), it performs the following\+: Configures the Sys\+Tick to generate an interrupt each 1 millisecond, which is clocked by the HSI (at this stage, the clock is not yet configured and thus the system is running from the internal HSI at 16 MHz). Set NVIC Group Priority to 4. Calls the \mbox{\hyperlink{group___h_a_l___group1_ga07e099a69ab23e79be8b7a80505de519}{HAL\+\_\+\+Msp\+Init()}} callback function defined in user file \char`\"{}stm32h7xx\+\_\+hal\+\_\+msp.\+c\char`\"{} to do the global low level hardware initialization. 

\begin{DoxyNote}{Note}
Sys\+Tick is used as time base for the \mbox{\hyperlink{group___h_a_l___group2_gab1dc1e6b438daacfe38a312a90221330}{HAL\+\_\+\+Delay()}} function, the application need to ensure that the Sys\+Tick time base is always set to 1 millisecond to have correct HAL operation. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em HAL} & status \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00134}{134}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga879cdb21ef051eb81ec51c18147397d5}\label{group___h_a_l_ga879cdb21ef051eb81ec51c18147397d5}} 
\index{HAL@{HAL}!HAL\_InitTick@{HAL\_InitTick}}
\index{HAL\_InitTick@{HAL\_InitTick}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_InitTick()}{HAL\_InitTick()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+Init\+Tick (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Tick\+Priority }\end{DoxyParamCaption})}



This function configures the source of the time base. The time source is configured to have 1ms time base with a dedicated Tick interrupt priority. 

\begin{DoxyNote}{Note}
This function is called automatically at the beginning of program after reset by \mbox{\hyperlink{group___h_a_l___group1_gaecac54d350c3730e6831eb404e557dc4}{HAL\+\_\+\+Init()}} or at any time when clock is reconfigured by \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\+\_\+\+RCC\+\_\+\+Clock\+Config()}}. 

In the default implementation, Sys\+Tick timer is the source of time base. It is used to generate interrupts at regular time intervals. Care must be taken if \mbox{\hyperlink{group___h_a_l___group2_gab1dc1e6b438daacfe38a312a90221330}{HAL\+\_\+\+Delay()}} is called from a peripheral ISR process, The the Sys\+Tick interrupt must have higher priority (numerically lower) than the peripheral interrupt. Otherwise the caller ISR process will be blocked. The function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementation in user file. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em Tick\+Priority} & Tick interrupt priority. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em HAL} & status \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00262}{262}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gadd10d026ef02d00e32e80c9eab9db830}\label{group___h_a_l_gadd10d026ef02d00e32e80c9eab9db830}} 
\index{HAL@{HAL}!HAL\_MspDeInit@{HAL\_MspDeInit}}
\index{HAL\_MspDeInit@{HAL\_MspDeInit}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_MspDeInit()}{HAL\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



De\+Initializes the MSP. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00239}{239}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gae4fb8e66865c87d0ebab74a726a6891f}\label{group___h_a_l_gae4fb8e66865c87d0ebab74a726a6891f}} 
\index{HAL@{HAL}!HAL\_MspInit@{HAL\_MspInit}}
\index{HAL\_MspInit@{HAL\_MspInit}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_MspInit()}{HAL\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initializes the MSP. 

Initializes the Global MSP.


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__msp_8c_source_l00064}{64}} of file \mbox{\hyperlink{stm32h7xx__hal__msp_8c_source}{stm32h7xx\+\_\+hal\+\_\+msp.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga24e0ee9dae1ec0f9d19200f5575ff790}\label{group___h_a_l_ga24e0ee9dae1ec0f9d19200f5575ff790}} 
\index{HAL@{HAL}!HAL\_ResumeTick@{HAL\_ResumeTick}}
\index{HAL\_ResumeTick@{HAL\_ResumeTick}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_ResumeTick()}{HAL\_ResumeTick()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Resume\+Tick (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Resume Tick increment. 

\begin{DoxyNote}{Note}
In the default implementation , Sys\+Tick timer is the source of time base. It is used to generate interrupts at regular time intervals. Once \mbox{\hyperlink{group___h_a_l___group2_gac3fa17aa85e357e3f1af56ad110d2e97}{HAL\+\_\+\+Resume\+Tick()}} is called, the the Sys\+Tick interrupt will be enabled and so Tick increment is resumed. 

This function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementations in user file. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00446}{446}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga2ababe650b4698a325acb86a575e4cf0}\label{group___h_a_l_ga2ababe650b4698a325acb86a575e4cf0}} 
\index{HAL@{HAL}!HAL\_SetFMCMemorySwappingConfig@{HAL\_SetFMCMemorySwappingConfig}}
\index{HAL\_SetFMCMemorySwappingConfig@{HAL\_SetFMCMemorySwappingConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SetFMCMemorySwappingConfig()}{HAL\_SetFMCMemorySwappingConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Set\+FMCMemory\+Swapping\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Bank\+Map\+Config }\end{DoxyParamCaption})}



Set the FMC Memory Mapping Swapping config. 


\begin{DoxyParams}{Parameters}
{\em Bank\+Map\+Config} & Defines the FMC Bank mapping configuration. This parameter can be FMC\+\_\+\+SWAPBMAP\+\_\+\+DISABLE, FMC\+\_\+\+SWAPBMAP\+\_\+\+SDRAM\+\_\+\+SRAM, FMC\+\_\+\+SWAPBMAP\+\_\+\+SDRAMB2 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em HAL} & state \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l01070}{1070}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga47f2dd240b2aed823a76b11496f37690}\label{group___h_a_l_ga47f2dd240b2aed823a76b11496f37690}} 
\index{HAL@{HAL}!HAL\_SetTickFreq@{HAL\_SetTickFreq}}
\index{HAL\_SetTickFreq@{HAL\_SetTickFreq}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SetTickFreq()}{HAL\_SetTickFreq()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+Set\+Tick\+Freq (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___h_a_l___t_i_c_k___f_r_e_q_gab36ec81674817249c46734772ff3b73a}{HAL\+\_\+\+Tick\+Freq\+Type\+Def}}}]{Freq }\end{DoxyParamCaption})}



Set new tick Freq. 


\begin{DoxyRetVals}{Return values}
{\em Status} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00356}{356}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaaf651af2afe688a991c657f64f8fa5f9}\label{group___h_a_l_gaaf651af2afe688a991c657f64f8fa5f9}} 
\index{HAL@{HAL}!HAL\_SuspendTick@{HAL\_SuspendTick}}
\index{HAL\_SuspendTick@{HAL\_SuspendTick}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SuspendTick()}{HAL\_SuspendTick()}}
{\footnotesize\ttfamily void HAL\+\_\+\+Suspend\+Tick (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Suspend Tick increment. 

\begin{DoxyNote}{Note}
In the default implementation , Sys\+Tick timer is the source of time base. It is used to generate interrupts at regular time intervals. Once \mbox{\hyperlink{group___h_a_l___group2_ga84ae4b045c45d49d96b2b02e2dc516b6}{HAL\+\_\+\+Suspend\+Tick()}} is called, the the Sys\+Tick interrupt will be disabled and so Tick increment is suspended. 

This function is declared as \+\_\+\+\_\+weak to be overwritten in case of other implementations in user file. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00430}{430}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaf3cd66016fc04802f795b36f2f9a68d1}\label{group___h_a_l_gaf3cd66016fc04802f795b36f2f9a68d1}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_AnalogSwitchConfig@{HAL\_SYSCFG\_AnalogSwitchConfig}}
\index{HAL\_SYSCFG\_AnalogSwitchConfig@{HAL\_SYSCFG\_AnalogSwitchConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_AnalogSwitchConfig()}{HAL\_SYSCFG\_AnalogSwitchConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Analog\+Switch\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{SYSCFG\+\_\+\+Analog\+Switch,  }\item[{uint32\+\_\+t}]{SYSCFG\+\_\+\+Switch\+State }\end{DoxyParamCaption})}



Analog Switch control for dual analog pads. 


\begin{DoxyParams}{Parameters}
{\em SYSCFG\+\_\+\+Analog\+Switch} & Selects the analog pad This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA0 \+: Select PA0 analog switch \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA1\+: Select PA1 analog switch \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC2 \+: Select PC2 analog switch \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC3\+: Select PC3 analog switch \end{DoxyItemize}
\\
\hline
{\em SYSCFG\+\_\+\+Switch\+State} & Open or Close the analog switch between dual pads (PXn and PXn\+\_\+C) This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA0\+\_\+\+OPEN \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA0\+\_\+\+CLOSE \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA1\+\_\+\+OPEN \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PA1\+\_\+\+CLOSE \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC2\+\_\+\+OPEN \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC2\+\_\+\+CLOSE \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC3\+\_\+\+OPEN \item SYSCFG\+\_\+\+SWITCH\+\_\+\+PC3\+\_\+\+CLOSE \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00630}{630}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gad7601fc9520bc414a90ab50ff15aa0d5}\label{group___h_a_l_gad7601fc9520bc414a90ab50ff15aa0d5}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_CompensationCodeConfig@{HAL\_SYSCFG\_CompensationCodeConfig}}
\index{HAL\_SYSCFG\_CompensationCodeConfig@{HAL\_SYSCFG\_CompensationCodeConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_CompensationCodeConfig()}{HAL\_SYSCFG\_CompensationCodeConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Compensation\+Code\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{SYSCFG\+\_\+\+PMOSCode,  }\item[{uint32\+\_\+t}]{SYSCFG\+\_\+\+NMOSCode }\end{DoxyParamCaption})}



Code selection for the I/O Compensation cell. 


\begin{DoxyParams}{Parameters}
{\em SYSCFG\+\_\+\+PMOSCode} & PMOS compensation code This code is applied to the I/O compensation cell when the CS bit of the SYSCFG\+\_\+\+CMPCR is set \\
\hline
{\em SYSCFG\+\_\+\+NMOSCode} & NMOS compensation code This code is applied to the I/O compensation cell when the CS bit of the SYSCFG\+\_\+\+CMPCR is set \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00849}{849}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga1d50aaa188c9ac4f4d601f241a8dd0d8}\label{group___h_a_l_ga1d50aaa188c9ac4f4d601f241a8dd0d8}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_CompensationCodeSelect@{HAL\_SYSCFG\_CompensationCodeSelect}}
\index{HAL\_SYSCFG\_CompensationCodeSelect@{HAL\_SYSCFG\_CompensationCodeSelect}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_CompensationCodeSelect()}{HAL\_SYSCFG\_CompensationCodeSelect()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Compensation\+Code\+Select (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{SYSCFG\+\_\+\+Comp\+Code }\end{DoxyParamCaption})}



Code selection for the I/O Compensation cell. 


\begin{DoxyParams}{Parameters}
{\em SYSCFG\+\_\+\+Comp\+Code} & Selects the code to be applied for the I/O compensation cell This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SYSCFG\+\_\+\+CELL\+\_\+\+CODE \+: Select Code from the cell (available in the SYSCFG\+\_\+\+CCVR) \item SYSCFG\+\_\+\+REGISTER\+\_\+\+CODE\+: Select Code from the SYSCFG compensation cell code register (SYSCFG\+\_\+\+CCCR) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00832}{832}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga7e66c046aca125b43632bd48062aa7e2}\label{group___h_a_l_ga7e66c046aca125b43632bd48062aa7e2}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_DisableIOSpeedOptimize@{HAL\_SYSCFG\_DisableIOSpeedOptimize}}
\index{HAL\_SYSCFG\_DisableIOSpeedOptimize@{HAL\_SYSCFG\_DisableIOSpeedOptimize}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_DisableIOSpeedOptimize()}{HAL\_SYSCFG\_DisableIOSpeedOptimize()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+IOSpeed\+Optimize (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



To Disable optimize the I/O speed when the product voltage is low. 

\begin{DoxyNote}{Note}
This bit is active only if PRODUCT\+\_\+\+BELOW\+\_\+25V user option bit is set. It must be used only if the product supply voltage is below 2.\+5 V. Setting this bit when VDD is higher than 2.\+5 V might be destructive. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00815}{815}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga26991b4078e8f985b1caced43b6cfb9c}\label{group___h_a_l_ga26991b4078e8f985b1caced43b6cfb9c}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_DisableVREFBUF@{HAL\_SYSCFG\_DisableVREFBUF}}
\index{HAL\_SYSCFG\_DisableVREFBUF@{HAL\_SYSCFG\_DisableVREFBUF}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_DisableVREFBUF()}{HAL\_SYSCFG\_DisableVREFBUF()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Disable\+VREFBUF (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable the Internal Voltage Reference buffer (VREFBUF). 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00586}{586}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gaf917b7597a248de90f56f726d1a9d7fc}\label{group___h_a_l_gaf917b7597a248de90f56f726d1a9d7fc}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_EnableIOSpeedOptimize@{HAL\_SYSCFG\_EnableIOSpeedOptimize}}
\index{HAL\_SYSCFG\_EnableIOSpeedOptimize@{HAL\_SYSCFG\_EnableIOSpeedOptimize}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_EnableIOSpeedOptimize()}{HAL\_SYSCFG\_EnableIOSpeedOptimize()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+IOSpeed\+Optimize (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



To Enable optimize the I/O speed when the product voltage is low. 

\begin{DoxyNote}{Note}
This bit is active only if PRODUCT\+\_\+\+BELOW\+\_\+25V user option bit is set. It must be used only if the product supply voltage is below 2.\+5 V. Setting this bit when VDD is higher than 2.\+5 V might be destructive. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00799}{799}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga3a184f1a037585ba7a1d931abff30275}\label{group___h_a_l_ga3a184f1a037585ba7a1d931abff30275}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_EnableVREFBUF@{HAL\_SYSCFG\_EnableVREFBUF}}
\index{HAL\_SYSCFG\_EnableVREFBUF@{HAL\_SYSCFG\_EnableVREFBUF}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_EnableVREFBUF()}{HAL\_SYSCFG\_EnableVREFBUF()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+SYSCFG\+\_\+\+Enable\+VREFBUF (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable the Internal Voltage Reference buffer (VREFBUF). 


\begin{DoxyRetVals}{Return values}
{\em HAL\+\_\+\+OK/\+HAL\+\_\+\+TIMEOUT} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00560}{560}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga7de0a1fcafa18030af600b0ed908b805}\label{group___h_a_l_ga7de0a1fcafa18030af600b0ed908b805}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig@{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig}}
\index{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig@{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig()}{HAL\_SYSCFG\_VREFBUF\_HighImpedanceConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+High\+Impedance\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Mode }\end{DoxyParamCaption})}



Configure the internal voltage reference buffer high impedance mode. 


\begin{DoxyParams}{Parameters}
{\em Mode} & specifies the high impedance mode This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SYSCFG\+\_\+\+VREFBUF\+\_\+\+HIGH\+\_\+\+IMPEDANCE\+\_\+\+DISABLE\+: VREF+ pin is internally connect to VREFINT output. \item SYSCFG\+\_\+\+VREFBUF\+\_\+\+HIGH\+\_\+\+IMPEDANCE\+\_\+\+ENABLE\+: VREF+ pin is high impedance. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00536}{536}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_gae0317419d084f9d40b32c1dd6037925f}\label{group___h_a_l_gae0317419d084f9d40b32c1dd6037925f}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_VREFBUF\_TrimmingConfig@{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig}}
\index{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig@{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig()}{HAL\_SYSCFG\_VREFBUF\_TrimmingConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+Trimming\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Trimming\+Value }\end{DoxyParamCaption})}



Tune the Internal Voltage Reference buffer (VREFBUF). 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00548}{548}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

\mbox{\Hypertarget{group___h_a_l_ga79b8e839deeb200f22ab3f6d21359338}\label{group___h_a_l_ga79b8e839deeb200f22ab3f6d21359338}} 
\index{HAL@{HAL}!HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig@{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig}}
\index{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig@{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig}!HAL@{HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig()}{HAL\_SYSCFG\_VREFBUF\_VoltageScalingConfig()}}
{\footnotesize\ttfamily void HAL\+\_\+\+SYSCFG\+\_\+\+VREFBUF\+\_\+\+Voltage\+Scaling\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Voltage\+Scaling }\end{DoxyParamCaption})}



Configure the internal voltage reference buffer voltage scale. 


\begin{DoxyParams}{Parameters}
{\em Voltage\+Scaling} & specifies the output voltage to achieve This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SYSCFG\+\_\+\+VREFBUF\+\_\+\+VOLTAGE\+\_\+\+SCALE0\+: VREF\+\_\+\+OUT1 around 2.\+5 V. This requires VDDA equal to or higher than 2.\+8 V. \item SYSCFG\+\_\+\+VREFBUF\+\_\+\+VOLTAGE\+\_\+\+SCALE1\+: VREF\+\_\+\+OUT2 around 2.\+048 V. This requires VDDA equal to or higher than 2.\+4 V. \item SYSCFG\+\_\+\+VREFBUF\+\_\+\+VOLTAGE\+\_\+\+SCALE2\+: VREF\+\_\+\+OUT3 around 1.\+8 V. This requires VDDA equal to or higher than 2.\+1 V. \item SYSCFG\+\_\+\+VREFBUF\+\_\+\+VOLTAGE\+\_\+\+SCALE3\+: VREF\+\_\+\+OUT4 around 1.\+5 V. This requires VDDA equal to or higher than 1.\+8 V. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal_8c_source_l00520}{520}} of file \mbox{\hyperlink{stm32h7xx__hal_8c_source}{stm32h7xx\+\_\+hal.\+c}}.

