>>> Sending START...
>>> DONE received at time 10050000

===== RAM AFTER SORT =====
RAM[0] = 36
RAM[1] = 71
RAM[2] = 32
RAM[3] = cb
RAM[4] = 32
RAM[5] = 72
RAM[6] = 72
RAM[7] = 32
RAM[8] = 0f
RAM[9] = 0f
RAM[10] = a6
RAM[11] = 62
RAM[12] = 62
RAM[13] = 48
RAM[14] = d5
RAM[15] = d5
>>> Saved sorted RAM to sorted_output.txt
- /home/noname/Documents/project_tiny/Chapter5/Quesion_3/03_verif/Topmodule/tb_Selection_Sort.sv:94: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.024 2024-04-05
- Verilator: $finish at 10us; walltime 0.002 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 57 MB
