INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'UART_Buffer' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'UART_Buffer'...
WARNING:sim - A core named 'UART_Buffer' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'UART_Buffer'...
Delivering associated files for 'UART_Buffer'...
Delivering EJava files for 'UART_Buffer'...
Generating implementation netlist for 'UART_Buffer'...
INFO:sim - Pre-processing HDL files for 'UART_Buffer'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'UART_Buffer'
Running ngcbuild...
Writing VEO instantiation template for 'UART_Buffer'...
Writing Verilog behavioral simulation model for 'UART_Buffer'...
WARNING:sim - Overwriting existing file
   C:/Users/jnwad_000/Documents/School/Project Lab
   1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer/doc/fifo_generator_v9_3_vinfo.html
   with file from view xilinx_documentation
Delivered 3 files into directory C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer
Delivered 1 file into directory C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'UART_Buffer'...
Generating metadata file...
Regenerating ISE project file for 'UART_Buffer'...
Generating ISE project...
XCO file found: UART_Buffer.xco
XMDF file found: UART_Buffer_xmdf.tcl
Adding C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.asy -view all -origin_type imported
Adding C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.ngc -view all -origin_type created
Checking file "C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.ngc" for project device match ...
File "C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.ngc" device information matches
project device.
Adding C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.sym -view all -origin_type imported
Adding C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/jnwad_000/Documents/School/Project Lab
   1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/jnwad_000/Documents/School/Project Lab
1/TeamFury/ipcore_dir/tmp/_cg/UART_Buffer.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/UART_Buffer"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'UART_Buffer'.
