

================================================================
== Vivado HLS Report for 'buildGaussianPyramid'
================================================================
* Date:           Wed Dec  5 18:29:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  165|  666753|  165|  666753|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |   max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  145|     145|          29|          -|          -|        5|    no    |
        |- Loop 2         |   18|  666606| 3 ~ 111101 |          -|          -|        6|    no    |
        | + Loop 2.1      |    0|   66304|   3 ~ 259  |          -|          -| 0 ~ 256 |    no    |
        |  ++ Loop 2.1.1  |    0|     256|           2|          1|          1| 0 ~ 256 |    yes   |
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	31  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / true
31 --> 
	32  / (!exitcond & !tmp_601)
	37  / (!exitcond & tmp_601)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	31  / true
37 --> 
	38  / (tmp_i)
	36  / (!tmp_i)
38 --> 
	40  / (!tmp_1677_i)
	39  / (tmp_1677_i)
39 --> 
	38  / true
40 --> 
	37  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)"   --->   Operation 41 'read' 'gauss_pyr_5_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)"   --->   Operation 42 'read' 'gauss_pyr_4_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)"   --->   Operation 43 'read' 'gauss_pyr_3_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)"   --->   Operation 44 'read' 'gauss_pyr_2_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)"   --->   Operation 45 'read' 'gauss_pyr_1_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gauss_pyr_0_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_cols_read)"   --->   Operation 46 'read' 'gauss_pyr_0_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)"   --->   Operation 47 'read' 'gauss_pyr_5_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)"   --->   Operation 48 'read' 'gauss_pyr_4_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)"   --->   Operation 49 'read' 'gauss_pyr_3_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)"   --->   Operation 50 'read' 'gauss_pyr_2_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)"   --->   Operation 51 'read' 'gauss_pyr_1_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gauss_pyr_0_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_rows_read)"   --->   Operation 52 'read' 'gauss_pyr_0_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%src_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)"   --->   Operation 53 'read' 'src_cols_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%src_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)"   --->   Operation 54 'read' 'src_rows_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sig_V = alloca [6 x i25], align 4" [./sift.h:121]   --->   Operation 55 'alloca' 'sig_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sig_V_addr = getelementptr [6 x i25]* %sig_V, i64 0, i64 0" [./sift.h:122]   --->   Operation 56 'getelementptr' 'sig_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.09ns)   --->   "store i25 104857, i25* %sig_V_addr, align 4" [./sift.h:122]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "br label %0" [./sift.h:127]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i = phi i3 [ 1, %_ifconv27 ], [ %i_16, %_ifconv ]"   --->   Operation 59 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.63ns)   --->   "%exitcond3 = icmp eq i3 %i, -2" [./sift.h:127]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %_ifconv" [./sift.h:127]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.94ns)   --->   "%tmp_s = add i3 -1, %i" [./sift.h:128]   --->   Operation 63 'add' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%gauss_pyr_cols = alloca i32"   --->   Operation 64 'alloca' 'gauss_pyr_cols' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gauss_pyr_rows = alloca i32"   --->   Operation 65 'alloca' 'gauss_pyr_rows' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%gauss_pyr_cols15_s = alloca i32"   --->   Operation 66 'alloca' 'gauss_pyr_cols15_s' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_flag1 = alloca i1"   --->   Operation 67 'alloca' 'write_flag1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4 = alloca i32"   --->   Operation 68 'alloca' 'gauss_pyr_cols4' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3 = alloca i32"   --->   Operation 69 'alloca' 'gauss_pyr_cols3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2 = alloca i32"   --->   Operation 70 'alloca' 'gauss_pyr_cols2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1 = alloca i32"   --->   Operation 71 'alloca' 'gauss_pyr_cols1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6 = alloca i32"   --->   Operation 72 'alloca' 'gauss_pyr_rows6' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_s = alloca i32"   --->   Operation 73 'alloca' 'gauss_pyr_rows10_s' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7 = alloca i32"   --->   Operation 74 'alloca' 'gauss_pyr_rows7' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag = alloca i1"   --->   Operation 75 'alloca' 'write_flag' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9 = alloca i32"   --->   Operation 76 'alloca' 'gauss_pyr_rows9' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8 = alloca i32"   --->   Operation 77 'alloca' 'gauss_pyr_rows8' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_3_rows_re, i32* %gauss_pyr_rows8" [./sift.h:116]   --->   Operation 78 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_4_rows_re, i32* %gauss_pyr_rows9" [./sift.h:116]   --->   Operation 79 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 80 [1/1] (0.97ns)   --->   "store i1 false, i1* %write_flag"   --->   Operation 80 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_2_rows_re, i32* %gauss_pyr_rows7" [./sift.h:116]   --->   Operation 81 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 82 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_1_rows_re, i32* %gauss_pyr_rows6" [./sift.h:116]   --->   Operation 82 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 83 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_1_cols_re, i32* %gauss_pyr_cols1" [./sift.h:116]   --->   Operation 83 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 84 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_2_cols_re, i32* %gauss_pyr_cols2" [./sift.h:116]   --->   Operation 84 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_3_cols_re, i32* %gauss_pyr_cols3" [./sift.h:116]   --->   Operation 85 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 86 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_4_cols_re, i32* %gauss_pyr_cols4" [./sift.h:116]   --->   Operation 86 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 87 [1/1] (0.97ns)   --->   "store i1 false, i1* %write_flag1"   --->   Operation 87 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 88 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_0_rows_re, i32* %gauss_pyr_rows" [./sift.h:116]   --->   Operation 88 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 89 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_0_cols_re, i32* %gauss_pyr_cols" [./sift.h:116]   --->   Operation 89 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 90 [1/1] (0.97ns)   --->   "br label %.preheader" [./sift.h:134]   --->   Operation 90 'br' <Predicate = (exitcond3)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_807_cast = zext i3 %tmp_s to i32" [./sift.h:128]   --->   Operation 91 'zext' 'tmp_807_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (8.28ns)   --->   "%y_assign = sitofp i32 %tmp_807_cast to float" [./sift.h:128]   --->   Operation 92 'sitofp' 'y_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 93 [1/2] (8.28ns)   --->   "%y_assign = sitofp i32 %tmp_807_cast to float" [./sift.h:128]   --->   Operation 93 'sitofp' 'y_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 94 [12/12] (0.00ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 94 'call' 'v_assign_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.49>
ST_5 : Operation 95 [11/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 95 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.49>
ST_6 : Operation 96 [10/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 96 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.49>
ST_7 : Operation 97 [9/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 97 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.49>
ST_8 : Operation 98 [8/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 98 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.49>
ST_9 : Operation 99 [7/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 99 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 100 [6/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 100 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.49>
ST_11 : Operation 101 [5/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 101 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.49>
ST_12 : Operation 102 [4/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 102 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.49>
ST_13 : Operation 103 [3/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 103 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.49>
ST_14 : Operation 104 [2/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 104 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.13>
ST_15 : Operation 105 [1/12] (8.13ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 105 'call' 'v_assign_7' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.68>
ST_16 : Operation 106 [1/1] (2.65ns)   --->   "%d_assign_s = fpext float %v_assign_7 to double" [./sift.h:128]   --->   Operation 106 'fpext' 'd_assign_s' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [./sift.h:128]   --->   Operation 107 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./sift.h:128]   --->   Operation 108 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:128]   --->   Operation 109 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:128]   --->   Operation 110 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_587 = zext i11 %exp_tmp_V to i12" [./sift.h:128]   --->   Operation 111 'zext' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1309 = trunc i64 %ireg_V to i52" [./sift.h:128]   --->   Operation 112 'trunc' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_588 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1309)" [./sift.h:128]   --->   Operation 113 'bitconcatenate' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_588 to i54" [./sift.h:128]   --->   Operation 114 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (1.67ns)   --->   "%man_V_29 = sub i54 0, %p_Result_s" [./sift.h:128]   --->   Operation 115 'sub' 'man_V_29' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.53ns)   --->   "%man_V_30 = select i1 %isneg, i54 %man_V_29, i54 %p_Result_s" [./sift.h:128]   --->   Operation 116 'select' 'man_V_30' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.33ns)   --->   "%tmp_589 = icmp eq i63 %tmp, 0" [./sift.h:128]   --->   Operation 117 'icmp' 'tmp_589' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_587" [./sift.h:128]   --->   Operation 118 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (1.11ns)   --->   "%tmp_590 = icmp sgt i12 %F2, 16" [./sift.h:128]   --->   Operation 119 'icmp' 'tmp_590' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (1.26ns)   --->   "%tmp_591 = add i12 -16, %F2" [./sift.h:128]   --->   Operation 120 'add' 'tmp_591' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (1.26ns)   --->   "%tmp_592 = sub i12 16, %F2" [./sift.h:128]   --->   Operation 121 'sub' 'tmp_592' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_590, i12 %tmp_591, i12 %tmp_592" [./sift.h:128]   --->   Operation 122 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (1.11ns)   --->   "%tmp_593 = icmp eq i12 %F2, 16" [./sift.h:128]   --->   Operation 123 'icmp' 'tmp_593' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1310 = trunc i54 %man_V_30 to i32" [./sift.h:128]   --->   Operation 124 'trunc' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1311 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:128]   --->   Operation 125 'partselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_1311, 0" [./sift.h:128]   --->   Operation 126 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.57>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%sh_amt_7_cast = sext i12 %sh_amt to i32" [./sift.h:128]   --->   Operation 127 'sext' 'sh_amt_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.11ns)   --->   "%tmp_594 = icmp ult i12 %sh_amt, 54" [./sift.h:128]   --->   Operation 128 'icmp' 'tmp_594' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_595 = zext i32 %sh_amt_7_cast to i54" [./sift.h:128]   --->   Operation 129 'zext' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_596 = ashr i54 %man_V_30, %tmp_595" [./sift.h:128]   --->   Operation 130 'ashr' 'tmp_596' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1312 = trunc i54 %tmp_596 to i32" [./sift.h:128]   --->   Operation 131 'trunc' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node newSel25)   --->   "%storemerge = select i1 %isneg, i32 -1, i32 0" [./sift.h:128]   --->   Operation 132 'select' 'storemerge' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_597 = shl i32 %tmp_1310, %sh_amt_7_cast" [./sift.h:128]   --->   Operation 133 'shl' 'tmp_597' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_589, true" [./sift.h:128]   --->   Operation 134 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_593, %sel_tmp1" [./sift.h:128]   --->   Operation 135 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_589, %tmp_593" [./sift.h:128]   --->   Operation 136 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:128]   --->   Operation 137 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_590, %sel_tmp6" [./sift.h:128]   --->   Operation 138 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_594, true" [./sift.h:128]   --->   Operation 139 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:128]   --->   Operation 140 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_594" [./sift.h:128]   --->   Operation 141 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_590" [./sift.h:128]   --->   Operation 142 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:128]   --->   Operation 143 'xor' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp, %sel_tmp21" [./sift.h:128]   --->   Operation 144 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_597, i32 %tmp_1312" [./sift.h:128]   --->   Operation 145 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:128]   --->   Operation 146 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel25 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_1310" [./sift.h:128]   --->   Operation 147 'select' 'newSel25' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:128]   --->   Operation 148 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node newSel27)   --->   "%newSel26 = select i1 %or_cond, i32 %newSel, i32 %newSel25" [./sift.h:128]   --->   Operation 149 'select' 'newSel26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [./sift.h:128]   --->   Operation 150 'or' 'or_cond4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel27 = select i1 %or_cond4, i32 %newSel26, i32 0" [./sift.h:128]   --->   Operation 151 'select' 'newSel27' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %newSel27 to i48" [./sift.h:128]   --->   Operation 152 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (5.02ns)   --->   "%p_Val2_191 = mul i48 104857, %OP1_V_cast" [./sift.h:128]   --->   Operation 153 'mul' 'p_Val2_191' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_598 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_191, i32 16, i32 47)" [./sift.h:128]   --->   Operation 154 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.02>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%OP1_V_34_cast = sext i32 %tmp_598 to i48" [./sift.h:129]   --->   Operation 155 'sext' 'OP1_V_34_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (5.02ns)   --->   "%p_Val2_192 = mul i48 82570, %OP1_V_34_cast" [./sift.h:129]   --->   Operation 156 'mul' 'p_Val2_192' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_599 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_192, i32 16, i32 47)" [./sift.h:129]   --->   Operation 157 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.67>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = sext i32 %tmp_599 to i48" [./sift.h:130]   --->   Operation 158 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (5.02ns)   --->   "%tmp_834_cast = mul i48 %tmp_10, %tmp_10" [./sift.h:130]   --->   Operation 159 'mul' 'tmp_834_cast' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (5.02ns)   --->   "%tmp_835_cast = mul i48 %OP1_V_34_cast, %OP1_V_34_cast" [./sift.h:130]   --->   Operation 160 'mul' 'tmp_835_cast' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.65ns)   --->   "%p_Val2_193 = sub i48 %tmp_834_cast, %tmp_835_cast" [./sift.h:130]   --->   Operation 161 'sub' 'p_Val2_193' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%this_assign_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_193, i32 16, i32 47)" [./sift.h:130]   --->   Operation 162 'partselect' 'this_assign_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.54>
ST_20 : Operation 163 [10/10] (8.54ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 163 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.71>
ST_21 : Operation 164 [9/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 164 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.71>
ST_22 : Operation 165 [8/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 165 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.71>
ST_23 : Operation 166 [7/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 166 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.71>
ST_24 : Operation 167 [6/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 167 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.71>
ST_25 : Operation 168 [5/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 168 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.71>
ST_26 : Operation 169 [4/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 169 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.71>
ST_27 : Operation 170 [3/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 170 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.71>
ST_28 : Operation 171 [2/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 171 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.11>
ST_29 : Operation 172 [1/10] (8.11ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 172 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.09>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_600 = zext i3 %i to i64" [./sift.h:130]   --->   Operation 173 'zext' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%sig_V_addr_2 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_600" [./sift.h:130]   --->   Operation 174 'getelementptr' 'sig_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%p_trunc_ext_cast = zext i24 %agg_result_V_i to i25" [./sift.h:130]   --->   Operation 175 'zext' 'p_trunc_ext_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (1.09ns)   --->   "store i25 %p_trunc_ext_cast, i25* %sig_V_addr_2, align 4" [./sift.h:130]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_30 : Operation 177 [1/1] (0.94ns)   --->   "%i_16 = add i3 1, %i" [./sift.h:127]   --->   Operation 177 'add' 'i_16' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "br label %0" [./sift.h:127]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 1.56>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ 0, %.preheader.preheader ], [ %i_17, %.preheader.backedge ]"   --->   Operation 179 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.63ns)   --->   "%exitcond = icmp eq i3 %i1, -2" [./sift.h:134]   --->   Operation 180 'icmp' 'exitcond' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 181 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.94ns)   --->   "%i_17 = add i3 %i1, 1" [./sift.h:134]   --->   Operation 182 'add' 'i_17' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %1" [./sift.h:134]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.63ns)   --->   "%tmp_601 = icmp eq i3 %i1, 0" [./sift.h:135]   --->   Operation 184 'icmp' 'tmp_601' <Predicate = (!exitcond)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_601, label %.preheader10.preheader, label %_ifconv24" [./sift.h:135]   --->   Operation 185 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_603 = zext i3 %i1 to i64" [./sift.h:139]   --->   Operation 186 'zext' 'tmp_603' <Predicate = (!exitcond & !tmp_601)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%sig_V_addr_1 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_603" [./sift.h:139]   --->   Operation 187 'getelementptr' 'sig_V_addr_1' <Predicate = (!exitcond & !tmp_601)> <Delay = 0.00>
ST_31 : Operation 188 [2/2] (1.09ns)   --->   "%sig_V_load = load i25* %sig_V_addr_1, align 4" [./sift.h:139]   --->   Operation 188 'load' 'sig_V_load' <Predicate = (!exitcond & !tmp_601)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_31 : Operation 189 [1/1] (0.97ns)   --->   "br label %.preheader10" [./type.h:437->./sift.h:136]   --->   Operation 189 'br' <Predicate = (!exitcond & tmp_601)> <Delay = 0.97>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%gauss_pyr_cols_load = load i32* %gauss_pyr_cols" [./sift.h:142]   --->   Operation 190 'load' 'gauss_pyr_cols_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%gauss_pyr_rows_load = load i32* %gauss_pyr_rows" [./sift.h:142]   --->   Operation 191 'load' 'gauss_pyr_rows_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%gauss_pyr_cols15_lo = load i32* %gauss_pyr_cols15_s" [./sift.h:142]   --->   Operation 192 'load' 'gauss_pyr_cols15_lo' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%write_flag1_load = load i1* %write_flag1" [./sift.h:142]   --->   Operation 193 'load' 'write_flag1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4_load = load i32* %gauss_pyr_cols4" [./sift.h:142]   --->   Operation 194 'load' 'gauss_pyr_cols4_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3_load = load i32* %gauss_pyr_cols3" [./sift.h:142]   --->   Operation 195 'load' 'gauss_pyr_cols3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2_load = load i32* %gauss_pyr_cols2" [./sift.h:142]   --->   Operation 196 'load' 'gauss_pyr_cols2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1_load = load i32* %gauss_pyr_cols1" [./sift.h:142]   --->   Operation 197 'load' 'gauss_pyr_cols1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6_load = load i32* %gauss_pyr_rows6" [./sift.h:142]   --->   Operation 198 'load' 'gauss_pyr_rows6_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_lo_1 = load i32* %gauss_pyr_rows10_s" [./sift.h:142]   --->   Operation 199 'load' 'gauss_pyr_rows10_lo_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7_load = load i32* %gauss_pyr_rows7" [./sift.h:142]   --->   Operation 200 'load' 'gauss_pyr_rows7_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag_load = load i1* %write_flag" [./sift.h:142]   --->   Operation 201 'load' 'write_flag_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9_load = load i32* %gauss_pyr_rows9" [./sift.h:142]   --->   Operation 202 'load' 'gauss_pyr_rows9_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8_load = load i32* %gauss_pyr_rows8" [./sift.h:142]   --->   Operation 203 'load' 'gauss_pyr_rows8_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.45ns)   --->   "%gauss_pyr_5_rows_wr = select i1 %write_flag_load, i32 %gauss_pyr_rows10_lo_1, i32 %gauss_pyr_5_rows_re" [./sift.h:142]   --->   Operation 204 'select' 'gauss_pyr_5_rows_wr' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.45ns)   --->   "%gauss_pyr_5_cols_wr = select i1 %write_flag1_load, i32 %gauss_pyr_cols15_lo, i32 %gauss_pyr_5_cols_re" [./sift.h:142]   --->   Operation 205 'select' 'gauss_pyr_5_cols_wr' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_013 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %gauss_pyr_rows6_load, 0" [./sift.h:142]   --->   Operation 206 'insertvalue' 'mrv_013' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_114 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_013, i32 %gauss_pyr_rows7_load, 1" [./sift.h:142]   --->   Operation 207 'insertvalue' 'mrv_114' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_215 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_114, i32 %gauss_pyr_rows8_load, 2" [./sift.h:142]   --->   Operation 208 'insertvalue' 'mrv_215' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_215, i32 %gauss_pyr_rows9_load, 3" [./sift.h:142]   --->   Operation 209 'insertvalue' 'mrv_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_224 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %gauss_pyr_5_rows_wr, 4" [./sift.h:142]   --->   Operation 210 'insertvalue' 'mrv_224' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_225 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_224, i32 %gauss_pyr_cols1_load, 5" [./sift.h:142]   --->   Operation 211 'insertvalue' 'mrv_225' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_226 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_225, i32 %gauss_pyr_cols2_load, 6" [./sift.h:142]   --->   Operation 212 'insertvalue' 'mrv_226' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_227 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_226, i32 %gauss_pyr_cols3_load, 7" [./sift.h:142]   --->   Operation 213 'insertvalue' 'mrv_227' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_228 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_227, i32 %gauss_pyr_cols4_load, 8" [./sift.h:142]   --->   Operation 214 'insertvalue' 'mrv_228' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_229 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_228, i32 %gauss_pyr_5_cols_wr, 9" [./sift.h:142]   --->   Operation 215 'insertvalue' 'mrv_229' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_229, i32 %gauss_pyr_rows_load, 10" [./sift.h:142]   --->   Operation 216 'insertvalue' 'mrv_10' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %gauss_pyr_cols_load, 11" [./sift.h:142]   --->   Operation 217 'insertvalue' 'mrv_11' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11" [./sift.h:142]   --->   Operation 218 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 6.34>
ST_32 : Operation 219 [1/2] (1.09ns)   --->   "%sig_V_load = load i25* %sig_V_addr_1, align 4" [./sift.h:139]   --->   Operation 219 'load' 'sig_V_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%p_Val2_321_cast = sext i25 %sig_V_load to i26" [./sift.h:139]   --->   Operation 220 'sext' 'p_Val2_321_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (1.28ns)   --->   "%tmp_604 = icmp eq i25 %sig_V_load, 0" [./sift.h:139]   --->   Operation 221 'icmp' 'tmp_604' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sig_V_load, i32 24)" [./sift.h:139]   --->   Operation 222 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (1.43ns)   --->   "%tmp_605 = sub i26 0, %p_Val2_321_cast" [./sift.h:139]   --->   Operation 223 'sub' 'tmp_605' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.39ns)   --->   "%p_Val2_195 = select i1 %is_neg, i26 %tmp_605, i26 %p_Val2_321_cast" [./sift.h:139]   --->   Operation 224 'select' 'p_Val2_195' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i26 %p_Val2_195 to i32" [./sift.h:139]   --->   Operation 225 'sext' 'p_Val2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_203 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_cast, i32 31, i32 0)" [./sift.h:139]   --->   Operation 226 'partselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_203, i1 true) nounwind" [./sift.h:139]   --->   Operation 227 'cttz' 'num_zeros' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (1.79ns)   --->   "%tmp32_V_76 = shl i32 %p_Val2_cast, %num_zeros" [./sift.h:139]   --->   Operation 228 'shl' 'tmp32_V_76' <Predicate = true> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1314 = trunc i32 %num_zeros to i8" [./sift.h:139]   --->   Operation 229 'trunc' 'tmp_1314' <Predicate = true> <Delay = 0.00>

State 33 <SV = 4> <Delay = 8.28>
ST_33 : Operation 230 [2/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_76 to float" [./sift.h:139]   --->   Operation 230 'uitofp' 'f' <Predicate = (!tmp_604)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 5> <Delay = 8.28>
ST_34 : Operation 231 [1/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_76 to float" [./sift.h:139]   --->   Operation 231 'uitofp' 'f' <Predicate = (!tmp_604)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f to i32" [./sift.h:139]   --->   Operation 232 'bitcast' 'tmp32_V' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_s_218 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./sift.h:139]   --->   Operation 233 'partselect' 'p_Result_s_218' <Predicate = (!tmp_604)> <Delay = 0.00>

State 35 <SV = 6> <Delay = 3.26>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%gauss_pyr_cols_load_1 = load i32* %gauss_pyr_cols" [./sift.h:139]   --->   Operation 234 'load' 'gauss_pyr_cols_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%gauss_pyr_rows_load_1 = load i32* %gauss_pyr_rows" [./sift.h:139]   --->   Operation 235 'load' 'gauss_pyr_rows_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4_load_1 = load i32* %gauss_pyr_cols4" [./sift.h:139]   --->   Operation 236 'load' 'gauss_pyr_cols4_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3_load_1 = load i32* %gauss_pyr_cols3" [./sift.h:139]   --->   Operation 237 'load' 'gauss_pyr_cols3_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2_load_1 = load i32* %gauss_pyr_cols2" [./sift.h:139]   --->   Operation 238 'load' 'gauss_pyr_cols2_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1_load_1 = load i32* %gauss_pyr_cols1" [./sift.h:139]   --->   Operation 239 'load' 'gauss_pyr_cols1_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6_load_1 = load i32* %gauss_pyr_rows6"   --->   Operation 240 'load' 'gauss_pyr_rows6_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7_load_1 = load i32* %gauss_pyr_rows7"   --->   Operation 241 'load' 'gauss_pyr_rows7_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9_load_1 = load i32* %gauss_pyr_rows9"   --->   Operation 242 'load' 'gauss_pyr_rows9_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8_load_1 = load i32* %gauss_pyr_rows8"   --->   Operation 243 'load' 'gauss_pyr_rows8_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.94ns)   --->   "%tmp_602 = add i3 -1, %i1" [./sift.h:139]   --->   Operation 244 'add' 'tmp_602' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/1] (0.98ns)   --->   "%tmp_606 = icmp ne i8 %p_Result_s_218, -98" [./sift.h:139]   --->   Operation 245 'icmp' 'tmp_606' <Predicate = (!tmp_604)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_607 = sub i8 -114, %tmp_1314" [./sift.h:139]   --->   Operation 246 'sub' 'tmp_607' <Predicate = (!tmp_604)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_608 = zext i1 %tmp_606 to i8" [./sift.h:139]   --->   Operation 247 'zext' 'tmp_608' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_81_trunc = add i8 %tmp_607, %tmp_608" [./sift.h:139]   --->   Operation 248 'add' 'p_Repl2_81_trunc' <Predicate = (!tmp_604)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_609 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_81_trunc)" [./sift.h:139]   --->   Operation 249 'bitconcatenate' 'tmp_609' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_204 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_609, i32 23, i32 31)" [./sift.h:139]   --->   Operation 250 'partset' 'p_Result_204' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%f_25 = bitcast i32 %p_Result_204 to float" [./sift.h:139]   --->   Operation 251 'bitcast' 'f_25' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.45ns)   --->   "%p_03_i = select i1 %tmp_604, float 0.000000e+00, float %f_25" [./sift.h:139]   --->   Operation 252 'select' 'p_03_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 253 [1/1] (1.11ns)   --->   "%gauss_pyr_rows_addr6 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %tmp_602)" [./sift.h:139]   --->   Operation 253 'mux' 'gauss_pyr_rows_addr6' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/1] (1.11ns)   --->   "%gauss_pyr_cols_addr1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_cols_load_1, i32 %gauss_pyr_cols1_load_1, i32 %gauss_pyr_cols2_load_1, i32 %gauss_pyr_cols3_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i3 %tmp_602)" [./sift.h:139]   --->   Operation 254 'mux' 'gauss_pyr_cols_addr1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [2/2] (0.00ns)   --->   "%tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)" [./sift.h:139]   --->   Operation 255 'call' 'tmp_610' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 7> <Delay = 2.08>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_lo = load i32* %gauss_pyr_rows10_s"   --->   Operation 256 'load' 'gauss_pyr_rows10_lo' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%write_flag_load_1 = load i1* %write_flag"   --->   Operation 257 'load' 'write_flag_load_1' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 258 [1/2] (0.00ns)   --->   "%tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)" [./sift.h:139]   --->   Operation 258 'call' 'tmp_610' <Predicate = (!tmp_601)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%gauss_pyr_rows1 = extractvalue { i32, i32 } %tmp_610, 0" [./sift.h:139]   --->   Operation 259 'extractvalue' 'gauss_pyr_rows1' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (1.11ns)   --->   "%gauss_pyr_rows6_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 260 'mux' 'gauss_pyr_rows6_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (1.11ns)   --->   "%gauss_pyr_rows10_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i3 %i1)" [./sift.h:139]   --->   Operation 261 'mux' 'gauss_pyr_rows10_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (1.11ns)   --->   "%gauss_pyr_rows7_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 262 'mux' 'gauss_pyr_rows7_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 263 [1/1] (1.11ns)   --->   "%write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 true, i1 true, i1 true, i3 %i1)" [./sift.h:134]   --->   Operation 263 'mux' 'write_flag_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (1.11ns)   --->   "%gauss_pyr_rows9_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 264 'mux' 'gauss_pyr_rows9_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/1] (1.11ns)   --->   "%gauss_pyr_rows8_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 265 'mux' 'gauss_pyr_rows8_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%gauss_pyr_cols5 = extractvalue { i32, i32 } %tmp_610, 1" [./sift.h:139]   --->   Operation 266 'extractvalue' 'gauss_pyr_cols5' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.82ns)   --->   "switch i3 %i1, label %branch17 [
    i3 1, label %_ifconv24..preheader.backedge_crit_edge
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [./sift.h:139]   --->   Operation 267 'switch' <Predicate = (!tmp_601)> <Delay = 0.82>
ST_36 : Operation 268 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 268 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 269 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 269 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 270 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 270 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 271 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 271 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 272 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 273 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 274 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols4" [./sift.h:139]   --->   Operation 274 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 275 'br' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 276 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 277 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 277 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 278 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 278 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 279 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 279 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 280 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.00>
ST_36 : Operation 281 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 281 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 282 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols3" [./sift.h:139]   --->   Operation 282 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 283 'br' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.00>
ST_36 : Operation 284 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 284 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 285 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 285 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 286 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 286 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 287 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 287 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 288 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 289 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 290 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols2" [./sift.h:139]   --->   Operation 290 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 291 'br' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 292 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 293 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 293 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 294 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 294 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 295 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 295 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 296 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 297 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 298 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols1" [./sift.h:139]   --->   Operation 298 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 299 'br' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 300 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 301 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 301 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 302 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 302 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 303 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 303 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 304 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 305 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 306 [1/1] (0.97ns)   --->   "store i1 true, i1* %write_flag1"   --->   Operation 306 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols15_s" [./sift.h:139]   --->   Operation 307 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 308 'br' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 1.77>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ %i_18, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 310 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%i_i_cast = zext i31 %i_i to i32" [./type.h:437->./sift.h:136]   --->   Operation 311 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_i_cast, %src_rows_read_2" [./type.h:437->./sift.h:136]   --->   Operation 312 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 313 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (1.55ns)   --->   "%i_18 = add i31 %i_i, 1" [./type.h:437->./sift.h:136]   --->   Operation 314 'add' 'i_18' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.preheader.i, label %.preheader.loopexit" [./type.h:437->./sift.h:136]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_1315 = trunc i31 %i_i to i10" [./type.h:437->./sift.h:136]   --->   Operation 316 'trunc' 'tmp_1315' <Predicate = (tmp_i)> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_277_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1315, i8 0)" [./type.h:438->./sift.h:136]   --->   Operation 317 'bitconcatenate' 'tmp_277_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_37 : Operation 318 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:438->./sift.h:136]   --->   Operation 318 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_37 : Operation 319 [1/1] (0.97ns)   --->   "store i32 %src_rows_read_2, i32* %gauss_pyr_rows" [./sift.h:115]   --->   Operation 319 'store' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_37 : Operation 320 [1/1] (0.97ns)   --->   "store i32 %src_cols_read_2, i32* %gauss_pyr_cols" [./sift.h:115]   --->   Operation 320 'store' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_37 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader.backedge"   --->   Operation 321 'br' <Predicate = (!tmp_i)> <Delay = 0.00>

State 38 <SV = 4> <Delay = 3.28>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %2 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 322 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%j_i_cast = zext i31 %j_i to i32" [./type.h:438->./sift.h:136]   --->   Operation 323 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (1.31ns)   --->   "%tmp_1677_i = icmp slt i32 %j_i_cast, %src_cols_read_2" [./type.h:438->./sift.h:136]   --->   Operation 324 'icmp' 'tmp_1677_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 325 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [./type.h:438->./sift.h:136]   --->   Operation 326 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %tmp_1677_i, label %2, label %.preheader10.loopexit" [./type.h:438->./sift.h:136]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_1316 = trunc i31 %j_i to i18" [./type.h:441->./sift.h:136]   --->   Operation 328 'trunc' 'tmp_1316' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (1.28ns)   --->   "%tmp_278 = add i18 %tmp_277_cast, %tmp_1316" [./type.h:441->./sift.h:136]   --->   Operation 329 'add' 'tmp_278' <Predicate = (tmp_1677_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_278_cast = zext i18 %tmp_278 to i64" [./type.h:441->./sift.h:136]   --->   Operation 330 'zext' 'tmp_278_cast' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [65536 x i32]* %src_val_V, i64 0, i64 %tmp_278_cast" [./type.h:441->./sift.h:136]   --->   Operation 331 'getelementptr' 'src_val_V_addr' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 332 [2/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./type.h:441->./sift.h:136]   --->   Operation 332 'load' 'src_val_V_load' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>

State 39 <SV = 5> <Delay = 3.99>
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_i_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)" [./type.h:438->./sift.h:136]   --->   Operation 333 'specregionbegin' 'tmp_i_217' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:440->./sift.h:136]   --->   Operation 334 'specpipeline' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 335 [1/1] (0.00ns)   --->   "%gauss_pyr_0_val_V_a = getelementptr [65536 x i32]* %gauss_pyr_0_val_V, i64 0, i64 %tmp_278_cast" [./type.h:441->./sift.h:136]   --->   Operation 335 'getelementptr' 'gauss_pyr_0_val_V_a' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 336 [1/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./type.h:441->./sift.h:136]   --->   Operation 336 'load' 'src_val_V_load' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_39 : Operation 337 [1/1] (1.99ns)   --->   "store i32 %src_val_V_load, i32* %gauss_pyr_0_val_V_a, align 4" [./type.h:441->./sift.h:136]   --->   Operation 337 'store' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_i_217)" [./type.h:442->./sift.h:136]   --->   Operation 338 'specregionend' 'empty' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:438->./sift.h:136]   --->   Operation 339 'br' <Predicate = (tmp_1677_i)> <Delay = 0.00>

State 40 <SV = 5> <Delay = 0.00>
ST_40 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('sig.V', ./sift.h:121) [43]  (0 ns)
	'getelementptr' operation ('sig_V_addr', ./sift.h:122) [44]  (0 ns)
	'store' operation (./sift.h:122) of constant 104857 on array 'sig.V', ./sift.h:121 [45]  (1.09 ns)

 <State 2>: 1.1ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', ./sift.h:127) [49]  (0.639 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('y', ./sift.h:128) [55]  (8.29 ns)

 <State 4>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('y', ./sift.h:128) [55]  (8.29 ns)

 <State 5>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 6>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 7>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 8>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 9>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 10>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 11>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 12>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 13>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 14>: 8.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.49 ns)

 <State 15>: 8.13ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128) to 'pow_generic<float>' [56]  (8.13 ns)

 <State 16>: 6.69ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:128) [57]  (2.66 ns)
	'sub' operation ('F2', ./sift.h:128) [69]  (1.27 ns)
	'add' operation ('tmp_591', ./sift.h:128) [71]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:128) [73]  (0.557 ns)
	'icmp' operation ('icmp', ./sift.h:128) [79]  (0.946 ns)

 <State 17>: 8.58ns
The critical path consists of the following:
	'or' operation ('sel_tmp6_demorgan', ./sift.h:128) [87]  (0.464 ns)
	'or' operation ('sel_tmp21_demorgan', ./sift.h:128) [93]  (0 ns)
	'xor' operation ('sel_tmp21', ./sift.h:128) [94]  (0 ns)
	'and' operation ('sel_tmp22', ./sift.h:128) [95]  (0.464 ns)
	'select' operation ('newSel', ./sift.h:128) [96]  (2.17 ns)
	'select' operation ('newSel26', ./sift.h:128) [100]  (0 ns)
	'select' operation ('newSel27', ./sift.h:128) [102]  (0.457 ns)
	'mul' operation ('__Val2__', ./sift.h:128) [104]  (5.02 ns)

 <State 18>: 5.02ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ./sift.h:129) [107]  (5.02 ns)

 <State 19>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_834_cast', ./sift.h:130) [111]  (5.02 ns)
	'sub' operation ('__Val2__', ./sift.h:130) [113]  (1.66 ns)

 <State 20>: 8.55ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.55 ns)

 <State 21>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 22>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 23>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 24>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 25>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 26>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 27>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 28>: 8.72ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.72 ns)

 <State 29>: 8.11ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130) to 'sqrt_fixed<32, 16>' [115]  (8.11 ns)

 <State 30>: 1.09ns
The critical path consists of the following:
	'getelementptr' operation ('sig_V_addr_2', ./sift.h:130) [116]  (0 ns)
	'store' operation (./sift.h:130) of variable 'p_trunc_ext_cast', ./sift.h:130 on array 'sig.V', ./sift.h:121 [118]  (1.09 ns)

 <State 31>: 1.57ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ./sift.h:134) [151]  (0.639 ns)
	blocking operation 0.928 ns on control path)

 <State 32>: 6.34ns
The critical path consists of the following:
	'load' operation ('sig_V_load', ./sift.h:139) on array 'sig.V', ./sift.h:121 [174]  (1.09 ns)
	'sub' operation ('tmp_605', ./sift.h:139) [178]  (1.43 ns)
	'select' operation ('__Val2__', ./sift.h:139) [179]  (0.396 ns)
	'cttz' operation ('num_zeros', ./sift.h:139) [182]  (1.63 ns)
	'shl' operation ('tmp32.V', ./sift.h:139) [183]  (1.79 ns)

 <State 33>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:139) [184]  (8.29 ns)

 <State 34>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./sift.h:139) [184]  (8.29 ns)

 <State 35>: 3.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_606', ./sift.h:139) [187]  (0.987 ns)
	'add' operation ('p_Repl2_81_trunc', ./sift.h:139) [191]  (1.82 ns)
	'select' operation ('p_03_i', ./sift.h:139) [195]  (0.457 ns)

 <State 36>: 2.09ns
The critical path consists of the following:
	'load' operation ('write_flag_load_1') on local variable 'write_flag' [168]  (0 ns)
	'mux' operation ('write_flag_1', ./sift.h:134) [203]  (1.11 ns)
	'store' operation (./sift.h:134) of variable 'write_flag_1', ./sift.h:134 on local variable 'write_flag' [229]  (0.978 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', ./type.h:437->./sift.h:136) [259]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 38>: 3.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:438->./sift.h:136) [268]  (0 ns)
	'add' operation ('tmp_278', ./type.h:441->./sift.h:136) [278]  (1.29 ns)
	'getelementptr' operation ('src_val_V_addr', ./type.h:441->./sift.h:136) [280]  (0 ns)
	'load' operation ('src_val_V_load', ./type.h:441->./sift.h:136) on array 'src_val_V' [282]  (2 ns)

 <State 39>: 4ns
The critical path consists of the following:
	'load' operation ('src_val_V_load', ./type.h:441->./sift.h:136) on array 'src_val_V' [282]  (2 ns)
	'store' operation (./type.h:441->./sift.h:136) of variable 'src_val_V_load', ./type.h:441->./sift.h:136 on array 'gauss_pyr_0_val_V' [283]  (2 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
