INFO-FLOW: Workspace G:/xilinx_summer/project/gray_filter/gray_filter/solution1 opened at Fri Jul 31 10:04:23 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.131 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.192 sec.
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.196 sec.
Command     ap_source done; 0.197 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_bind -effort=medium 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Command   open_solution done; 0.408 sec.
Execute   set_part xc7z020clg400-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_bind -effort medium 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'gray_filter/src/ov5640_rgb2gray.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gray_filter/src/ov5640_rgb2gray.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gray_filter/src/ov5640_rgb2gray.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/zynq_zhengdian/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gray_filter/src/ov5640_rgb2gray.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot" -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp" 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/zynq_zhengdian/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gray_filter/src/ov5640_rgb2gray.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp
Command       clang done; 1.223 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.005 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/zynq_zhengdian/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot" -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp"  -o "G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/zynq_zhengdian/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/useless.bc
Command       clang done; 3.942 sec.
INFO-FLOW: Done: GCC PP time: 7.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp std=gnu++98 -directive=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.143 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp std=gnu++98 -directive=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/all.directive.json -quiet -fix-errors G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.105 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_rgb2gray.pp.0.cpp.diag.yml G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_rgb2gray.pp.0.cpp.out.log 2> G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/xilinx-dataflow-lawyer.ov5640_rgb2gray.pp.0.cpp.err.log 
Command       ap_eval done; 1.057 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/tidy-3.1.ov5640_rgb2gray.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/tidy-3.1.ov5640_rgb2gray.pp.0.cpp.out.log 2> G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/tidy-3.1.ov5640_rgb2gray.pp.0.cpp.err.log 
Command         ap_eval done; 1.387 sec.
Execute         ap_eval exec -ignorestderr D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/xilinx-legacy-rewriter.ov5640_rgb2gray.pp.0.cpp.out.log 2> G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/xilinx-legacy-rewriter.ov5640_rgb2gray.pp.0.cpp.err.log 
Command         ap_eval done; 1.079 sec.
Command       tidy_31 done; 2.483 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.471 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/zynq_zhengdian/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot" -I "D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.bc" 
INFO-FLOW: exec D:/zynq_zhengdian/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/zynq_zhengdian/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot -I D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.bc
Command       clang done; 4.139 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_rgb2gray.g.bc -hls-opt -except-internalize ov5640_GaussianBlur -LD:/zynq_zhengdian/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.007 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 105.113 ; gain = 37.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 105.113 ; gain = 37.758
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.pp.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.068 sec.
Execute         llvm-ld G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/zynq_zhengdian/Vivado/2018.3/win64/lib -lfloatconversion -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.514 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ov5640_GaussianBlur -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.0.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<480, 800, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<480, 800, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::init' into 'hls::Mat<480, 800, 4096>::Mat.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::init' into 'hls::Mat<480, 800, 0>::Mat.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 480, 800, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::write' into 'hls::Mat<480, 800, 4096>::operator<<' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::operator<<' into 'hls::Merge<480, 800, 0, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1730).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 480, 800, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::read' into 'hls::Mat<480, 800, 4096>::operator>>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 480, 800, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 4096>::operator>>' into 'hls::Split<480, 800, 4096, 0>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1625).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::write' into 'hls::Mat<480, 800, 0>::operator<<' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator<<' into 'hls::Split<480, 800, 4096, 0>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1628).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator<<' into 'hls::Split<480, 800, 4096, 0>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1627).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator<<' into 'hls::Split<480, 800, 4096, 0>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1626).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 800, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::read' into 'hls::Mat<480, 800, 0>::operator>>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator>>' into 'hls::Merge<480, 800, 0, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1729).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator>>' into 'hls::Merge<480, 800, 0, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1728).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<480, 800, 0>::operator>>' into 'hls::Merge<480, 800, 0, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1727).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 480, 800, 4096>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 2.964 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 328.047 ; gain = 260.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.1.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<28, 14, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 480, 800>' into 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
Command         transform done; 1.278 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.2.prechk.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.267 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 379.949 ; gain = 312.594
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.g.1.bc to G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.1.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_B.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_G.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_R.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_0.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1622) in function 'hls::Split<480, 800, 4096, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1724) in function 'hls::Merge<480, 800, 0, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 480, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 480, 800, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Split<480, 800, 4096, 0>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Merge<480, 800, 0, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 480, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 480, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 480, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 480, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_0.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_R.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_G.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_B.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_R_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_G_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_B_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_1.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1616) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1717) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1718) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_0.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_R.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_G.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_B.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_R_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_G_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_B_f.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_1.data_stream.V' (gray_filter/src/ov5640_rgb2gray.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<28, 14, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 480, 800>' into 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>162' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 480, 800>' into 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>163' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 480, 800>' into 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ov5640_GaussianBlur', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 480, 800, 4096>'
	 'hls::Split<480, 800, 4096, 0>'
	 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>162'
	 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>163'
	 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>'
	 'hls::Merge<480, 800, 0, 4096>'
	 'hls::Mat2AXIvideo<24, 480, 800, 4096>'.
Command         transform done; 3.146 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.1.tmp.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 802 for loop 'loop_width' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 483 to 482 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 482 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)...4 expression(s) balanced.
Command         transform done; 1.476 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 488.352 ; gain = 420.996
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.2.bc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Split<480, 800, 4096, 0>' to 'Split' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Merge<480, 800, 0, 4096>' to 'Merge' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 480, 800, 4096>' to 'Mat2AXIvideo' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>163' to 'GaussianBlur163' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>162' to 'GaussianBlur162' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<3, 3, 0, 0, 480, 800>' to 'GaussianBlur' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 480, 800, 3, 3>' to 'Filter2D' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 480, 800, 4096>' to 'AXIvideo2Mat' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 2.408 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 585.629 ; gain = 518.273
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.173 sec.
Command     elaborate done; 38.249 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ov5640_GaussianBlur' ...
Execute       ap_set_top_model ov5640_GaussianBlur 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list ov5640_GaussianBlur -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ov5640_GaussianBlur 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Merge 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model GaussianBlur163 
Execute       preproc_iomode -model GaussianBlur162 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Split 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list ov5640_GaussianBlur -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Split ...
Execute       set_default_model Split 
Execute       apply_spec_resource_limit Split 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : GaussianBlur162 ...
Execute       set_default_model GaussianBlur162 
Execute       apply_spec_resource_limit GaussianBlur162 
INFO-FLOW: Configuring Module : GaussianBlur163 ...
Execute       set_default_model GaussianBlur163 
Execute       apply_spec_resource_limit GaussianBlur163 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : Merge ...
Execute       set_default_model Merge 
Execute       apply_spec_resource_limit Merge 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : ov5640_GaussianBlur ...
Execute       set_default_model ov5640_GaussianBlur 
Execute       apply_spec_resource_limit ov5640_GaussianBlur 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Split ...
Execute       set_default_model Split 
Execute       cdfg_preprocess -model Split 
Execute       rtl_gen_preprocess Split 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: GaussianBlur162 ...
Execute       set_default_model GaussianBlur162 
Execute       cdfg_preprocess -model GaussianBlur162 
Execute       rtl_gen_preprocess GaussianBlur162 
INFO-FLOW: Preprocessing Module: GaussianBlur163 ...
Execute       set_default_model GaussianBlur163 
Execute       cdfg_preprocess -model GaussianBlur163 
Execute       rtl_gen_preprocess GaussianBlur163 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: Merge ...
Execute       set_default_model Merge 
Execute       cdfg_preprocess -model Merge 
Execute       rtl_gen_preprocess Merge 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: ov5640_GaussianBlur ...
Execute       set_default_model ov5640_GaussianBlur 
Execute       cdfg_preprocess -model ov5640_GaussianBlur 
Execute       rtl_gen_preprocess ov5640_GaussianBlur 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 40.376 seconds; current allocated memory: 514.838 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 514.925 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.522 sec.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 515.159 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 515.533 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Split 
Execute       schedule -model Split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.544 sec.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 515.642 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.sched.adb -f 
INFO-FLOW: Finish scheduling Split.
Execute       set_default_model Split 
Execute       bind -model Split 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Split
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 515.846 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.verbose.bind.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.bind.adb -f 
INFO-FLOW: Finish binding Split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.674ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Filter2D' consists of the following:
	'load' operation ('src_kernel_win_0_va_10', D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) on local variable 'src_kernel_win[0].val[0][1]' [181]  (0 ns)
	'mul' operation of DSP[221] ('r_V_41_2', D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [218]  (2.82 ns)
	'add' operation of DSP[221] ('tmp4', D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [221]  (2.73 ns)
	'add' operation ('tmp3', D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [223]  (1.69 ns)
	'add' operation ('sum_V_2', D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [225]  (3.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.435 sec.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 516.772 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Command       report done; 0.123 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 517.526 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.329 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur162 
Execute       schedule -model GaussianBlur162 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 517.629 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur162.
Execute       set_default_model GaussianBlur162 
Execute       bind -model GaussianBlur162 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur162
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 517.719 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.verbose.bind.rpt -verbose -f 
Command       report done; 0.203 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur162.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur163 
Execute       schedule -model GaussianBlur163 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 517.815 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur163.
Execute       set_default_model GaussianBlur163 
Execute       bind -model GaussianBlur163 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur163
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 517.868 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.verbose.bind.rpt -verbose -f 
Command       report done; 0.212 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur163.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 517.949 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 518.038 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt -verbose -f 
Command       report done; 0.249 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Merge 
Execute       schedule -model Merge 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.508 sec.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 518.221 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.sched.adb -f 
INFO-FLOW: Finish scheduling Merge.
Execute       set_default_model Merge 
Execute       bind -model Merge 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Merge
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 518.450 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.verbose.bind.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.bind.adb -f 
INFO-FLOW: Finish binding Merge.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.288 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 518.576 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 518.840 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ov5640_GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ov5640_GaussianBlur 
Execute       schedule -model ov5640_GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 519.025 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.verbose.sched.rpt -verbose -f 
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.sched.adb -f 
INFO-FLOW: Finish scheduling ov5640_GaussianBlur.
Execute       set_default_model ov5640_GaussianBlur 
Execute       bind -model ov5640_GaussianBlur 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ov5640_GaussianBlur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.354 sec.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 520.008 MB.
Execute       report -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.verbose.bind.rpt -verbose -f 
Command       report done; 0.637 sec.
Execute       db_write -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding ov5640_GaussianBlur.
Execute       get_model_list ov5640_GaussianBlur -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Split 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess GaussianBlur162 
Execute       rtl_gen_preprocess GaussianBlur163 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess Merge 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess ov5640_GaussianBlur 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 520.391 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model Block__proc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 521.419 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Split -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Split'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 521.738 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Split -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/Split -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl Split -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/Split 
Execute       gen_rtl Split -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/Split 
Execute       gen_tb_info Split -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model Split -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Split_csynth.rpt -f 
Execute       report -model Split -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Split_csynth.xml -f -x 
Execute       report -model Split -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.verbose.rpt -verbose -f 
Execute       db_write -model Split -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_GaussianBlur_mux_32_8_1_1' to 'ov5640_GaussianBleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_GaussianBlur_mul_mul_14ns_8ns_21_1_1' to 'ov5640_GaussianBlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_GaussianBlur_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_1' to 'ov5640_GaussianBlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_GaussianBlur_mac_muladd_11ns_8ns_21ns_21_1_1' to 'ov5640_GaussianBlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ov5640_GaussianBlur_mac_muladd_11ns_8ns_24ns_25_1_1' to 'ov5640_GaussianBlibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ov5640_GaussianBleOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_GaussianBlfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_GaussianBlg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_GaussianBlhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ov5640_GaussianBlibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.161 sec.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 523.218 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/Filter2D -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model Filter2D -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.358 sec.
Execute       db_write -model Filter2D -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.189 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur162 -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur162'.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 523.769 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur162 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/GaussianBlur162 -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl GaussianBlur162 -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/GaussianBlur162 
Execute       gen_rtl GaussianBlur162 -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/GaussianBlur162 
Execute       gen_tb_info GaussianBlur162 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162 -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model GaussianBlur162 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur162_csynth.rpt -f 
Execute       report -model GaussianBlur162 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur162_csynth.xml -f -x 
Execute       report -model GaussianBlur162 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.verbose.rpt -verbose -f 
Command       report done; 0.195 sec.
Execute       db_write -model GaussianBlur162 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur163 -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur163'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 524.024 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur163 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/GaussianBlur163 -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl GaussianBlur163 -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/GaussianBlur163 
Execute       gen_rtl GaussianBlur163 -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/GaussianBlur163 
Execute       gen_tb_info GaussianBlur163 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163 -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model GaussianBlur163 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur163_csynth.rpt -f 
Execute       report -model GaussianBlur163 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur163_csynth.xml -f -x 
Execute       report -model GaussianBlur163 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.verbose.rpt -verbose -f 
Command       report done; 0.195 sec.
Execute       db_write -model GaussianBlur163 -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 524.232 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/GaussianBlur -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/GaussianBlur 
Execute       gen_tb_info GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur_csynth.rpt -f 
Execute       report -model GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/GaussianBlur_csynth.xml -f -x 
Execute       report -model GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.verbose.rpt -verbose -f 
Command       report done; 0.197 sec.
Execute       db_write -model GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Merge -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Merge'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 524.615 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Merge -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/Merge -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl Merge -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/Merge 
Execute       gen_rtl Merge -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/Merge 
Execute       gen_tb_info Merge -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model Merge -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Merge_csynth.rpt -f 
Execute       report -model Merge -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Merge_csynth.xml -f -x 
Execute       report -model Merge -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.verbose.rpt -verbose -f 
Execute       db_write -model Merge -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 525.475 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ov5640_GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ov5640_GaussianBlur -vendor xilinx -mg_file G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ov5640_GaussianBlur/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'ov5640_GaussianBlur' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur162_U0' to 'start_for_GaussiajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur163_U0' to 'start_for_GaussiakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_GaussialbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXImb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ov5640_GaussianBlur'.
Command       create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 526.649 MB.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       gen_rtl ov5640_GaussianBlur -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/systemc/ov5640_GaussianBlur -synmodules Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur 
Execute       gen_rtl ov5640_GaussianBlur -istop -style xilinx -f -lang vhdl -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/vhdl/ov5640_GaussianBlur 
Execute       gen_rtl ov5640_GaussianBlur -istop -style xilinx -f -lang vlog -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/verilog/ov5640_GaussianBlur 
Execute       export_constraint_db -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl -f -tool general 
Execute       report -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.design.xml -verbose -f -dv 
Command       report done; 0.387 sec.
Execute       report -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.115 sec.
Execute       gen_tb_info ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur -p G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db 
Execute       report -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/ov5640_GaussianBlur_csynth.rpt -f 
Execute       report -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/syn/report/ov5640_GaussianBlur_csynth.xml -f -x 
Execute       report -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.verbose.rpt -verbose -f 
Command       report done; 0.664 sec.
Execute       db_write -model ov5640_GaussianBlur -o G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.adb -f 
Execute       sc_get_clocks ov5640_GaussianBlur 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain ov5640_GaussianBlur 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Split] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component ov5640_GaussianBleOg.
INFO-FLOW: Append model ov5640_GaussianBleOg
INFO-FLOW: Found component ov5640_GaussianBlfYi.
INFO-FLOW: Append model ov5640_GaussianBlfYi
INFO-FLOW: Found component ov5640_GaussianBlg8j.
INFO-FLOW: Append model ov5640_GaussianBlg8j
INFO-FLOW: Found component ov5640_GaussianBlhbi.
INFO-FLOW: Append model ov5640_GaussianBlhbi
INFO-FLOW: Found component ov5640_GaussianBlibs.
INFO-FLOW: Append model ov5640_GaussianBlibs
INFO-FLOW: Found component Filter2D_k_buf_0_bkb.
INFO-FLOW: Append model Filter2D_k_buf_0_bkb
INFO-FLOW: Handling components in module [GaussianBlur162] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
INFO-FLOW: Handling components in module [GaussianBlur163] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Handling components in module [Merge] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [ov5640_GaussianBlur] ... 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w10_d5_A.
INFO-FLOW: Append model fifo_w10_d5_A
INFO-FLOW: Found component fifo_w11_d5_A.
INFO-FLOW: Append model fifo_w11_d5_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component start_for_Merge_U0.
INFO-FLOW: Append model start_for_Merge_U0
INFO-FLOW: Found component start_for_Split_U0.
INFO-FLOW: Append model start_for_Split_U0
INFO-FLOW: Found component start_for_GaussiajbC.
INFO-FLOW: Append model start_for_GaussiajbC
INFO-FLOW: Found component start_for_GaussiakbM.
INFO-FLOW: Append model start_for_GaussiakbM
INFO-FLOW: Found component start_for_GaussialbW.
INFO-FLOW: Append model start_for_GaussialbW
INFO-FLOW: Found component start_for_Mat2AXImb6.
INFO-FLOW: Append model start_for_Mat2AXImb6
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Split
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model GaussianBlur162
INFO-FLOW: Append model GaussianBlur163
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model Merge
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model ov5640_GaussianBlur
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ov5640_GaussianBleOg ov5640_GaussianBlfYi ov5640_GaussianBlg8j ov5640_GaussianBlhbi ov5640_GaussianBlibs Filter2D_k_buf_0_bkb fifo_w10_d2_A fifo_w11_d2_A fifo_w10_d5_A fifo_w11_d5_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w11_d2_A start_for_Merge_U0 start_for_Split_U0 start_for_GaussiajbC start_for_GaussiakbM start_for_GaussialbW start_for_Mat2AXImb6 Block_proc AXIvideo2Mat Split Filter2D GaussianBlur162 GaussianBlur163 GaussianBlur Merge Mat2AXIvideo ov5640_GaussianBlur
INFO-FLOW: To file: write model ov5640_GaussianBleOg
INFO-FLOW: To file: write model ov5640_GaussianBlfYi
INFO-FLOW: To file: write model ov5640_GaussianBlg8j
INFO-FLOW: To file: write model ov5640_GaussianBlhbi
INFO-FLOW: To file: write model ov5640_GaussianBlibs
INFO-FLOW: To file: write model Filter2D_k_buf_0_bkb
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w10_d5_A
INFO-FLOW: To file: write model fifo_w11_d5_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model start_for_Merge_U0
INFO-FLOW: To file: write model start_for_Split_U0
INFO-FLOW: To file: write model start_for_GaussiajbC
INFO-FLOW: To file: write model start_for_GaussiakbM
INFO-FLOW: To file: write model start_for_GaussialbW
INFO-FLOW: To file: write model start_for_Mat2AXImb6
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Split
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model GaussianBlur162
INFO-FLOW: To file: write model GaussianBlur163
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model Merge
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model ov5640_GaussianBlur
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d G:/xilinx_summer/project/gray_filter/gray_filter/solution1
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.102 sec.
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.154 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.157 sec.
Command       ap_source done; 0.157 sec.
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_k_buf_0_bkb_ram (RAM)' using block RAMs.
Command       ap_source done; 0.184 sec.
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c_U(fifo_w10_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c_U(fifo_w11_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_rows_V_c20_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_0_cols_V_c21_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_B_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_G_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_R_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_B_f_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_G_f_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_R_f_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_rows_V_c22_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_1_cols_V_c23_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Merge_U0_U(start_for_Merge_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Split_U0_U(start_for_Split_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GaussiajbC_U(start_for_GaussiajbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GaussiakbM_U(start_for_GaussiakbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_GaussialbW_U(start_for_GaussialbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXImb6_U(start_for_Mat2AXImb6)' using Shift Registers.
Command       ap_source done; 0.565 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d G:/xilinx_summer/project/gray_filter/gray_filter/solution1
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.103 sec.
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.153 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.157 sec.
Command       ap_source done; 0.157 sec.
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ov5640_GaussianBlur xml_exists=0
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=42 #gSsdmPorts=28
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
Execute       sc_get_clocks ov5640_GaussianBlur 
Execute       source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 605.656 ; gain = 538.301
INFO: [SYSC 207-301] Generating SystemC RTL for ov5640_GaussianBlur.
INFO: [VHDL 208-304] Generating VHDL RTL for ov5640_GaussianBlur.
INFO: [VLOG 209-307] Generating Verilog RTL for ov5640_GaussianBlur.
Command     autosyn done; 18.211 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 56.481 sec.
Command ap_source done; 57.012 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/xilinx_summer/project/gray_filter/gray_filter/solution1 opened at Fri Jul 31 10:05:56 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.131 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.226 sec.
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.23 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-2 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_bind -effort=medium 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Command   open_solution done; 0.434 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.133 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.192 sec.
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.197 sec.
Command     ap_source done; 0.197 sec.
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.177 sec.
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ov5640_GaussianBlur xml_exists=1
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur162.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur163.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Merge.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.compgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ov5640_GaussianBlur
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ov5640_GaussianBlur
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.rtl_wrap.cfg.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.constraint.tcl 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/ov5640_GaussianBlur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source G:/xilinx_summer/project/gray_filter/gray_filter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.184 sec.
Execute           source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.302 sec.
Execute         source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.308 sec.
Command     ap_source done; 0.309 sec.
Execute     source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/zynq_zhengdian/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec G:/xilinx_summer/project/gray_filter/gray_filter/solution1/impl/ip/pack.bat
Command   export_design done; 33.393 sec.
Command ap_source done; 33.833 sec.
Execute cleanup_all 
