$date\n\tTue Nov 18 12:35:01 2025\n$end\n$version\n\tIcarus Verilog\n$end\n$timescale\n\t1s\n$end\n$scope module tb_blink $end\n$var wire 4 ! led [3:0] $end\n$var reg 1 \" clk $end\n$var reg 1 # rst $end\n$scope module dut $end\n$var wire 1 \" clk $end\n$var wire 1 # rst $end\n$var reg 4 $ led [3:0] $end\n$upscope $end\n$upscope $end\n$enddefinitions $end\n#0\n$dumpvars\nbx $\n1#\n0\"\nbx !\n$end\n#5\nb1 !\nb1 $\n1\"\n#10\n0\"\n#15\n1\"\n#20\n0\"\n0#\n#25\nb10 !\nb10 $\n1\"\n#30\n0\"\n#35\nb100 !\nb100 $\n1\"\n#40\n0\"\n#45\nb1000 !\nb1000 $\n1\"\n#50\n0\"\n#55\nb1 !\nb1 $\n1\"\n#60\n0\"\n#65\nb10 !\nb10 $\n1\"\n#70\n0\"\n#75\nb100 !\nb100 $\n1\"\n#80\n0\"\n#85\nb1000 !\nb1000 $\n1\"\n#90\n0\"\n#95\nb1 !\nb1 $\n1\"\n#100\n0\"\n#105\nb10 !\nb10 $\n1\"\n#110\n0\"\n#115\nb100 !\nb100 $\n1\"\n#120\n0\"\n#125\nb1000 !\nb1000 $\n1\"\n#130\n0\"\n#135\nb1 !\nb1 $\n1\"\n#140\n0\"\n#145\nb10 !\nb10 $\n1\"\n#150\n0\"\n#155\nb100 !\nb100 $\n1\"\n#160\n0\"\n#165\nb1000 !\nb1000 $\n1\"\n#170\n0\"\n#175\nb1 !\nb1 $\n1\"\n#180\n0\"\n#185\nb10 !\nb10 $\n1\"\n#190\n0\"\n#195\nb100 !\nb100 $\n1\"\n#200\n0\"\n#205\nb1000 !\nb1000 $\n1\"\n#210\n0\"\n#215\nb1 !\nb1 $\n1\"\n#220\n0\"\n"