#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct  3 08:43:20 2024
# Process ID: 26101
# Current directory: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_clk_divider_0_0_synth_1
# Command line: vivado -log UART2PWM_clk_divider_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART2PWM_clk_divider_0_0.tcl
# Log file: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_clk_divider_0_0_synth_1/UART2PWM_clk_divider_0_0.vds
# Journal file: /home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_clk_divider_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source UART2PWM_clk_divider_0_0.tcl -notrace
Command: synth_design -top UART2PWM_clk_divider_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART2PWM_clk_divider_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26214
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2364.621 ; gain = 0.000 ; free physical = 16360 ; free virtual = 25136
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_clk_divider_0_0' [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_clk_divider_0_0/synth/UART2PWM_clk_divider_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/clk_divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/clk_divider.vhd:13]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_clk_divider_0_0' (2#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_clk_divider_0_0/synth/UART2PWM_clk_divider_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2371.516 ; gain = 6.895 ; free physical = 16398 ; free virtual = 25175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.359 ; gain = 21.738 ; free physical = 17083 ; free virtual = 25859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2394.363 ; gain = 29.742 ; free physical = 17082 ; free virtual = 25858
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2403.270 ; gain = 38.648 ; free physical = 17104 ; free virtual = 25881
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16886 ; free virtual = 25666
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16884 ; free virtual = 25664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16885 ; free virtual = 25665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     5|
|7     |FDCE |     8|
|8     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    23|
|2     |  inst   |clk_divider |    23|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16875 ; free virtual = 25656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.934 ; gain = 216.312 ; free physical = 16878 ; free virtual = 25659
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.941 ; gain = 216.312 ; free physical = 16878 ; free virtual = 25659
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.871 ; gain = 0.000 ; free physical = 16957 ; free virtual = 25737
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.523 ; gain = 0.000 ; free physical = 16869 ; free virtual = 25650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.523 ; gain = 361.008 ; free physical = 17013 ; free virtual = 25793
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_clk_divider_0_0_synth_1/UART2PWM_clk_divider_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_clk_divider_0_0_synth_1/UART2PWM_clk_divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART2PWM_clk_divider_0_0_utilization_synth.rpt -pb UART2PWM_clk_divider_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 08:43:38 2024...
