strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f33177234d0>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'amount', 'data']"];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3317723ed0>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:AL" -> "11:IF"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f33176cee90>",
		fillcolor=cadetblue,
		label="12:BS
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f33176cee90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"12:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"11:IF" -> "12:BS"	[cond="['load']",
		label=load,
		lineno=11];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3317731050>",
		fillcolor=cadetblue,
		label="14:BS
out = (data << amount) | (data >> 32 - amount);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3317731050>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:IF" -> "14:BS"	[cond="['load']",
		label="!(load)",
		lineno=11];
	"14:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
}
