// Seed: 3500873698
module module_0 #(
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd75
);
  logic _id_1;
  ;
  supply0 [id_1 : id_1] _id_2 = 1;
  supply1 [id_2  ==  -1 : id_1] id_3 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd21,
    parameter id_6  = 32'd59,
    parameter id_7  = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17
);
  input wire _id_17;
  output logic [7:0] id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire _id_7;
  output wire _id_6;
  inout wire id_5;
  output supply0 id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_4 = -1;
  logic [-1 : id_6] id_18;
  assign id_1 = 1;
  wire [1 'b0 |  id_17 : -1  +  id_7] id_19;
endmodule
