# compile vhdl design source files
vhdl lcdf_vhdl  \
"../../../../Lab3.srcs/sources_1/new/func_prims.vhd" \

vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/D_latch_enable_behavioral.vhd" \
"../../../../Lab3.srcs/sources_1/new/D_latch_enable_param.vhd" \
"../../../../Lab3.srcs/sources_1/new/D_latch_enable_structural.vhd" \
"../../../../Lab3.srcs/sources_1/new/RS-latch.vhd" \
"../../../../Lab3.srcs/sim_1/new/D_latch_enable_sim.vhd" \

# Do not sort compile order
nosort
