Hi ğŸ‘‹
Iâ€™m Rajshekhar S Hiremath

VLSI | Physical Design Engineer | RTL-to-GDSII Enthusiast ğŸ‡®ğŸ‡³

ğŸŒ± Currently deepening my skills in Advanced Physical Design

ğŸ›  Hands-on experience with complete RTL-to-GDSII flow using Synopsys tools and OpenLane

ğŸ’» Actively building and documenting VLSI & Physical Design projects on GitHub

ğŸŒ Check out my work & portfolio: https://rajhiremath-portfolio.lovable.app/

ğŸ’¬ Happy to discuss Physical Design flow, Synthesis, OpenLane, and VLSI job preparation

ğŸ“§ Reach me at raj.hiremath2004@gmail.com

âš¡ Fun fact: I enjoy explaining VLSI concepts in a simple and practical way, based on real learning experience

ğŸ§° Technical Stack

Languages & Tools:
TCL | Linux | GVim

EDA & Flow Experience:
Synopsys (DC, ICC2, PrimeTime) | OpenLane | Yosys
