# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" \

sv xil_defaultlib  \
"../../../../../hdl/recorder.sv" \
"../../../../../sim/recorder_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
