
INFO (TDA-005): Command Line Invocation: 
            build_model -cell rca -designtop rca -allowmissingmodules no -workdir /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts -designsource /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/rca.test_netlist.v -stdout summary -techlib ../LIB_VERILOG/slow_vdd1v0_basicCells.v  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002_1, built Feb 26 2021 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_build_model_032724195037-144525000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Wednesday Mar 27 19:50:37 2024  IST
            Host machine is centos.localdomain, x86_64 running Linux 4.18.0-408.el8.x86_64.
            This job is process number 449219.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts

            -designtop rca
            -TECHLIB ../LIB_VERILOG/slow_vdd1v0_basicCells.v
            -LOGFILE /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_build_model_032724195037-144525000
            -STDOUT summary
            -DESIGNSOURCE /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/rca.test_netlist.v
          + -allowmissingmodules no
[end TDA_009]
INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "/home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/rca.test_netlist.v"
Search Order  2:  "../LIB_VERILOG/slow_vdd1v0_basicCells.v"



Reading Verilog data from /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/rca.test_netlist.v

Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from ../LIB_VERILOG/slow_vdd1v0_basicCells.v

Verilog Parser complete - 489 modules, 1844 gates, 14 user defined primitives.



INFO (TEI-196): Build Model - Hierarchical Model Build starting: [end TEI_196] 

WARNING (TEI-110): Pin 'P01DATA' of 'cell LATCH_udp_2' has no external net connection for any usage in the design. Cell contents file: '../LIB_VERILOG/slow_vdd1v0_basicCells.v'.  [end TEI_110] 
WARNING (TEI-110): Pin 'v' of 'cell altos_dff' has no external net connection for any usage in the design. Cell contents file: '/home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/LIB_VERILOG/slow_vdd1v0_basicCells.v'.  [end TEI_110] 


Number of blocks in the hierarchical model is: 146.

Number of technology library cell instances in the hierarchical model is: 15.


INFO (TEI-197): Build Model - Hierarchical Model Build completed. [end TEI_197] 



INFO (TEI-198): Build Model - Flat Model Build starting: [end TEI_198] 

 defaultTIE = X
 defaultDFN = T


INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            146  Blocks                         116  Blocks
            434  Pins                           116  Nodes
            265  Nets

Primary Inputs:                      Primary Outputs:
         13  Input Only                         6  Output Only
          0  Input/Output                       0  Input/Output
         13  Total Inputs                       6  Total Outputs

Tied Nets:                           Dotted Nets:
          0  Tied to 0                          0  Two-State
          0  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
          0  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
          0  Latches


          5  Rising  Edge Flop
          5  Total Flops

         15  Technology Library Cell Instances

[end TLM_055] 
Optimization removed logic for 1 of 7 cells in this design.

Optimization removed a total of 0 tied Latch Ports.
Optimization removed a total of 0 non-controlling inputs.
Optimization removed a total of 35 dangling logic nodes.



INFO (TEI-199): Build Model - Flat Model Build completed.  [end TEI_199] 


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =          101,575,664  bytes

                      CPU Time =    0:00:00.75
                  Elapsed Time =    0:00:01.36                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 

INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 

