library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Buff is
	port ( input : in STD_LOGIC;
			 enable: in STD_Logic;
		    output : out STD_LOGIC);
end Buff;

architecture Behavioral of Buff is
begin
	process(enable)
	begin
		if(enable = '1') then
			output <= input;
		else
			output <= '0';
		end if;
	end process;
end Behavioral;