$date
	Sun Oct 23 10:12:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#581675
b1011 !
1"
#581678
b1011 &
b1011 %
1$
#581679
0"
#581682
b100010 &
b100010 %
#581686
b10001 &
b10001 %
#581690
b110100 &
b110100 %
#581694
b11010 &
b11010 %
#581698
b1101 &
b1101 %
#581702
b101000 &
b101000 %
#581706
b10100 &
b10100 %
#581710
b1010 &
b1010 %
#581714
b101 &
b101 %
#581718
b10000 &
b10000 %
#581722
b1000 &
b1000 %
#581726
b100 &
b100 %
#581730
b10 &
b10 %
#581734
b1 &
1#
b1 %
#581738
b0 &
b0 %
0#
0$
#1592994
b10000 &
b10000 %
1$
b10000 !
1"
#1592995
0"
#1592998
b1000 &
b1000 %
#1593002
b100 &
b100 %
#1593006
b10 &
b10 %
#1593010
b1 &
b1 %
1#
#1593014
b0 &
0#
b0 %
0$
#2580193
b110 !
1"
#2580194
b110 &
b110 %
1$
#2580195
0"
#2580198
b11 &
b11 %
#2580202
b1010 &
b1010 %
#2580206
b101 &
b101 %
#2580210
b10000 &
b10000 %
#2580214
b1000 &
b1000 %
#2580218
b100 &
b100 %
#2580222
b10 &
b10 %
#2580226
b1 &
b1 %
1#
#2580230
b0 &
0#
b0 %
0$
#4500012
