
*** Running vivado
    with args -log ram_arbiter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_arbiter.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ram_arbiter.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 466.648 ; gain = 183.672
Command: synth_design -top ram_arbiter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 4616
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 911.230 ; gain = 440.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_arbiter' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:324]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:285]
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:285]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:21]
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_DATA_WIDTH bound to: 8 - type: integer 
	Parameter G_REGISTERED_DATA bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'RST_N' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:84]
WARNING: [Synth 8-567] referenced signal 'RD_EN_C1' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:84]
WARNING: [Synth 8-567] referenced signal 'REQUEST_C2' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:84]
WARNING: [Synth 8-567] referenced signal 'RD_NOT_WRITE_C2' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:84]
WARNING: [Synth 8-567] referenced signal 'WR_EN_C1' should be on the sensitivity list [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:84]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ram_arbiter' (0#1) [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:324]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element TEMP_RD_DATA1_reg was removed.  [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:197]
WARNING: [Synth 8-6014] Unused sequential element TEMP_RD_DATA2_reg was removed.  [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:198]
WARNING: [Synth 8-6014] Unused sequential element ADDR_CLASHI_reg was removed.  [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:259]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1023.215 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.215 ; gain = 552.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.215 ; gain = 552.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'RESET_DONE_REG_reg' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'nx_client_write_reg' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'nx_client_read_reg' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'COUNT_reg' [E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.srcs/sources_1/new/ram_arbiter.v:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1023.215 ; gain = 552.578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 34    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 72    
	   3 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 45    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 1268.086 ; gain = 797.449
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 1268.086 ; gain = 797.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    24|
|3     |LUT1   |     2|
|4     |LUT2   |    39|
|5     |LUT3   |    37|
|6     |LUT4   |   140|
|7     |LUT5   |    46|
|8     |LUT6   |   104|
|9     |FDCE   |     6|
|10    |FDRE   |   199|
|11    |LD     |    38|
|12    |LDC    |     1|
|13    |IBUF   |    34|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   690|
|2     |  dut1   |ram     |   390|
|3     |  dut2   |arbiter |   246|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1268.090 ; gain = 797.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1270.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 38 instances
  LDC => LDCE: 1 instance 

The system cannot find the path specified.
Synth Design complete | Checksum: 72aac856
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 1311.605 ; gain = 844.957
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1311.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/downloads/.xinstall/Vivado/ram_arbiter_v2/ram_arbiter_v2.runs/synth_1/ram_arbiter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_arbiter_utilization_synth.rpt -pb ram_arbiter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 21:54:29 2023...
