Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Nov 29 15:07:31 2018
| Host         : ED434-ST10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file project_384_control_sets_placed.rpt
| Design       : project_384
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              67 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             255 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+---------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+---------------------+---------------------+------------------+----------------+
|  temp_1_reg_n_0      |                     | an_disp[1]          |                1 |              1 |
|  temp_1_reg_n_0      |                     | anode[3]_i_1_n_0    |                1 |              1 |
|  temp_1_reg_n_0      |                     | an_disp[0]          |                2 |              3 |
|  temp_2_reg_n_0_BUFG |                     |                     |                2 |              4 |
|  CLK_IBUF_BUFG       |                     |                     |                2 |              4 |
|  temp_1_reg_n_0      |                     |                     |                6 |              9 |
|  temp_2_reg_n_0_BUFG | count_d[31]_i_2_n_0 | count_d[31]_i_1_n_0 |                8 |             31 |
|  CLK_IBUF_BUFG       |                     | temp_2              |                8 |             31 |
|  CLK_IBUF_BUFG       |                     | temp_1              |                8 |             31 |
|  temp_2_reg_n_0_BUFG | count_c[31]_i_2_n_0 | count_c[31]_i_1_n_0 |                9 |             32 |
|  temp_2_reg_n_0_BUFG | count_b[31]_i_2_n_0 | count_b[31]_i_1_n_0 |                9 |             32 |
|  temp_2_reg_n_0_BUFG | enable              | disp_1              |               39 |            160 |
+----------------------+---------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 9      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


