# Single-Cycle-RISC-V-Processor-with-4-stage-pipeline
Single cycle RISC-V processor with four stage pipeline without hazard control unit
This is the Verilog code of a single cycle processor that uses 4 stage pipeline. There is no hazard control unit in this processor. The processor's instruction memory contains code to find the GCD of two numbers.
