Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Mar 25 12:53:07 2015
| Host              : sena running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -file ./Impl/TopDown/top-post-opt-timing-summary.rpt
| Design            : mkZynqTop
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.489        0.000                      0                 1736        0.199        0.000                      0                 1736        3.750        0.000                       0                   844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.000}        6.000           166.667         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.489        0.000                      0                 1736        0.199        0.000                      0                 1736        3.750        0.000                       0                   844  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 ps7_ps7_foo/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps7_ps7_foo/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.482ns (48.090%)  route 1.600ns (51.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 10.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, unplaced)         0.000     0.000    ps7_b2c_0_OUT1
                         BUFG (Prop_bufg_I_O)         0.101     0.101 r  ps7_fclk_0_c/O
                         net (fo=852, unplaced)       0.800     0.901    CLK_deleteme_unused_clock_OBUF
    PS7_X0Y0                                                          r  ps7_ps7_foo/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     2.235 r  ps7_ps7_foo/MAXIGP0WVALID
                         net (fo=5, unplaced)         0.800     3.035    top_ctrl_mux_rv_ws/ps7_ps7_foo_MAXIGP0WVALID
                         LUT3 (Prop_lut3_I0_O)        0.148     3.183 r  top_ctrl_mux_rv_ws/ps7_ps7_foo_i_5/O
                         net (fo=1, unplaced)         0.800     3.983    ps7_ps7_foo_MAXIGP0WREADY
    PS7_X0Y0             PS7                                          r  ps7_ps7_foo/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, unplaced)         0.000    10.000    ps7_b2c_0_OUT1
                         BUFG (Prop_bufg_I_O)         0.091    10.091 r  ps7_fclk_0_c/O
                         net (fo=852, unplaced)       0.760    10.851    CLK_deleteme_unused_clock_OBUF
    PS7_X0Y0                                                          r  ps7_ps7_foo/MAXIGP0ACLK
                         clock pessimism              0.010    10.861    
                         clock uncertainty           -0.302    10.559    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.087     9.472    ps7_ps7_foo
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.930%)  route 0.146ns (47.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.384ns
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, unplaced)         0.000     0.000    ps7_b2c_0_OUT1
                         BUFG (Prop_bufg_I_O)         0.026     0.026 r  ps7_fclk_0_c/O
                         net (fo=852, unplaced)       0.337     0.363    top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/CLK_deleteme_unused_clock_OBUF
                                                                      r  top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.527 r  top_lLedControllerRequestInputPipes/setLeds_requestFifo_fifo/D_OUT_reg[2]/Q
                         net (fo=2, unplaced)         0.146     0.673    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/DIB0
                         RAMD32                                       r  top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_ps7_foo/FCLKCLK[0]
                         net (fo=1, unplaced)         0.000     0.000    ps7_b2c_0_OUT1
                         BUFG (Prop_bufg_I_O)         0.029     0.029 r  ps7_fclk_0_c/O
                         net (fo=852, unplaced)       0.355     0.384    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/WCLK
                                                                      r  top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.003     0.381    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.474    top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ps7_ps7_foo/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location  Pin                                                       
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845            ps7_fclk_0_c/I                                            
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750            top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMA/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750            top_lLedController_ledsCmdFifo/arr_reg_0_31_0_5/RAMA/CLK  



