{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 15:46:56 2018 " "Info: Processing started: Mon Nov 12 15:46:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kostka -c kostka " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kostka -c kostka" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kostka.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kostka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kostka-dice " "Info: Found design unit 1: kostka-dice" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kostka " "Info: Found entity 1: kostka" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kostka " "Info: Elaborating entity \"kostka\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset kostka.vhd(19) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_next kostka.vhd(22) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(22): signal \"st_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(32) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(32): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(39) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(39): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(46) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(46): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(54) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(54): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(62) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(62): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button kostka.vhd(70) " "Warning (10492): VHDL Process Statement warning at kostka.vhd(70): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg kostka.vhd(26) " "Warning (10631): VHDL Process Statement warning at kostka.vhd(26): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "st_next kostka.vhd(26) " "Warning (10631): VHDL Process Statement warning at kostka.vhd(26): inferring latch(es) for signal or variable \"st_next\", which holds its previous value in one or more paths through the process" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k6 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k6\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k5 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k5\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k4 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k4\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k3 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k3\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k2 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k2\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k1 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k1\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.k0 kostka.vhd(26) " "Info (10041): Inferred latch for \"st_next.k0\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[0\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[1\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[2\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[3\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[4\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[5\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] kostka.vhd(26) " "Info (10041): Inferred latch for \"seg\[6\]\" at kostka.vhd(26)" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg\[3\]\$latch seg\[0\]\$latch " "Info: Duplicate LATCH primitive \"seg\[3\]\$latch\" merged with LATCH primitive \"seg\[0\]\$latch\"" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[0\]\$latch " "Warning: Latch seg\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[1\]\$latch " "Warning: Latch seg\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[2\]\$latch " "Warning: Latch seg\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[4\]\$latch " "Warning: Latch seg\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[5\]\$latch " "Warning: Latch seg\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg\[6\]\$latch " "Warning: Latch seg\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k4_220 " "Warning: Latch st_next.k4_220 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k1_280 " "Warning: Latch st_next.k1_280 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k6_180 " "Warning: Latch st_next.k6_180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k5_200 " "Warning: Latch st_next.k5_200 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k2_260 " "Warning: Latch st_next.k2_260 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "st_next.k3_240 " "Warning: Latch st_next.k3_240 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 26 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "kostka.vhd" "" { Text "C:/altera/90sp2/VHDL/kostka.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Info: Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 15:46:58 2018 " "Info: Processing ended: Mon Nov 12 15:46:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
