Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\corepwm.v":181:7:181:13|Tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z5) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\fabosc_0\mss_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module mss_sb_FABOSC_0_OSC) 
@W: MO111 :|Tristate driver corepwm_0_0_TACHINT_t on net corepwm_0_0_TACHINT has its enable tied to GND (module mss_sb) 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance mss_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc

Available hyper_sources - for debug and ip models
	None Found

@N: FA239 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N: FA239 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|ROM sersta_write_proc\.sersta_2[4:0] mapped in logic.
@N: MO106 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":843:9:843:12|Found ROM, 'sersta_write_proc\.sersta_2[4:0]', 29 words by 5 bits 

<<<<<<< HEAD
Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 143MB)
=======
Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

Encoding state machine fsmmod[6:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine fsmsync[7:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine fsmdet[6:0] (view:work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":69:0:69:5|Found counter in view:work.timebase_16s(verilog) inst period_cnt[15:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Found counter in view:work.timebase_16s(verilog) inst prescale_cnt[15:0]
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[3\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[4\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[7\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[8\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[5\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[6\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[9\]\.genblk1\.un1_period_cnt_1'
@N: MF179 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\pwm_gen.v":78:17:78:82|Found 16 bit by 16 bit '==' comparator, 'PWM_output_generation\[10\]\.genblk1\.un1_period_cnt_1'
Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z7(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\coreuart.v":287:0:287:5|No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_0_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_0\rtl\vlog\core\clock_gen.v":275:6:275:11|Found counter in view:work.mss_sb_CoreUARTapb_2_0_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_0_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\coreuart.v":287:0:287:5|No possible illegal states for state machine rx_state[3:0],safe FSM implementation is disabled
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\fifo_256x8_smartfusion2.v":140:0:140:5|Found counter in view:work.mss_sb_CoreUARTapb_2_1_COREUART_1s_1s_0s_15s_0s(verilog) inst genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\coreuartapb_2_1\rtl\vlog\core\clock_gen.v":275:6:275:11|Found counter in view:work.mss_sb_CoreUARTapb_2_1_Clock_gen_0s(verilog) inst genblk1\.baud_cntr[12:0]
Encoding state machine xmit_state[6:0] (view:work.mss_sb_CoreUARTapb_2_1_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (view:work.mss_sb_CoreUARTapb_2_1_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

<<<<<<< HEAD
Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 177MB peak: 178MB)

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v":159:0:159:5|Removing sequential instance Echo_control_0.COREUART_0.tx_hold_reg[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\echo_control\coreuart_0\rtl\vlog\core\coreuart.v":159:0:159:5|Removing sequential instance Echo_control_0.COREUART_0.tx_hold_reg[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[21] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[22] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[23] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[24] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[25] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[26] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[27] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[28] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[29] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[30] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[16] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[17] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[18] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[19] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.valu[20] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_1[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.data_out[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.data_out[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.k[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.k[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_1[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_3[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_3[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_2[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_2[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_5[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_5[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_4[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_4[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_0[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\time_send.vhd":32:8:32:9|Removing sequential instance Echo_control_0.time_sender_0.buff_0[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 165MB peak: 178MB)
=======
Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 174MB peak: 175MB)

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 175MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register mss_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register mss_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance mss_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance mss_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance mss_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance mss_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core\corei2creal.v":1946:3:1946:8|Removing sequential instance mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

<<<<<<< HEAD
Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 161MB peak: 178MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 162MB peak: 178MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:30s; Memory used current: 223MB peak: 223MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:31s; Memory used current: 221MB peak: 223MB)


Finished preparing to map (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:32s; Memory used current: 221MB peak: 223MB)
=======
Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 175MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[0] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[1] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[2] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[3] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[4] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[5] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[6] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[7] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[8] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[9] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[10] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[11] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[12] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[13] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[14] in hierarchy view:work.mss(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core\timebase.v":47:0:47:5|Removing sequential instance mss_sb_0.corepwm_0_0.genblk4\.genblk1\.timebase.prescale_cnt[15] in hierarchy view:work.mss(verilog) because there are no references to its outputs 

<<<<<<< HEAD
Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:37s; Memory used current: 195MB peak: 250MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:37s		   -49.71ns		2633 /      1304
   2		0h:00m:37s		   -49.71ns		2511 /      1304
   3		0h:00m:37s		   -50.65ns		2511 /      1304
   4		0h:00m:37s		   -50.65ns		2511 /      1304
@N: FX271 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl":21:8:21:9|Instance "Echo_control_0.pulse_meash_0.i[19]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl":21:8:21:9|Instance "Echo_control_0.pulse_meash_0.i[20]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\hdl\pulse_w.vhdl":21:8:21:9|Instance "Echo_control_0.pulse_meash_0.i[21]" with 4 loads replicated 1 times to improve timing 
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication



   5		0h:00m:40s		   -50.55ns		2490 /      1307


   6		0h:00m:40s		   -50.55ns		2490 /      1307
@N: FP130 |Promoting Net un1_mss_sb_0_1 on CLKINT  I_368 
@N: FP130 |Promoting Net Echo_control_0.FCCC_0_LOCK on CLKINT  I_369 
=======
Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -2.10ns		1366 /       704
   2		0h:00m:07s		    -2.10ns		1275 /       704
   3		0h:00m:07s		    -2.07ns		1276 /       704



   4		0h:00m:11s		    -2.07ns		1268 /       704


   5		0h:00m:11s		    -2.07ns		1268 /       704
@N: FP130 |Promoting Net un1_mss_sb_0_3 on CLKINT  I_134 
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

<<<<<<< HEAD
Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 204MB peak: 250MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:41s; Memory used current: 205MB peak: 250MB)
=======
Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 213MB peak: 216MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 216MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 713 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                     
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       mss_sb_0.CCC_0.GL0_INST     CLKINT                 713        mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


<<<<<<< HEAD
Start Writing Netlists (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:42s; Memory used current: 162MB peak: 250MB)

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:43s; Memory used current: 195MB peak: 250MB)
=======
Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 216MB)

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e\synthesis\synwork\mss_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 209MB peak: 216MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-3

<<<<<<< HEAD
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:44s; Memory used current: 196MB peak: 250MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:45s; Memory used current: 191MB peak: 250MB)
=======
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 210MB peak: 216MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 216MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

@W: MT246 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\wall-e\component\work\mss_sb\ccc_0\mss_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"

@W: MT420 |Found inferred clock mss_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_sb_0.CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
<<<<<<< HEAD
# Timing Report written on Fri Feb 26 22:12:12 2016
=======
# Timing Report written on Tue Feb 16 23:04:26 2016
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40
#


Top view:               mss
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.708

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     93.4 MHz      10.000        10.708        -0.708     inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_1
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mss_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                                    Arrival           
Instance                                 Reference                                    Type        Pin                Net                                             Time        Slack 
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.652       -0.708
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.580       -0.673
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                  3.576       -0.588
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                  3.657       -0.522
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                  3.746       -0.486
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                  3.560       -0.444
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.488       -0.191
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                  3.576       -0.144
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                  3.593       -0.127
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                  3.597       -0.053
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                      Required           
Instance                                 Reference                                    Type        Pin                 Net                                              Time         Slack 
                                         Clock                                                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]      9.551        -0.708
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]      9.393        -0.642
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]      9.459        -0.577
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]      9.629        -0.555
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[6]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]      9.590        -0.446
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[2]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]      9.655        -0.269
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7]      9.722        -0.191
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[5]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5]      9.615        0.308 
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]      mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9]      9.522        0.440 
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[13]     mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13]     9.577        0.495 
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.259
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                        Pin                Pin               Arrival     No. of    
Name                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_ADDR[14]     Out     3.652     3.652       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]               Net         -                  -       1.129     -           4         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        A                  In      -         4.781       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        Y                  Out     0.100     4.881       -         
CoreAPB3_0_APBmslave0_PSELx_2                             Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        D                  In      -         5.511       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        Y                  Out     0.470     5.981       -         
CoreAPB3_0_APBmslave0_PSELx                               Net         -                  -       0.900     -           14        
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        D                  In      -         6.881       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        Y                  Out     0.470     7.351       -         
PRDATA_0_iv_2_a0[0]                                       Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        D                  In      -         7.907       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        Y                  Out     0.470     8.376       -         
PRDATA_0_iv_3[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        C                  In      -         8.932       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        Y                  Out     0.210     9.142       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]               Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_RDATA[0]     In      -         10.259      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.708 is 5.820(54.4%) logic and 4.888(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.673

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                        Pin                Pin               Arrival     No. of    
Name                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_ADDR[15]     Out     3.580     3.580       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]               Net         -                  -       1.123     -           2         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        B                  In      -         4.703       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                           CFG2        Y                  Out     0.143     4.846       -         
CoreAPB3_0_APBmslave0_PSELx_2                             Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        D                  In      -         5.476       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                             CFG4        Y                  Out     0.470     5.946       -         
CoreAPB3_0_APBmslave0_PSELx                               Net         -                  -       0.900     -           14        
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        D                  In      -         6.846       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_2_a0[0]     CFG4        Y                  Out     0.470     7.316       -         
PRDATA_0_iv_2_a0[0]                                       Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        D                  In      -         7.872       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_3[0]        CFG4        Y                  Out     0.470     8.341       -         
PRDATA_0_iv_3[0]                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        C                  In      -         8.897       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]          CFG4        Y                  Out     0.210     9.107       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]               Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                      MSS_010     F_HM0_RDATA[0]     In      -         10.224      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.673 is 5.791(54.3%) logic and 4.882(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.643

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                         Pin                Pin               Arrival     No. of    
Name                                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_ADDR[14]     Out     3.652     3.652       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]                                                Net         -                  -       1.129     -           4         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        A                  In      -         4.781       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        Y                  Out     0.100     4.881       -         
CoreAPB3_0_APBmslave0_PSELx_2                                                              Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        D                  In      -         5.511       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        Y                  Out     0.470     5.981       -         
CoreAPB3_0_APBmslave0_PSELx                                                                Net         -                  -       0.900     -           14        
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        A                  In      -         6.881       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        Y                  Out     0.087     6.968       -         
CoreAPB3_0_APBmslave0_PRDATA_m_2[7]                                                        Net         -                  -       0.715     -           4         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        C                  In      -         7.684       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        Y                  Out     0.210     7.893       -         
CoreAPB3_0_APBmslave0_PRDATA_m[3]                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        D                  In      -         8.449       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        Y                  Out     0.470     8.918       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                                                Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_RDATA[3]     In      -         10.036      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 10.643 is 5.595(52.6%) logic and 5.047(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.607
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.393

    - Propagation time:                      10.001
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.607

    Number of logic level(s):                5
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                         Pin                Pin               Arrival     No. of    
Name                                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_ADDR[15]     Out     3.580     3.580       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]                                                Net         -                  -       1.123     -           2         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        B                  In      -         4.703       -         
mss_sb_0.CoreAPB3_0.iPSELS_1[3]                                                            CFG2        Y                  Out     0.143     4.846       -         
CoreAPB3_0_APBmslave0_PSELx_2                                                              Net         -                  -       0.630     -           2         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        D                  In      -         5.476       -         
mss_sb_0.CoreAPB3_0.iPSELS[0]                                                              CFG4        Y                  Out     0.470     5.946       -         
CoreAPB3_0_APBmslave0_PSELx                                                                Net         -                  -       0.900     -           14        
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        A                  In      -         6.846       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.CoreAPB3_0_APBmslave0_PRDATA_m_0[1]     CFG2        Y                  Out     0.087     6.934       -         
CoreAPB3_0_APBmslave0_PRDATA_m_2[7]                                                        Net         -                  -       0.715     -           4         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        C                  In      -         7.649       -         
mss_sb_0.COREI2C_0_0.I2C_NUM_GENERATION\[0\]\.ui2c.PRDATA_0_iv_0_RNISGIF1[3]               CFG4        Y                  Out     0.210     7.858       -         
CoreAPB3_0_APBmslave0_PRDATA_m[3]                                                          Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        D                  In      -         8.414       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[3]                                           CFG4        Y                  Out     0.470     8.883       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]                                                Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_010     F_HM0_RDATA[3]     In      -         10.001      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 10.608 is 5.566(52.5%) logic and 5.041(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.449
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      10.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.588

    Number of logic level(s):                6
    Starting point:                          mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                Pin                Pin               Arrival     No. of    
Name                                                              Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                              MSS_010     F_HM0_ADDR[3]      Out     3.576     3.576       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                    Net         -                  -       1.157     -           115       
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO_0[0]     CFG4        D                  In      -         4.733       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO_0[0]     CFG4        Y                  Out     0.472     5.206       -         
PRDATA_regif_10_1[0]                                              Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO[0]       CFG4        C                  In      -         5.761       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14_RNO[0]       CFG4        Y                  Out     0.230     5.991       -         
N_764                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14[0]           CFG3        A                  In      -         6.547       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_14[0]           CFG3        Y                  Out     0.087     6.634       -         
N_818                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_15[0]           CFG3        A                  In      -         7.190       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif_15[0]           CFG3        Y                  Out     0.087     7.277       -         
N_835                                                             Net         -                  -       0.556     -           1         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif[0]              CFG4        B                  In      -         7.832       -         
mss_sb_0.corepwm_0_0.genblk2\.reg_if.PRDATA_regif[0]              CFG4        Y                  Out     0.164     7.997       -         
CoreAPB3_0_APBmslave4_PRDATA[0]                                   Net         -                  -       0.556     -           1         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]                  CFG4        D                  In      -         8.552       -         
mss_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[0]                  CFG4        Y                  Out     0.470     9.022       -         
mss_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]                       Net         -                  -       1.117     -           1         
mss_sb_0.mss_sb_MSS_0.MSS_ADLIB_INST                              MSS_010     F_HM0_RDATA[0]     In      -         10.139      -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 10.588 is 5.536(52.3%) logic and 5.053(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


<<<<<<< HEAD
Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:46s; Memory used current: 192MB peak: 250MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:46s; Memory used current: 192MB peak: 250MB)
=======
Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 208MB peak: 216MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 208MB peak: 216MB)
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

---------------------------------------
Resource Usage Report for mss 

Mapping to part: m2s010stq144std
Cell usage:
CCC             1 use
CLKINT          2 uses
INV             4 uses
MSS_010         1 use
OR3             6 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           25 uses
CFG2           147 uses
CFG3           351 uses
CFG4           510 uses

Carry primitives used for arithmetic functions:
ARI1           241 uses


Sequential Cells: 
SLE            704 uses

DSP Blocks:    0

I/O ports: 21
<<<<<<< HEAD
I/O primitives: 20
=======
I/O primitives: 19
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40
BIBUF          2 uses
INBUF          3 uses
OUTBUF         14 uses


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM64x18) : 4

Total LUTs:    1274

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  704 + 144 + 0 + 0 = 848;
Total number of LUTs after P&R:  1274 + 144 + 0 + 0 = 1418;

Mapper successful!

<<<<<<< HEAD
At Mapper Exit (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:46s; Memory used current: 62MB peak: 250MB)

Process took 0h:00m:52s realtime, 0h:00m:46s cputime
# Fri Feb 26 22:12:13 2016
=======
At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 56MB peak: 216MB)

Process took 0h:00m:16s realtime, 0h:00m:14s cputime
# Tue Feb 16 23:04:26 2016
>>>>>>> bf846f70c8c7d64ec2a087407add25a0b98e4c40

###########################################################]
