

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        1 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_R4G209
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:53) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:66) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:81) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x178 (_1.ptx:103) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:119) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (_1.ptx:125) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:163) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a8 (_1.ptx:176) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AeC8xb"
Running: cat _ptx_AeC8xb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bA1n7c
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bA1n7c --output-file  /dev/null 2> _ptx_AeC8xbinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=13, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AeC8xb _ptx2_bA1n7c _ptx_AeC8xbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
Start traversing the tree
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 15:48:58 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(286,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1499,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 107971 (ipc=72.0) sim_rate=35990 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 15:48:59 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1505,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1511,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1535,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6260,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6261
gpu_sim_insn = 110830
gpu_ipc =      17.7016
gpu_tot_sim_cycle = 6261
gpu_tot_sim_insn = 110830
gpu_tot_ipc =      17.7016
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 83
gpu_total_sim_rate=36943

========= Core RFC stats =========
	Total RFC Accesses     = 5407
	Total RFC Misses       = 3486
	Total RFC Read Misses  = 1441
	Total RFC Write Misses = 2045
	Total RFC Evictions    = 2543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2054
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 122720
gpgpu_n_tot_w_icount = 3835
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4176	W0_Idle:17239	W0_Scoreboard:8490	W1:251	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 8 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6260 
mrq_lat_table:76 	1 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	95 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42 	11 	0 	0 	0 	0 	0 	1 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/5 = 18.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         4         3         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         4         7         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         5         2         1         0         0         0         0         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 13/10 = 1.30
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        603    none      none      none         208       217    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         262       263    none         126    none      none      none      none      none      none      none      none  
dram[2]:     none         268    none      none         171       246       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         194       201    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         208       263    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         170       217       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       276         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       273       269         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       268       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xc0021080, atomic=0 1 entries : 0x7f6f286c49f0 :  mf: uid=  5051, sid01:w00, part=0, addr=0xc00210c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8227 n_act=6 n_pre=3 n_req=15 n_rd=26 n_write=2 bw_util=0.006776
n_activity=333 dram_eff=0.1682
bk0: 8a 8164i bk1: 0a 8261i bk2: 0a 8264i bk3: 0a 8265i bk4: 8a 8223i bk5: 10a 8207i bk6: 0a 8261i bk7: 0a 8262i bk8: 0a 8263i bk9: 0a 8263i bk10: 0a 8265i bk11: 0a 8265i bk12: 0a 8265i bk13: 0a 8265i bk14: 0a 8265i bk15: 0a 8265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00193611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8239 n_act=4 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.005082
n_activity=188 dram_eff=0.2234
bk0: 4a 8244i bk1: 0a 8264i bk2: 0a 8264i bk3: 0a 8265i bk4: 8a 8236i bk5: 6a 8238i bk6: 0a 8262i bk7: 2a 8240i bk8: 0a 8262i bk9: 0a 8262i bk10: 0a 8263i bk11: 0a 8265i bk12: 0a 8265i bk13: 0a 8265i bk14: 0a 8265i bk15: 0a 8265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000726041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8230 n_act=4 n_pre=0 n_req=17 n_rd=26 n_write=4 bw_util=0.00726
n_activity=250 dram_eff=0.24
bk0: 0a 8265i bk1: 2a 8249i bk2: 0a 8264i bk3: 0a 8264i bk4: 8a 8212i bk5: 14a 8208i bk6: 2a 8239i bk7: 0a 8261i bk8: 0a 8261i bk9: 0a 8263i bk10: 0a 8265i bk11: 0a 8265i bk12: 0a 8265i bk13: 0a 8265i bk14: 0a 8265i bk15: 0a 8265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00290416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8232 n_act=3 n_pre=0 n_req=17 n_rd=24 n_write=5 bw_util=0.007018
n_activity=217 dram_eff=0.2673
bk0: 0a 8264i bk1: 0a 8265i bk2: 0a 8265i bk3: 0a 8266i bk4: 6a 8230i bk5: 14a 8188i bk6: 0a 8264i bk7: 4a 8212i bk8: 0a 8262i bk9: 0a 8263i bk10: 0a 8263i bk11: 0a 8263i bk12: 0a 8263i bk13: 0a 8264i bk14: 0a 8264i bk15: 0a 8264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00205712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8239 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005324
n_activity=174 dram_eff=0.2529
bk0: 0a 8264i bk1: 0a 8265i bk2: 0a 8265i bk3: 0a 8267i bk4: 8a 8226i bk5: 10a 8230i bk6: 0a 8263i bk7: 2a 8241i bk8: 0a 8262i bk9: 0a 8262i bk10: 0a 8262i bk11: 0a 8263i bk12: 0a 8263i bk13: 0a 8264i bk14: 0a 8264i bk15: 0a 8264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00278316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8264 n_nop=8230 n_act=4 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.00726
n_activity=270 dram_eff=0.2222
bk0: 0a 8265i bk1: 0a 8266i bk2: 0a 8266i bk3: 0a 8267i bk4: 8a 8215i bk5: 10a 8222i bk6: 4a 8227i bk7: 2a 8240i bk8: 0a 8261i bk9: 0a 8261i bk10: 0a 8262i bk11: 0a 8263i bk12: 0a 8263i bk13: 0a 8263i bk14: 0a 8264i bk15: 0a 8264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29, Miss = 8, Miss_rate = 0.276, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13, Miss = 6, Miss_rate = 0.462, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 99
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 443
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 334
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=395
icnt_total_pkts_simt_to_mem=120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.36364
	minimum = 6
	maximum = 21
Network latency average = 8.70707
	minimum = 6
	maximum = 20
Slowest packet = 7
Flit latency average = 7.45437
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117127
	minimum = 0 (at node 0)
	maximum = 0.00686791 (at node 1)
Accepted packet rate average = 0.00117127
	minimum = 0 (at node 0)
	maximum = 0.00686791 (at node 1)
Injected flit rate average = 0.00304649
	minimum = 0 (at node 0)
	maximum = 0.0199649 (at node 15)
Accepted flit rate average= 0.00304649
	minimum = 0 (at node 0)
	maximum = 0.0206037 (at node 1)
Injected packet length average = 2.60101
Accepted packet length average = 2.60101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36943 (inst/sec)
gpgpu_simulation_rate = 2087 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6261)
GPGPU-Sim uArch: cycles simulated: 6761  inst.: 176142 (ipc=130.6) sim_rate=44035 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 15:49:00 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (774,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (946,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (963,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (975,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (977,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (981,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (983,6261), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 984
gpu_sim_insn = 94278
gpu_ipc =      95.8110
gpu_tot_sim_cycle = 7245
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.3103
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=51277

========= Core RFC stats =========
	Total RFC Accesses     = 9965
	Total RFC Misses       = 6223
	Total RFC Read Misses  = 2472
	Total RFC Write Misses = 3751
	Total RFC Evictions    = 4693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4425	W0_Idle:27465	W0_Scoreboard:9651	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 248 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7244 
mrq_lat_table:101 	1 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79 	13 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/6 = 19.833334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 18/13 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        850    none      none      none         323       304       503    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         314       289    none         126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         287       311       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         263       280    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         311       321    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         264       245       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       276       271         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       273       269         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       290       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9510 n_act=7 n_pre=3 n_req=24 n_rd=36 n_write=6 bw_util=0.008785
n_activity=444 dram_eff=0.1892
bk0: 8a 9462i bk1: 0a 9560i bk2: 0a 9563i bk3: 0a 9564i bk4: 14a 9510i bk5: 12a 9502i bk6: 2a 9519i bk7: 0a 9559i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9562i bk11: 0a 9562i bk12: 0a 9562i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00763439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9525 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.006902
n_activity=270 dram_eff=0.2444
bk0: 4a 9542i bk1: 0a 9562i bk2: 0a 9562i bk3: 0a 9563i bk4: 16a 9518i bk5: 10a 9528i bk6: 0a 9560i bk7: 2a 9538i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9561i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000627484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9517 n_act=5 n_pre=0 n_req=22 n_rd=36 n_write=4 bw_util=0.008366
n_activity=347 dram_eff=0.2305
bk0: 4a 9543i bk1: 2a 9546i bk2: 0a 9561i bk3: 0a 9562i bk4: 12a 9502i bk5: 16a 9502i bk6: 2a 9537i bk7: 0a 9559i bk8: 0a 9559i bk9: 0a 9561i bk10: 0a 9563i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9524 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007321
n_activity=262 dram_eff=0.2672
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9564i bk4: 12a 9516i bk5: 14a 9486i bk6: 0a 9562i bk7: 4a 9510i bk8: 0a 9560i bk9: 0a 9561i bk10: 0a 9561i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00177787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9531 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.005857
n_activity=212 dram_eff=0.2642
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9565i bk4: 10a 9520i bk5: 14a 9520i bk6: 0a 9561i bk7: 2a 9539i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240535
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9522 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.00753
n_activity=315 dram_eff=0.2286
bk0: 0a 9563i bk1: 0a 9564i bk2: 0a 9564i bk3: 0a 9565i bk4: 10a 9509i bk5: 14a 9512i bk6: 4a 9525i bk7: 2a 9538i bk8: 0a 9559i bk9: 0a 9559i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9561i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00125497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53, Miss = 12, Miss_rate = 0.226, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 9, Miss_rate = 0.321, Pending_hits = 3, Reservation_fails = 76
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.72059
	minimum = 6
	maximum = 20
Network latency average = 8.37255
	minimum = 6
	maximum = 18
Slowest packet = 198
Flit latency average = 7.01046
	minimum = 6
	maximum = 18
Slowest flit = 515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00767841
	minimum = 0 (at node 2)
	maximum = 0.0243902 (at node 15)
Accepted packet rate average = 0.00767841
	minimum = 0 (at node 2)
	maximum = 0.0243902 (at node 15)
Injected flit rate average = 0.0179916
	minimum = 0 (at node 2)
	maximum = 0.104675 (at node 19)
Accepted flit rate average= 0.0179916
	minimum = 0 (at node 2)
	maximum = 0.050813 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 51277 (inst/sec)
gpgpu_simulation_rate = 1811 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7245
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.3103
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=51277

========= Core RFC stats =========
	Total RFC Accesses     = 9965
	Total RFC Misses       = 6223
	Total RFC Read Misses  = 2472
	Total RFC Write Misses = 3751
	Total RFC Evictions    = 4693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4425	W0_Idle:27465	W0_Scoreboard:9651	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 223 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7244 
mrq_lat_table:101 	1 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79 	13 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/6 = 19.833334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 18/13 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        850    none      none      none         323       304       503    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         314       289    none         126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         287       311       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         263       280    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         311       321    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         264       245       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       276       271         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       273       269         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       290       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9510 n_act=7 n_pre=3 n_req=24 n_rd=36 n_write=6 bw_util=0.008785
n_activity=444 dram_eff=0.1892
bk0: 8a 9462i bk1: 0a 9560i bk2: 0a 9563i bk3: 0a 9564i bk4: 14a 9510i bk5: 12a 9502i bk6: 2a 9519i bk7: 0a 9559i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9562i bk11: 0a 9562i bk12: 0a 9562i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00763439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9525 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.006902
n_activity=270 dram_eff=0.2444
bk0: 4a 9542i bk1: 0a 9562i bk2: 0a 9562i bk3: 0a 9563i bk4: 16a 9518i bk5: 10a 9528i bk6: 0a 9560i bk7: 2a 9538i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9561i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000627484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9517 n_act=5 n_pre=0 n_req=22 n_rd=36 n_write=4 bw_util=0.008366
n_activity=347 dram_eff=0.2305
bk0: 4a 9543i bk1: 2a 9546i bk2: 0a 9561i bk3: 0a 9562i bk4: 12a 9502i bk5: 16a 9502i bk6: 2a 9537i bk7: 0a 9559i bk8: 0a 9559i bk9: 0a 9561i bk10: 0a 9563i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9524 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007321
n_activity=262 dram_eff=0.2672
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9564i bk4: 12a 9516i bk5: 14a 9486i bk6: 0a 9562i bk7: 4a 9510i bk8: 0a 9560i bk9: 0a 9561i bk10: 0a 9561i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00177787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9531 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.005857
n_activity=212 dram_eff=0.2642
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9565i bk4: 10a 9520i bk5: 14a 9520i bk6: 0a 9561i bk7: 2a 9539i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240535
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9522 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.00753
n_activity=315 dram_eff=0.2286
bk0: 0a 9563i bk1: 0a 9564i bk2: 0a 9564i bk3: 0a 9565i bk4: 10a 9509i bk5: 14a 9512i bk6: 4a 9525i bk7: 2a 9538i bk8: 0a 9559i bk9: 0a 9559i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9561i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00125497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53, Miss = 12, Miss_rate = 0.226, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 9, Miss_rate = 0.321, Pending_hits = 3, Reservation_fails = 76
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7245
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.3103
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=51277

========= Core RFC stats =========
	Total RFC Accesses     = 9965
	Total RFC Misses       = 6223
	Total RFC Read Misses  = 2472
	Total RFC Write Misses = 3751
	Total RFC Evictions    = 4693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4425	W0_Idle:27465	W0_Scoreboard:9651	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 14 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 223 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7244 
mrq_lat_table:101 	1 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	79 	13 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       249         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/6 = 19.833334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 18/13 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        850    none      none      none         323       304       503    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         314       289    none         126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         287       311       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         263       280    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         311       321    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         264       245       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       276       271         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       273       269         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       290       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9510 n_act=7 n_pre=3 n_req=24 n_rd=36 n_write=6 bw_util=0.008785
n_activity=444 dram_eff=0.1892
bk0: 8a 9462i bk1: 0a 9560i bk2: 0a 9563i bk3: 0a 9564i bk4: 14a 9510i bk5: 12a 9502i bk6: 2a 9519i bk7: 0a 9559i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9562i bk11: 0a 9562i bk12: 0a 9562i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00763439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9525 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.006902
n_activity=270 dram_eff=0.2444
bk0: 4a 9542i bk1: 0a 9562i bk2: 0a 9562i bk3: 0a 9563i bk4: 16a 9518i bk5: 10a 9528i bk6: 0a 9560i bk7: 2a 9538i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9561i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000627484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9517 n_act=5 n_pre=0 n_req=22 n_rd=36 n_write=4 bw_util=0.008366
n_activity=347 dram_eff=0.2305
bk0: 4a 9543i bk1: 2a 9546i bk2: 0a 9561i bk3: 0a 9562i bk4: 12a 9502i bk5: 16a 9502i bk6: 2a 9537i bk7: 0a 9559i bk8: 0a 9559i bk9: 0a 9561i bk10: 0a 9563i bk11: 0a 9563i bk12: 0a 9563i bk13: 0a 9563i bk14: 0a 9563i bk15: 0a 9564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9524 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007321
n_activity=262 dram_eff=0.2672
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9564i bk4: 12a 9516i bk5: 14a 9486i bk6: 0a 9562i bk7: 4a 9510i bk8: 0a 9560i bk9: 0a 9561i bk10: 0a 9561i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00177787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9531 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.005857
n_activity=212 dram_eff=0.2642
bk0: 0a 9562i bk1: 0a 9563i bk2: 0a 9563i bk3: 0a 9565i bk4: 10a 9520i bk5: 14a 9520i bk6: 0a 9561i bk7: 2a 9539i bk8: 0a 9560i bk9: 0a 9560i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9562i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00240535
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9562 n_nop=9522 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.00753
n_activity=315 dram_eff=0.2286
bk0: 0a 9563i bk1: 0a 9564i bk2: 0a 9564i bk3: 0a 9565i bk4: 10a 9509i bk5: 14a 9512i bk6: 4a 9525i bk7: 2a 9538i bk8: 0a 9559i bk9: 0a 9559i bk10: 0a 9560i bk11: 0a 9561i bk12: 0a 9561i bk13: 0a 9561i bk14: 0a 9562i bk15: 0a 9562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00125497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53, Miss = 12, Miss_rate = 0.226, Pending_hits = 12, Reservation_fails = 449
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 9, Miss_rate = 0.321, Pending_hits = 3, Reservation_fails = 76
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7245)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(404,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (380,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (386,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 8745  inst.: 315696 (ipc=73.7) sim_rate=63139 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 15:49:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2854,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3357,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3387,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3780,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4000,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4168,7245), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4169
gpu_sim_insn = 112212
gpu_ipc =      26.9158
gpu_tot_sim_cycle = 11414
gpu_tot_sim_insn = 317320
gpu_tot_ipc =      27.8009
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=63464

========= Core RFC stats =========
	Total RFC Accesses     = 17901
	Total RFC Misses       = 11598
	Total RFC Read Misses  = 5113
	Total RFC Write Misses = 6485
	Total RFC Evictions    = 8137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6588
	L1I_total_cache_misses = 794
	L1I_total_cache_miss_rate = 0.1205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 88, Miss = 32, Miss_rate = 0.364, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 987
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3728
	L1D_total_cache_pending_hits = 298
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1974
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 392992
gpgpu_n_tot_w_icount = 12281
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12700
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4742	W0_Idle:43044	W0_Scoreboard:33115	W1:2041	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 197 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11413 
mrq_lat_table:215 	2 	19 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	199 	16 	0 	0 	0 	0 	0 	1 	8 	62 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 248/8 = 31.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         5         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 37/22 = 1.68
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        850       267    none         263       577       416       260       126    none      none      none      none      none      none      none      none  
dram[1]:         94       263       268    none         561       403       126       171    none      none      none      none      none      none      none      none  
dram[2]:        159       268       268    none         363       434       171       158    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       417       421    none         194    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         531       374       160       133    none      none      none      none      none      none      none      none  
dram[5]:     none      none         267       268       452       327       171       177    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274         0       268       268       276       271       265         0         0         0         0         0         0         0         0
dram[1]:        283       268       268         0       273       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       290       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       269       262       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=14961 n_act=10 n_pre=3 n_req=53 n_rd=74 n_write=16 bw_util=0.01195
n_activity=867 dram_eff=0.2076
bk0: 8a 14965i bk1: 6a 15036i bk2: 0a 15064i bk3: 4a 15045i bk4: 16a 15006i bk5: 20a 14966i bk6: 12a 14931i bk7: 8a 14984i bk8: 0a 15061i bk9: 0a 15062i bk10: 0a 15064i bk11: 0a 15064i bk12: 0a 15065i bk13: 0a 15066i bk14: 0a 15066i bk15: 0a 15066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0103558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=14996 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.007833
n_activity=580 dram_eff=0.2034
bk0: 6a 15016i bk1: 4a 15044i bk2: 2a 15048i bk3: 0a 15065i bk4: 16a 15021i bk5: 18a 15004i bk6: 2a 15040i bk7: 6a 15010i bk8: 0a 15061i bk9: 0a 15061i bk10: 0a 15062i bk11: 0a 15065i bk12: 0a 15065i bk13: 0a 15065i bk14: 0a 15065i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000796601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=14971 n_act=8 n_pre=1 n_req=49 n_rd=70 n_write=14 bw_util=0.01115
n_activity=757 dram_eff=0.2219
bk0: 10a 15008i bk1: 2a 15048i bk2: 2a 15046i bk3: 0a 15062i bk4: 20a 14976i bk5: 20a 14979i bk6: 8a 14967i bk7: 8a 14996i bk8: 0a 15060i bk9: 0a 15062i bk10: 0a 15064i bk11: 0a 15065i bk12: 0a 15066i bk13: 0a 15066i bk14: 0a 15066i bk15: 0a 15067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00325279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=15007 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006904
n_activity=450 dram_eff=0.2311
bk0: 2a 15048i bk1: 0a 15064i bk2: 0a 15065i bk3: 2a 15049i bk4: 16a 14999i bk5: 16a 14983i bk6: 0a 15064i bk7: 8a 14982i bk8: 0a 15062i bk9: 0a 15063i bk10: 0a 15063i bk11: 0a 15063i bk12: 0a 15063i bk13: 0a 15064i bk14: 0a 15065i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00112852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=14979 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.01049
n_activity=680 dram_eff=0.2324
bk0: 2a 15049i bk1: 2a 15049i bk2: 0a 15065i bk3: 0a 15067i bk4: 16a 15011i bk5: 22a 14958i bk6: 8a 14983i bk7: 14a 14937i bk8: 0a 15061i bk9: 0a 15061i bk10: 0a 15061i bk11: 0a 15062i bk12: 0a 15062i bk13: 0a 15063i bk14: 0a 15064i bk15: 0a 15066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00385024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15064 n_nop=14995 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008364
n_activity=567 dram_eff=0.2222
bk0: 0a 15066i bk1: 0a 15068i bk2: 4a 15045i bk3: 2a 15050i bk4: 14a 15001i bk5: 18a 14995i bk6: 6a 15011i bk7: 8a 14990i bk8: 0a 15061i bk9: 0a 15061i bk10: 0a 15062i bk11: 0a 15063i bk12: 0a 15063i bk13: 0a 15063i bk14: 0a 15064i bk15: 0a 15064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00172597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 18, Miss_rate = 0.231, Pending_hits = 13, Reservation_fails = 449
L2_cache_bank[1]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 13, Miss_rate = 0.260, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52, Miss = 20, Miss_rate = 0.385, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 35, Miss = 15, Miss_rate = 0.429, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 13, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 37, Miss = 19, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 462
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3874
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1516
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3659
	minimum = 6
	maximum = 15
Network latency average = 7.32375
	minimum = 6
	maximum = 14
Slowest packet = 439
Flit latency average = 6.09354
	minimum = 6
	maximum = 10
Slowest flit = 1249
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0046374
	minimum = 0 (at node 0)
	maximum = 0.0141521 (at node 6)
Accepted packet rate average = 0.0046374
	minimum = 0 (at node 0)
	maximum = 0.0141521 (at node 6)
Injected flit rate average = 0.0104475
	minimum = 0 (at node 0)
	maximum = 0.0215879 (at node 6)
Accepted flit rate average= 0.0104475
	minimum = 0 (at node 0)
	maximum = 0.041017 (at node 6)
Injected packet length average = 2.25287
Accepted packet length average = 2.25287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 63464 (inst/sec)
gpgpu_simulation_rate = 2282 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11414)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 11914  inst.: 411873 (ipc=189.1) sim_rate=68645 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 15:49:02 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (526,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (526,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (532,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (541,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (556,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (601,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (613,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (667,11414), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 668
gpu_sim_insn = 94628
gpu_ipc =     141.6587
gpu_tot_sim_cycle = 12082
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.0960
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=68658

========= Core RFC stats =========
	Total RFC Accesses     = 22877
	Total RFC Misses       = 14728
	Total RFC Read Misses  = 6610
	Total RFC Write Misses = 8118
	Total RFC Evictions    = 10349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 75
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 54
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 129
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 129
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5041	W0_Idle:46465	W0_Scoreboard:35085	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 186 
max_icnt2mem_latency = 100 
max_icnt2sh_latency = 12081 
mrq_lat_table:215 	2 	19 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	535 	74 	50 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	231 	16 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 248/8 = 31.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         5         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 37/22 = 1.68
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        850       267    none         263       943       603       815       126    none      none      none      none      none      none      none      none  
dram[1]:         94       263       268    none         890       580       126       171    none      none      none      none      none      none      none      none  
dram[2]:        159       268       268    none         559       673       171       158    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       629       657    none         194    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         837       535       160       133    none      none      none      none      none      none      none      none  
dram[5]:     none      none         267       268       719       490       171       177    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274         0       268       268       276       271       265         0         0         0         0         0         0         0         0
dram[1]:        283       268       268         0       273       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       290       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       269       262       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15842 n_act=10 n_pre=3 n_req=53 n_rd=74 n_write=16 bw_util=0.01129
n_activity=867 dram_eff=0.2076
bk0: 8a 15846i bk1: 6a 15917i bk2: 0a 15945i bk3: 4a 15926i bk4: 16a 15887i bk5: 20a 15847i bk6: 12a 15812i bk7: 8a 15865i bk8: 0a 15942i bk9: 0a 15943i bk10: 0a 15945i bk11: 0a 15945i bk12: 0a 15946i bk13: 0a 15947i bk14: 0a 15947i bk15: 0a 15947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00978363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15877 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.0074
n_activity=580 dram_eff=0.2034
bk0: 6a 15897i bk1: 4a 15925i bk2: 2a 15929i bk3: 0a 15946i bk4: 16a 15902i bk5: 18a 15885i bk6: 2a 15921i bk7: 6a 15891i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15943i bk11: 0a 15946i bk12: 0a 15946i bk13: 0a 15946i bk14: 0a 15946i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000752587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15852 n_act=8 n_pre=1 n_req=49 n_rd=70 n_write=14 bw_util=0.01054
n_activity=757 dram_eff=0.2219
bk0: 10a 15889i bk1: 2a 15929i bk2: 2a 15927i bk3: 0a 15943i bk4: 20a 15857i bk5: 20a 15860i bk6: 8a 15848i bk7: 8a 15877i bk8: 0a 15941i bk9: 0a 15943i bk10: 0a 15945i bk11: 0a 15946i bk12: 0a 15947i bk13: 0a 15947i bk14: 0a 15947i bk15: 0a 15948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15888 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006522
n_activity=450 dram_eff=0.2311
bk0: 2a 15929i bk1: 0a 15945i bk2: 0a 15946i bk3: 2a 15930i bk4: 16a 15880i bk5: 16a 15864i bk6: 0a 15945i bk7: 8a 15863i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15944i bk12: 0a 15944i bk13: 0a 15945i bk14: 0a 15946i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00106616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15860 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.009909
n_activity=680 dram_eff=0.2324
bk0: 2a 15930i bk1: 2a 15930i bk2: 0a 15946i bk3: 0a 15948i bk4: 16a 15892i bk5: 22a 15839i bk6: 8a 15864i bk7: 14a 15818i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15942i bk11: 0a 15943i bk12: 0a 15943i bk13: 0a 15944i bk14: 0a 15945i bk15: 0a 15947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0036375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15876 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007902
n_activity=567 dram_eff=0.2222
bk0: 0a 15947i bk1: 0a 15949i bk2: 4a 15926i bk3: 2a 15931i bk4: 14a 15882i bk5: 18a 15876i bk6: 6a 15892i bk7: 8a 15871i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15943i bk11: 0a 15944i bk12: 0a 15944i bk13: 0a 15944i bk14: 0a 15945i bk15: 0a 15945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146, Miss = 18, Miss_rate = 0.123, Pending_hits = 13, Reservation_fails = 449
L2_cache_bank[1]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 13, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 71, Miss = 20, Miss_rate = 0.282, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8435
	minimum = 6
	maximum = 85
Network latency average = 11.75
	minimum = 6
	maximum = 59
Slowest packet = 1068
Flit latency average = 11.8573
	minimum = 6
	maximum = 58
Slowest flit = 2510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 15)
Accepted packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 15)
Injected flit rate average = 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.125749 (at node 15)
Accepted flit rate average= 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.197605 (at node 15)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 68658 (inst/sec)
gpgpu_simulation_rate = 2013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12082
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.0960
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 121
gpu_total_sim_rate=68658

========= Core RFC stats =========
	Total RFC Accesses     = 22877
	Total RFC Misses       = 14728
	Total RFC Read Misses  = 6610
	Total RFC Write Misses = 8118
	Total RFC Evictions    = 10349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 75
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 54
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 129
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 129
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5041	W0_Idle:46465	W0_Scoreboard:35085	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 185 
max_icnt2mem_latency = 100 
max_icnt2sh_latency = 12081 
mrq_lat_table:215 	2 	19 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	535 	74 	50 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	231 	16 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 248/8 = 31.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         5         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 37/22 = 1.68
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        850       267    none         263       943       603       815       126    none      none      none      none      none      none      none      none  
dram[1]:         94       263       268    none         890       580       126       171    none      none      none      none      none      none      none      none  
dram[2]:        159       268       268    none         559       673       171       158    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       629       657    none         194    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         837       535       160       133    none      none      none      none      none      none      none      none  
dram[5]:     none      none         267       268       719       490       171       177    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274         0       268       268       276       271       265         0         0         0         0         0         0         0         0
dram[1]:        283       268       268         0       273       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268         0       290       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       273       273         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       268       269       262       251         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       273       274       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15842 n_act=10 n_pre=3 n_req=53 n_rd=74 n_write=16 bw_util=0.01129
n_activity=867 dram_eff=0.2076
bk0: 8a 15846i bk1: 6a 15917i bk2: 0a 15945i bk3: 4a 15926i bk4: 16a 15887i bk5: 20a 15847i bk6: 12a 15812i bk7: 8a 15865i bk8: 0a 15942i bk9: 0a 15943i bk10: 0a 15945i bk11: 0a 15945i bk12: 0a 15946i bk13: 0a 15947i bk14: 0a 15947i bk15: 0a 15947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00978363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15877 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.0074
n_activity=580 dram_eff=0.2034
bk0: 6a 15897i bk1: 4a 15925i bk2: 2a 15929i bk3: 0a 15946i bk4: 16a 15902i bk5: 18a 15885i bk6: 2a 15921i bk7: 6a 15891i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15943i bk11: 0a 15946i bk12: 0a 15946i bk13: 0a 15946i bk14: 0a 15946i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000752587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15852 n_act=8 n_pre=1 n_req=49 n_rd=70 n_write=14 bw_util=0.01054
n_activity=757 dram_eff=0.2219
bk0: 10a 15889i bk1: 2a 15929i bk2: 2a 15927i bk3: 0a 15943i bk4: 20a 15857i bk5: 20a 15860i bk6: 8a 15848i bk7: 8a 15877i bk8: 0a 15941i bk9: 0a 15943i bk10: 0a 15945i bk11: 0a 15946i bk12: 0a 15947i bk13: 0a 15947i bk14: 0a 15947i bk15: 0a 15948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15888 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006522
n_activity=450 dram_eff=0.2311
bk0: 2a 15929i bk1: 0a 15945i bk2: 0a 15946i bk3: 2a 15930i bk4: 16a 15880i bk5: 16a 15864i bk6: 0a 15945i bk7: 8a 15863i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15944i bk12: 0a 15944i bk13: 0a 15945i bk14: 0a 15946i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00106616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15860 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.009909
n_activity=680 dram_eff=0.2324
bk0: 2a 15930i bk1: 2a 15930i bk2: 0a 15946i bk3: 0a 15948i bk4: 16a 15892i bk5: 22a 15839i bk6: 8a 15864i bk7: 14a 15818i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15942i bk11: 0a 15943i bk12: 0a 15943i bk13: 0a 15944i bk14: 0a 15945i bk15: 0a 15947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0036375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945 n_nop=15876 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007902
n_activity=567 dram_eff=0.2222
bk0: 0a 15947i bk1: 0a 15949i bk2: 4a 15926i bk3: 2a 15931i bk4: 14a 15882i bk5: 18a 15876i bk6: 6a 15892i bk7: 8a 15871i bk8: 0a 15942i bk9: 0a 15942i bk10: 0a 15943i bk11: 0a 15944i bk12: 0a 15944i bk13: 0a 15944i bk14: 0a 15945i bk15: 0a 15945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146, Miss = 18, Miss_rate = 0.123, Pending_hits = 13, Reservation_fails = 449
L2_cache_bank[1]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 13, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 101
L2_cache_bank[3]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 71, Miss = 20, Miss_rate = 0.282, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12082)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 13082  inst.: 521781 (ipc=109.8) sim_rate=74540 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:49:03 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3178,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3262,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3336,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3366,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3367,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3479,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 15582  inst.: 532111 (ipc=34.3) sim_rate=66513 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 15:49:04 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3531,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3666,12082), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3667
gpu_sim_insn = 120206
gpu_ipc =      32.7805
gpu_tot_sim_cycle = 15749
gpu_tot_sim_insn = 532154
gpu_tot_ipc =      33.7897
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 123
gpu_total_sim_rate=66519

========= Core RFC stats =========
	Total RFC Accesses     = 44097
	Total RFC Misses       = 30248
	Total RFC Read Misses  = 15017
	Total RFC Write Misses = 15231
	Total RFC Evictions    = 18517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15057
	L1I_total_cache_misses = 878
	L1I_total_cache_miss_rate = 0.0583
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 75
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 319, Miss = 120, Miss_rate = 0.376, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 54
	L1D_total_cache_accesses = 4247
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.3904
	L1D_total_cache_pending_hits = 566
	L1D_total_cache_reservation_fails = 129
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3968
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 900480
gpgpu_n_tot_w_icount = 28140
gpgpu_n_stall_shd_mem = 2288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23030
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5453	W0_Idle:55858	W0_Scoreboard:67285	W1:10097	W2:869	W3:278	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 171 
max_icnt2mem_latency = 100 
max_icnt2sh_latency = 15748 
mrq_lat_table:470 	15 	26 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1510 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1669 	79 	50 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	542 	81 	1 	0 	0 	0 	0 	1 	8 	62 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 530/8 = 66.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         9         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 73/54 = 1.35
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 152
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       283       267       267      1218       920       756       341    none      none      none      none      none      none      none      none  
dram[1]:        190       264       262       269      1237      1002       282       313    none      none      none      none      none      none      none      none  
dram[2]:        204       261       262       262      1193       922       325       292    none      none      none      none      none      none      none      none  
dram[3]:        301       262       262       267      1110       723       226       365    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         273      1130       798       331       371    none      none      none      none      none      none      none      none  
dram[5]:        265       270       263       263       979       772       275       365    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274       278       274       268       276       271       265         0         0         0         0         0         0         0         0
dram[1]:        283       273       268       271       273       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       274       290       268       262       254         0         0         0         0         0         0         0         0
dram[3]:        270       269       268       283       273       276       253       260         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       273       268       269       262       251         0         0         0         0         0         0         0         0
dram[5]:        272       282       268       271       276       274       252       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20596 n_act=11 n_pre=3 n_req=102 n_rd=146 n_write=29 bw_util=0.01684
n_activity=1408 dram_eff=0.2486
bk0: 26a 20643i bk1: 16a 20722i bk2: 10a 20748i bk3: 8a 20741i bk4: 22a 20688i bk5: 30a 20652i bk6: 18a 20605i bk7: 16a 20624i bk8: 0a 20781i bk9: 0a 20783i bk10: 0a 20785i bk11: 0a 20785i bk12: 0a 20786i bk13: 0a 20788i bk14: 0a 20788i bk15: 0a 20788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0082752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20645 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01251
n_activity=1129 dram_eff=0.2303
bk0: 14a 20719i bk1: 10a 20748i bk2: 6a 20759i bk3: 4a 20764i bk4: 20a 20706i bk5: 22a 20706i bk6: 16a 20648i bk7: 16a 20651i bk8: 0a 20782i bk9: 0a 20782i bk10: 0a 20783i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00139524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20617 n_act=9 n_pre=1 n_req=92 n_rd=132 n_write=26 bw_util=0.0152
n_activity=1326 dram_eff=0.2383
bk0: 18a 20714i bk1: 12a 20742i bk2: 6a 20760i bk3: 14a 20741i bk4: 24a 20677i bk5: 26a 20664i bk6: 16a 20603i bk7: 16a 20648i bk8: 0a 20780i bk9: 0a 20782i bk10: 0a 20785i bk11: 0a 20786i bk12: 0a 20787i bk13: 0a 20787i bk14: 0a 20788i bk15: 0a 20789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00553284
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20625 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01463
n_activity=1169 dram_eff=0.2601
bk0: 8a 20758i bk1: 12a 20751i bk2: 8a 20757i bk3: 16a 20733i bk4: 24a 20692i bk5: 28a 20629i bk6: 14a 20650i bk7: 16a 20631i bk8: 0a 20781i bk9: 0a 20782i bk10: 0a 20783i bk11: 0a 20783i bk12: 0a 20784i bk13: 0a 20786i bk14: 0a 20788i bk15: 0a 20788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0025018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20641 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01318
n_activity=1095 dram_eff=0.2502
bk0: 16a 20737i bk1: 6a 20762i bk2: 0a 20786i bk3: 2a 20772i bk4: 20a 20701i bk5: 36a 20638i bk6: 16a 20639i bk7: 16a 20637i bk8: 0a 20782i bk9: 0a 20782i bk10: 0a 20782i bk11: 0a 20783i bk12: 0a 20783i bk13: 0a 20784i bk14: 0a 20785i bk15: 0a 20787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0028867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20785 n_nop=20621 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01501
n_activity=1234 dram_eff=0.2528
bk0: 20a 20729i bk1: 6a 20759i bk2: 10a 20752i bk3: 14a 20745i bk4: 24a 20692i bk5: 28a 20672i bk6: 14a 20672i bk7: 16a 20639i bk8: 0a 20782i bk9: 0a 20782i bk10: 0a 20783i bk11: 0a 20784i bk12: 0a 20784i bk13: 0a 20784i bk14: 0a 20785i bk15: 0a 20785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00216502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248, Miss = 38, Miss_rate = 0.153, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 156, Miss = 35, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 28, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 32, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 142, Miss = 34, Miss_rate = 0.239, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 137, Miss = 36, Miss_rate = 0.263, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 153, Miss = 30, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1831
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4549
icnt_total_pkts_simt_to_mem=2975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.67208
	minimum = 6
	maximum = 32
Network latency average = 7.5698
	minimum = 6
	maximum = 29
Slowest packet = 1722
Flit latency average = 6.87355
	minimum = 6
	maximum = 25
Slowest flit = 3716
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023008
	minimum = 0 (at node 0)
	maximum = 0.0529043 (at node 7)
Accepted packet rate average = 0.023008
	minimum = 0 (at node 0)
	maximum = 0.0529043 (at node 7)
Injected flit rate average = 0.0460867
	minimum = 0 (at node 0)
	maximum = 0.0875375 (at node 7)
Accepted flit rate average= 0.0460867
	minimum = 0 (at node 0)
	maximum = 0.125989 (at node 7)
Injected packet length average = 2.00307
Accepted packet length average = 2.00307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 66519 (inst/sec)
gpgpu_simulation_rate = 1968 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15749)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(386,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (751,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (769,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (778,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (847,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (859,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (868,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (877,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (892,15749), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 893
gpu_sim_insn = 96588
gpu_ipc =     108.1613
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 123
gpu_total_sim_rate=78592

========= Core RFC stats =========
	Total RFC Accesses     = 50222
	Total RFC Misses       = 34295
	Total RFC Read Misses  = 17206
	Total RFC Write Misses = 17089
	Total RFC Evictions    = 21002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 301
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 244
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 297
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 192
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 307
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 271
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 176
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 1967
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4126
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8084	W0_Idle:60886	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 328 
averagemflatency = 170 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 16641 
mrq_lat_table:470 	15 	26 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1931 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1743 	105 	106 	303 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	574 	81 	1 	0 	0 	0 	0 	1 	8 	62 	1298 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 530/8 = 66.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         9         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 73/54 = 1.35
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 152
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       283       267       267      1763      1238      2014       341    none      none      none      none      none      none      none      none  
dram[1]:        190       264       262       269      1856      1537       282       313    none      none      none      none      none      none      none      none  
dram[2]:        204       261       262       262      1605      1298       325       292    none      none      none      none      none      none      none      none  
dram[3]:        301       262       262       267      1581      1128       226       365    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         273      1659      1043       331       371    none      none      none      none      none      none      none      none  
dram[5]:        265       270       263       263      1503      1149       275       365    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274       278       274       328       276       325       265         0         0         0         0         0         0         0         0
dram[1]:        283       273       268       271       313       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       274       290       304       262       254         0         0         0         0         0         0         0         0
dram[3]:        270       269       268       283       273       316       253       260         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       273       301       269       262       251         0         0         0         0         0         0         0         0
dram[5]:        272       282       268       271       310       274       252       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21774 n_act=11 n_pre=3 n_req=102 n_rd=146 n_write=29 bw_util=0.01594
n_activity=1408 dram_eff=0.2486
bk0: 26a 21821i bk1: 16a 21900i bk2: 10a 21926i bk3: 8a 21919i bk4: 22a 21866i bk5: 30a 21830i bk6: 18a 21783i bk7: 16a 21802i bk8: 0a 21959i bk9: 0a 21961i bk10: 0a 21963i bk11: 0a 21963i bk12: 0a 21964i bk13: 0a 21966i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00783135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21823 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01184
n_activity=1129 dram_eff=0.2303
bk0: 14a 21897i bk1: 10a 21926i bk2: 6a 21937i bk3: 4a 21942i bk4: 20a 21884i bk5: 22a 21884i bk6: 16a 21826i bk7: 16a 21829i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21964i bk12: 0a 21964i bk13: 0a 21964i bk14: 0a 21964i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0013204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=9 n_pre=1 n_req=92 n_rd=132 n_write=26 bw_util=0.01439
n_activity=1326 dram_eff=0.2383
bk0: 18a 21892i bk1: 12a 21920i bk2: 6a 21938i bk3: 14a 21919i bk4: 24a 21855i bk5: 26a 21842i bk6: 16a 21781i bk7: 16a 21826i bk8: 0a 21958i bk9: 0a 21960i bk10: 0a 21963i bk11: 0a 21964i bk12: 0a 21965i bk13: 0a 21965i bk14: 0a 21966i bk15: 0a 21967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21803 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01384
n_activity=1169 dram_eff=0.2601
bk0: 8a 21936i bk1: 12a 21929i bk2: 8a 21935i bk3: 16a 21911i bk4: 24a 21870i bk5: 28a 21807i bk6: 14a 21828i bk7: 16a 21809i bk8: 0a 21959i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21961i bk12: 0a 21962i bk13: 0a 21964i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00236762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21819 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01248
n_activity=1095 dram_eff=0.2502
bk0: 16a 21915i bk1: 6a 21940i bk2: 0a 21964i bk3: 2a 21950i bk4: 20a 21879i bk5: 36a 21816i bk6: 16a 21817i bk7: 16a 21815i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21960i bk11: 0a 21961i bk12: 0a 21961i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00273187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21799 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1234 dram_eff=0.2528
bk0: 20a 21907i bk1: 6a 21937i bk2: 10a 21930i bk3: 14a 21923i bk4: 24a 21870i bk5: 28a 21850i bk6: 14a 21850i bk7: 16a 21817i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21962i bk12: 0a 21962i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0020489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 38, Miss_rate = 0.094, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 221, Miss = 32, Miss_rate = 0.145, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3534
	minimum = 6
	maximum = 136
Network latency average = 16.0144
	minimum = 6
	maximum = 92
Slowest packet = 3776
Flit latency average = 17.7992
	minimum = 6
	maximum = 91
Slowest flit = 8146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0432997
	minimum = 0 (at node 4)
	maximum = 0.174692 (at node 15)
Accepted packet rate average = 0.0432997
	minimum = 0 (at node 4)
	maximum = 0.174692 (at node 15)
Injected flit rate average = 0.06918
	minimum = 0 (at node 4)
	maximum = 0.192609 (at node 15)
Accepted flit rate average= 0.06918
	minimum = 0 (at node 4)
	maximum = 0.344905 (at node 15)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 78592 (inst/sec)
gpgpu_simulation_rate = 2080 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 123
gpu_total_sim_rate=78592

========= Core RFC stats =========
	Total RFC Accesses     = 50222
	Total RFC Misses       = 34295
	Total RFC Read Misses  = 17206
	Total RFC Write Misses = 17089
	Total RFC Evictions    = 21002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 301
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 244
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 297
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 192
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 307
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 271
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 176
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 1967
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4126
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8084	W0_Idle:60886	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 328 
averagemflatency = 181 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 16641 
mrq_lat_table:470 	15 	26 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1931 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1743 	105 	106 	303 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	574 	81 	1 	0 	0 	0 	0 	1 	8 	62 	1298 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 530/8 = 66.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         9         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 73/54 = 1.35
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 152
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       283       267       267      1763      1238      2014       341    none      none      none      none      none      none      none      none  
dram[1]:        190       264       262       269      1856      1537       282       313    none      none      none      none      none      none      none      none  
dram[2]:        204       261       262       262      1605      1298       325       292    none      none      none      none      none      none      none      none  
dram[3]:        301       262       262       267      1581      1128       226       365    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         273      1659      1043       331       371    none      none      none      none      none      none      none      none  
dram[5]:        265       270       263       263      1503      1149       275       365    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274       278       274       328       276       325       265         0         0         0         0         0         0         0         0
dram[1]:        283       273       268       271       313       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       274       290       304       262       254         0         0         0         0         0         0         0         0
dram[3]:        270       269       268       283       273       316       253       260         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       273       301       269       262       251         0         0         0         0         0         0         0         0
dram[5]:        272       282       268       271       310       274       252       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21774 n_act=11 n_pre=3 n_req=102 n_rd=146 n_write=29 bw_util=0.01594
n_activity=1408 dram_eff=0.2486
bk0: 26a 21821i bk1: 16a 21900i bk2: 10a 21926i bk3: 8a 21919i bk4: 22a 21866i bk5: 30a 21830i bk6: 18a 21783i bk7: 16a 21802i bk8: 0a 21959i bk9: 0a 21961i bk10: 0a 21963i bk11: 0a 21963i bk12: 0a 21964i bk13: 0a 21966i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00783135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21823 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01184
n_activity=1129 dram_eff=0.2303
bk0: 14a 21897i bk1: 10a 21926i bk2: 6a 21937i bk3: 4a 21942i bk4: 20a 21884i bk5: 22a 21884i bk6: 16a 21826i bk7: 16a 21829i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21964i bk12: 0a 21964i bk13: 0a 21964i bk14: 0a 21964i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0013204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=9 n_pre=1 n_req=92 n_rd=132 n_write=26 bw_util=0.01439
n_activity=1326 dram_eff=0.2383
bk0: 18a 21892i bk1: 12a 21920i bk2: 6a 21938i bk3: 14a 21919i bk4: 24a 21855i bk5: 26a 21842i bk6: 16a 21781i bk7: 16a 21826i bk8: 0a 21958i bk9: 0a 21960i bk10: 0a 21963i bk11: 0a 21964i bk12: 0a 21965i bk13: 0a 21965i bk14: 0a 21966i bk15: 0a 21967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21803 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01384
n_activity=1169 dram_eff=0.2601
bk0: 8a 21936i bk1: 12a 21929i bk2: 8a 21935i bk3: 16a 21911i bk4: 24a 21870i bk5: 28a 21807i bk6: 14a 21828i bk7: 16a 21809i bk8: 0a 21959i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21961i bk12: 0a 21962i bk13: 0a 21964i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00236762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21819 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01248
n_activity=1095 dram_eff=0.2502
bk0: 16a 21915i bk1: 6a 21940i bk2: 0a 21964i bk3: 2a 21950i bk4: 20a 21879i bk5: 36a 21816i bk6: 16a 21817i bk7: 16a 21815i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21960i bk11: 0a 21961i bk12: 0a 21961i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00273187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21799 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1234 dram_eff=0.2528
bk0: 20a 21907i bk1: 6a 21937i bk2: 10a 21930i bk3: 14a 21923i bk4: 24a 21870i bk5: 28a 21850i bk6: 14a 21850i bk7: 16a 21817i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21962i bk12: 0a 21962i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0020489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 38, Miss_rate = 0.094, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 221, Miss = 32, Miss_rate = 0.145, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 123
gpu_total_sim_rate=78592

========= Core RFC stats =========
	Total RFC Accesses     = 50222
	Total RFC Misses       = 34295
	Total RFC Read Misses  = 17206
	Total RFC Write Misses = 17089
	Total RFC Evictions    = 21002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 301
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 244
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 297
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 192
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 307
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 271
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 176
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 1967
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1967
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4126
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8084	W0_Idle:60886	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 328 
averagemflatency = 181 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 16641 
mrq_lat_table:470 	15 	26 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1931 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1743 	105 	106 	303 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	574 	81 	1 	0 	0 	0 	0 	1 	8 	62 	1298 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 530/8 = 66.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         9         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 378
min_bank_accesses = 0!
chip skew: 73/54 = 1.35
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 152
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       283       267       267      1763      1238      2014       341    none      none      none      none      none      none      none      none  
dram[1]:        190       264       262       269      1856      1537       282       313    none      none      none      none      none      none      none      none  
dram[2]:        204       261       262       262      1605      1298       325       292    none      none      none      none      none      none      none      none  
dram[3]:        301       262       262       267      1581      1128       226       365    none      none      none      none      none      none      none      none  
dram[4]:        263       265    none         273      1659      1043       331       371    none      none      none      none      none      none      none      none  
dram[5]:        265       270       263       263      1503      1149       275       365    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       274       278       274       328       276       325       265         0         0         0         0         0         0         0         0
dram[1]:        283       273       268       271       313       269       252       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       268       274       290       304       262       254         0         0         0         0         0         0         0         0
dram[3]:        270       269       268       283       273       316       253       260         0         0         0         0         0         0         0         0
dram[4]:        272       268         0       273       301       269       262       251         0         0         0         0         0         0         0         0
dram[5]:        272       282       268       271       310       274       252       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21774 n_act=11 n_pre=3 n_req=102 n_rd=146 n_write=29 bw_util=0.01594
n_activity=1408 dram_eff=0.2486
bk0: 26a 21821i bk1: 16a 21900i bk2: 10a 21926i bk3: 8a 21919i bk4: 22a 21866i bk5: 30a 21830i bk6: 18a 21783i bk7: 16a 21802i bk8: 0a 21959i bk9: 0a 21961i bk10: 0a 21963i bk11: 0a 21963i bk12: 0a 21964i bk13: 0a 21966i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00783135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21823 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01184
n_activity=1129 dram_eff=0.2303
bk0: 14a 21897i bk1: 10a 21926i bk2: 6a 21937i bk3: 4a 21942i bk4: 20a 21884i bk5: 22a 21884i bk6: 16a 21826i bk7: 16a 21829i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21964i bk12: 0a 21964i bk13: 0a 21964i bk14: 0a 21964i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0013204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=9 n_pre=1 n_req=92 n_rd=132 n_write=26 bw_util=0.01439
n_activity=1326 dram_eff=0.2383
bk0: 18a 21892i bk1: 12a 21920i bk2: 6a 21938i bk3: 14a 21919i bk4: 24a 21855i bk5: 26a 21842i bk6: 16a 21781i bk7: 16a 21826i bk8: 0a 21958i bk9: 0a 21960i bk10: 0a 21963i bk11: 0a 21964i bk12: 0a 21965i bk13: 0a 21965i bk14: 0a 21966i bk15: 0a 21967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21803 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01384
n_activity=1169 dram_eff=0.2601
bk0: 8a 21936i bk1: 12a 21929i bk2: 8a 21935i bk3: 16a 21911i bk4: 24a 21870i bk5: 28a 21807i bk6: 14a 21828i bk7: 16a 21809i bk8: 0a 21959i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21961i bk12: 0a 21962i bk13: 0a 21964i bk14: 0a 21966i bk15: 0a 21966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00236762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21819 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01248
n_activity=1095 dram_eff=0.2502
bk0: 16a 21915i bk1: 6a 21940i bk2: 0a 21964i bk3: 2a 21950i bk4: 20a 21879i bk5: 36a 21816i bk6: 16a 21817i bk7: 16a 21815i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21960i bk11: 0a 21961i bk12: 0a 21961i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00273187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21799 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1234 dram_eff=0.2528
bk0: 20a 21907i bk1: 6a 21937i bk2: 10a 21930i bk3: 14a 21923i bk4: 24a 21870i bk5: 28a 21850i bk6: 14a 21850i bk7: 16a 21817i bk8: 0a 21960i bk9: 0a 21960i bk10: 0a 21961i bk11: 0a 21962i bk12: 0a 21962i bk13: 0a 21962i bk14: 0a 21963i bk15: 0a 21963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0020489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 38, Miss_rate = 0.094, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 221, Miss = 32, Miss_rate = 0.145, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 17142  inst.: 733308 (ipc=209.1) sim_rate=81478 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 15:49:05 2018
GPGPU-Sim uArch: cycles simulated: 18142  inst.: 745866 (ipc=78.1) sim_rate=74586 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 15:49:06 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 19642  inst.: 778245 (ipc=49.8) sim_rate=70749 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:49:07 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4041,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4043,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4156,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4344,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4418,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4743,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5237,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5239,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5240
gpu_sim_insn = 163369
gpu_ipc =      31.1773
gpu_tot_sim_cycle = 21882
gpu_tot_sim_insn = 792111
gpu_tot_ipc =      36.1992
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 3124
gpu_total_sim_rate=72010

========= Core RFC stats =========
	Total RFC Accesses     = 103780
	Total RFC Misses       = 74298
	Total RFC Read Misses  = 39395
	Total RFC Write Misses = 34903
	Total RFC Evictions    = 40839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32908
	L1I_total_cache_misses = 958
	L1I_total_cache_miss_rate = 0.0291
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 301
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 244
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 297
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 192
	L1D_cache_core[4]: Access = 2018, Miss = 724, Miss_rate = 0.359, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[5]: Access = 2174, Miss = 877, Miss_rate = 0.403, Pending_hits = 132, Reservation_fails = 375
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 107, Reservation_fails = 217
	L1D_cache_core[8]: Access = 1739, Miss = 634, Miss_rate = 0.365, Pending_hits = 100, Reservation_fails = 149
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 120, Reservation_fails = 297
	L1D_cache_core[10]: Access = 1820, Miss = 640, Miss_rate = 0.352, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 830, Miss_rate = 0.414, Pending_hits = 129, Reservation_fails = 635
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 271
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 176
	L1D_total_cache_accesses = 17529
	L1D_total_cache_misses = 6874
	L1D_total_cache_miss_rate = 0.3922
	L1D_total_cache_pending_hits = 1172
	L1D_total_cache_reservation_fails = 3648
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 5504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0872
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2590
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31950
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1973824
gpgpu_n_tot_w_icount = 61682
gpgpu_n_stall_shd_mem = 10866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1833
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43049
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 176128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8986
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11033	W0_Idle:66674	W0_Scoreboard:103131	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:281	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14664 {8:1833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249288 {136:1833,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 470 
averagemflatency = 178 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 21881 
mrq_lat_table:792 	54 	64 	46 	15 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6420 	812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3789 	1479 	1414 	522 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1032 	501 	279 	36 	0 	0 	0 	1 	8 	62 	1298 	4015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 13.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 989/8 = 123.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        26        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/135 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       430       383       362      3283      1963      2957      1822    none      none      none      none      none      none      none      none  
dram[1]:        366       390       420       356      3668      3108      1565      1656    none      none      none      none      none      none      none      none  
dram[2]:        322       380       310       395      3098      2272      1423      1529    none      none      none      none      none      none      none      none  
dram[3]:        364       425       352       396      3235      2114      1346      1549    none      none      none      none      none      none      none      none  
dram[4]:        350       373       443       439      2657      1723      1546      1679    none      none      none      none      none      none      none      none  
dram[5]:        371       329       345       325      2479      2455      1371      1612    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        341       323       326       299       335       338       325       265         0         0         0         0         0         0         0         0
dram[1]:        366       324       408       406       408       346       254       252         0         0         0         0         0         0         0         0
dram[2]:        302       351       284       381       337       346       262       254         0         0         0         0         0         0         0         0
dram[3]:        359       358       375       425       374       400       269       260         0         0         0         0         0         0         0         0
dram[4]:        334       372       349       470       357       342       262       251         0         0         0         0         0         0         0         0
dram[5]:        362       335       376       356       340       348       282       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28566 n_act=11 n_pre=3 n_req=164 n_rd=270 n_write=29 bw_util=0.02071
n_activity=2020 dram_eff=0.296
bk0: 48a 28685i bk1: 46a 28712i bk2: 28a 28804i bk3: 26a 28773i bk4: 40a 28743i bk5: 48a 28706i bk6: 18a 28699i bk7: 16a 28718i bk8: 0a 28875i bk9: 0a 28877i bk10: 0a 28879i bk11: 0a 28879i bk12: 0a 28880i bk13: 0a 28882i bk14: 0a 28882i bk15: 0a 28882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0069947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28573 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.0205
n_activity=1801 dram_eff=0.3287
bk0: 54a 28712i bk1: 50a 28678i bk2: 38a 28709i bk3: 34a 28635i bk4: 36a 28760i bk5: 30a 28781i bk6: 16a 28742i bk7: 16a 28745i bk8: 0a 28876i bk9: 0a 28876i bk10: 0a 28877i bk11: 0a 28880i bk12: 0a 28880i bk13: 0a 28880i bk14: 0a 28880i bk15: 0a 28880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.02694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28567 n_act=9 n_pre=1 n_req=164 n_rd=276 n_write=26 bw_util=0.02091
n_activity=1876 dram_eff=0.322
bk0: 52a 28703i bk1: 50a 28649i bk2: 24a 28784i bk3: 38a 28685i bk4: 40a 28732i bk5: 40a 28720i bk6: 16a 28697i bk7: 16a 28742i bk8: 0a 28874i bk9: 0a 28876i bk10: 0a 28879i bk11: 0a 28880i bk12: 0a 28881i bk13: 0a 28881i bk14: 0a 28882i bk15: 0a 28883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28573 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.02064
n_activity=1708 dram_eff=0.3489
bk0: 42a 28756i bk1: 48a 28688i bk2: 26a 28774i bk3: 40a 28731i bk4: 38a 28742i bk5: 44a 28661i bk6: 16a 28729i bk7: 16a 28725i bk8: 0a 28875i bk9: 0a 28876i bk10: 0a 28877i bk11: 0a 28877i bk12: 0a 28878i bk13: 0a 28880i bk14: 0a 28882i bk15: 0a 28882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0103535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28560 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02154
n_activity=1782 dram_eff=0.349
bk0: 52a 28730i bk1: 48a 28687i bk2: 30a 28740i bk3: 34a 28652i bk4: 36a 28757i bk5: 54a 28686i bk6: 16a 28733i bk7: 16a 28731i bk8: 0a 28876i bk9: 0a 28876i bk10: 0a 28876i bk11: 0a 28877i bk12: 0a 28877i bk13: 0a 28878i bk14: 0a 28879i bk15: 0a 28881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0288791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28879 n_nop=28555 n_act=8 n_pre=0 n_req=171 n_rd=290 n_write=26 bw_util=0.02188
n_activity=1947 dram_eff=0.3246
bk0: 50a 28744i bk1: 48a 28704i bk2: 36a 28773i bk3: 42a 28692i bk4: 40a 28751i bk5: 42a 28727i bk6: 16a 28751i bk7: 16a 28733i bk8: 0a 28876i bk9: 0a 28876i bk10: 0a 28877i bk11: 0a 28878i bk12: 0a 28878i bk13: 0a 28878i bk14: 0a 28879i bk15: 0a 28879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 874, Miss = 67, Miss_rate = 0.077, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 577, Miss = 68, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 681, Miss = 72, Miss_rate = 0.106, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 539, Miss = 65, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 661, Miss = 66, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 553, Miss = 72, Miss_rate = 0.130, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 614, Miss = 61, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 579, Miss = 74, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 553, Miss = 67, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 556, Miss = 76, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 524, Miss = 71, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 589, Miss = 74, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7300
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1141
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=14934
icnt_total_pkts_simt_to_mem=12696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.5726
	minimum = 6
	maximum = 90
Network latency average = 12.9448
	minimum = 6
	maximum = 89
Slowest packet = 6293
Flit latency average = 12.7416
	minimum = 6
	maximum = 85
Slowest flit = 13320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0699321
	minimum = 0 (at node 0)
	maximum = 0.145611 (at node 11)
Accepted packet rate average = 0.0699321
	minimum = 0 (at node 0)
	maximum = 0.145611 (at node 11)
Injected flit rate average = 0.130322
	minimum = 0 (at node 0)
	maximum = 0.25458 (at node 11)
Accepted flit rate average= 0.130322
	minimum = 0 (at node 0)
	maximum = 0.294466 (at node 11)
Injected packet length average = 1.86355
Accepted packet length average = 1.86355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 72010 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21882)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 22382  inst.: 892479 (ipc=200.7) sim_rate=74373 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:49:08 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (783,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (801,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (819,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (846,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (885,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (888,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (891,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (906,21882), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 4.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 907
gpu_sim_insn = 104400
gpu_ipc =     115.1047
gpu_tot_sim_cycle = 22789
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.3396
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 3124
gpu_total_sim_rate=74709

========= Core RFC stats =========
	Total RFC Accesses     = 110007
	Total RFC Misses       = 78430
	Total RFC Read Misses  = 41622
	Total RFC Write Misses = 36808
	Total RFC Evictions    = 43354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 502
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 487
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 489
	L1D_cache_core[4]: Access = 2098, Miss = 784, Miss_rate = 0.374, Pending_hits = 112, Reservation_fails = 528
	L1D_cache_core[5]: Access = 2174, Miss = 877, Miss_rate = 0.403, Pending_hits = 132, Reservation_fails = 375
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 107, Reservation_fails = 217
	L1D_cache_core[8]: Access = 1739, Miss = 634, Miss_rate = 0.365, Pending_hits = 100, Reservation_fails = 149
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 120, Reservation_fails = 297
	L1D_cache_core[10]: Access = 1820, Miss = 640, Miss_rate = 0.352, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 830, Miss_rate = 0.414, Pending_hits = 129, Reservation_fails = 635
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 493
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 478
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 444
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7377
	L1D_total_cache_miss_rate = 0.4060
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5656
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1865
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13869	W0_Idle:71848	W0_Scoreboard:104693	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14920 {8:1865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253640 {136:1865,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 470 
averagemflatency = 178 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 22788 
mrq_lat_table:792 	54 	64 	46 	15 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6845 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3865 	1505 	1443 	830 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	501 	279 	36 	0 	0 	0 	1 	8 	62 	1298 	4527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 13.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 989/8 = 123.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        26        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/135 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       430       383       362      3625      2195      4290      1822    none      none      none      none      none      none      none      none  
dram[1]:        366       390       420       356      4066      3550      1565      1656    none      none      none      none      none      none      none      none  
dram[2]:        322       380       310       395      3390      2562      1423      1529    none      none      none      none      none      none      none      none  
dram[3]:        364       425       352       396      3583      2399      1346      1549    none      none      none      none      none      none      none      none  
dram[4]:        350       373       443       439      3003      1911      1546      1679    none      none      none      none      none      none      none      none  
dram[5]:        371       329       345       325      2838      2749      1371      1612    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        341       323       326       299       335       338       325       265         0         0         0         0         0         0         0         0
dram[1]:        366       324       408       406       408       346       254       252         0         0         0         0         0         0         0         0
dram[2]:        302       351       284       381       337       346       262       254         0         0         0         0         0         0         0         0
dram[3]:        359       358       375       425       374       400       269       260         0         0         0         0         0         0         0         0
dram[4]:        334       372       349       470       357       342       262       251         0         0         0         0         0         0         0         0
dram[5]:        362       335       376       356       340       348       282       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29762 n_act=11 n_pre=3 n_req=164 n_rd=270 n_write=29 bw_util=0.01988
n_activity=2020 dram_eff=0.296
bk0: 48a 29881i bk1: 46a 29908i bk2: 28a 30000i bk3: 26a 29969i bk4: 40a 29939i bk5: 48a 29902i bk6: 18a 29895i bk7: 16a 29914i bk8: 0a 30071i bk9: 0a 30073i bk10: 0a 30075i bk11: 0a 30075i bk12: 0a 30076i bk13: 0a 30078i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00671654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.01968
n_activity=1801 dram_eff=0.3287
bk0: 54a 29908i bk1: 50a 29874i bk2: 38a 29905i bk3: 34a 29831i bk4: 36a 29956i bk5: 30a 29977i bk6: 16a 29938i bk7: 16a 29941i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30076i bk12: 0a 30076i bk13: 0a 30076i bk14: 0a 30076i bk15: 0a 30076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0258687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29763 n_act=9 n_pre=1 n_req=164 n_rd=276 n_write=26 bw_util=0.02008
n_activity=1876 dram_eff=0.322
bk0: 52a 29899i bk1: 50a 29845i bk2: 24a 29980i bk3: 38a 29881i bk4: 40a 29928i bk5: 40a 29916i bk6: 16a 29893i bk7: 16a 29938i bk8: 0a 30070i bk9: 0a 30072i bk10: 0a 30075i bk11: 0a 30076i bk12: 0a 30077i bk13: 0a 30077i bk14: 0a 30078i bk15: 0a 30079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.01982
n_activity=1708 dram_eff=0.3489
bk0: 42a 29952i bk1: 48a 29884i bk2: 26a 29970i bk3: 40a 29927i bk4: 38a 29938i bk5: 44a 29857i bk6: 16a 29925i bk7: 16a 29921i bk8: 0a 30071i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30073i bk12: 0a 30074i bk13: 0a 30076i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00994181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29756 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02068
n_activity=1782 dram_eff=0.349
bk0: 52a 29926i bk1: 48a 29883i bk2: 30a 29936i bk3: 34a 29848i bk4: 36a 29953i bk5: 54a 29882i bk6: 16a 29929i bk7: 16a 29927i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30072i bk11: 0a 30073i bk12: 0a 30073i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29751 n_act=8 n_pre=0 n_req=171 n_rd=290 n_write=26 bw_util=0.02101
n_activity=1947 dram_eff=0.3246
bk0: 50a 29940i bk1: 48a 29900i bk2: 36a 29969i bk3: 42a 29888i bk4: 40a 29947i bk5: 42a 29923i bk6: 16a 29947i bk7: 16a 29929i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30074i bk12: 0a 30074i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1038, Miss = 67, Miss_rate = 0.065, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 717, Miss = 72, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 573, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 699, Miss = 66, Miss_rate = 0.094, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 613, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 587, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 590, Miss = 76, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 558, Miss = 71, Miss_rate = 0.127, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 623, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7846
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15616
icnt_total_pkts_simt_to_mem=13754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.8168
	minimum = 6
	maximum = 133
Network latency average = 16.1923
	minimum = 6
	maximum = 86
Slowest packet = 14710
Flit latency average = 18.0592
	minimum = 6
	maximum = 85
Slowest flit = 28250
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0445914
	minimum = 0 (at node 5)
	maximum = 0.180816 (at node 15)
Accepted packet rate average = 0.0445914
	minimum = 0 (at node 5)
	maximum = 0.180816 (at node 15)
Injected flit rate average = 0.0710523
	minimum = 0 (at node 5)
	maximum = 0.198456 (at node 15)
Accepted flit rate average= 0.0710523
	minimum = 0 (at node 5)
	maximum = 0.357222 (at node 15)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 74709 (inst/sec)
gpgpu_simulation_rate = 1899 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22789
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.3396
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 3124
gpu_total_sim_rate=74709

========= Core RFC stats =========
	Total RFC Accesses     = 110007
	Total RFC Misses       = 78430
	Total RFC Read Misses  = 41622
	Total RFC Write Misses = 36808
	Total RFC Evictions    = 43354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 502
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 487
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 489
	L1D_cache_core[4]: Access = 2098, Miss = 784, Miss_rate = 0.374, Pending_hits = 112, Reservation_fails = 528
	L1D_cache_core[5]: Access = 2174, Miss = 877, Miss_rate = 0.403, Pending_hits = 132, Reservation_fails = 375
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 107, Reservation_fails = 217
	L1D_cache_core[8]: Access = 1739, Miss = 634, Miss_rate = 0.365, Pending_hits = 100, Reservation_fails = 149
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 120, Reservation_fails = 297
	L1D_cache_core[10]: Access = 1820, Miss = 640, Miss_rate = 0.352, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 830, Miss_rate = 0.414, Pending_hits = 129, Reservation_fails = 635
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 493
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 478
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 444
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7377
	L1D_total_cache_miss_rate = 0.4060
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5656
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1865
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13869	W0_Idle:71848	W0_Scoreboard:104693	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14920 {8:1865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253640 {136:1865,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 470 
averagemflatency = 181 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 22788 
mrq_lat_table:792 	54 	64 	46 	15 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6845 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3865 	1505 	1443 	830 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	501 	279 	36 	0 	0 	0 	1 	8 	62 	1298 	4527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 13.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 989/8 = 123.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        26        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/135 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       430       383       362      3625      2195      4290      1822    none      none      none      none      none      none      none      none  
dram[1]:        366       390       420       356      4066      3550      1565      1656    none      none      none      none      none      none      none      none  
dram[2]:        322       380       310       395      3390      2562      1423      1529    none      none      none      none      none      none      none      none  
dram[3]:        364       425       352       396      3583      2399      1346      1549    none      none      none      none      none      none      none      none  
dram[4]:        350       373       443       439      3003      1911      1546      1679    none      none      none      none      none      none      none      none  
dram[5]:        371       329       345       325      2838      2749      1371      1612    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        341       323       326       299       335       338       325       265         0         0         0         0         0         0         0         0
dram[1]:        366       324       408       406       408       346       254       252         0         0         0         0         0         0         0         0
dram[2]:        302       351       284       381       337       346       262       254         0         0         0         0         0         0         0         0
dram[3]:        359       358       375       425       374       400       269       260         0         0         0         0         0         0         0         0
dram[4]:        334       372       349       470       357       342       262       251         0         0         0         0         0         0         0         0
dram[5]:        362       335       376       356       340       348       282       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29762 n_act=11 n_pre=3 n_req=164 n_rd=270 n_write=29 bw_util=0.01988
n_activity=2020 dram_eff=0.296
bk0: 48a 29881i bk1: 46a 29908i bk2: 28a 30000i bk3: 26a 29969i bk4: 40a 29939i bk5: 48a 29902i bk6: 18a 29895i bk7: 16a 29914i bk8: 0a 30071i bk9: 0a 30073i bk10: 0a 30075i bk11: 0a 30075i bk12: 0a 30076i bk13: 0a 30078i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00671654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.01968
n_activity=1801 dram_eff=0.3287
bk0: 54a 29908i bk1: 50a 29874i bk2: 38a 29905i bk3: 34a 29831i bk4: 36a 29956i bk5: 30a 29977i bk6: 16a 29938i bk7: 16a 29941i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30076i bk12: 0a 30076i bk13: 0a 30076i bk14: 0a 30076i bk15: 0a 30076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0258687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29763 n_act=9 n_pre=1 n_req=164 n_rd=276 n_write=26 bw_util=0.02008
n_activity=1876 dram_eff=0.322
bk0: 52a 29899i bk1: 50a 29845i bk2: 24a 29980i bk3: 38a 29881i bk4: 40a 29928i bk5: 40a 29916i bk6: 16a 29893i bk7: 16a 29938i bk8: 0a 30070i bk9: 0a 30072i bk10: 0a 30075i bk11: 0a 30076i bk12: 0a 30077i bk13: 0a 30077i bk14: 0a 30078i bk15: 0a 30079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.01982
n_activity=1708 dram_eff=0.3489
bk0: 42a 29952i bk1: 48a 29884i bk2: 26a 29970i bk3: 40a 29927i bk4: 38a 29938i bk5: 44a 29857i bk6: 16a 29925i bk7: 16a 29921i bk8: 0a 30071i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30073i bk12: 0a 30074i bk13: 0a 30076i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00994181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29756 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02068
n_activity=1782 dram_eff=0.349
bk0: 52a 29926i bk1: 48a 29883i bk2: 30a 29936i bk3: 34a 29848i bk4: 36a 29953i bk5: 54a 29882i bk6: 16a 29929i bk7: 16a 29927i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30072i bk11: 0a 30073i bk12: 0a 30073i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29751 n_act=8 n_pre=0 n_req=171 n_rd=290 n_write=26 bw_util=0.02101
n_activity=1947 dram_eff=0.3246
bk0: 50a 29940i bk1: 48a 29900i bk2: 36a 29969i bk3: 42a 29888i bk4: 40a 29947i bk5: 42a 29923i bk6: 16a 29947i bk7: 16a 29929i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30074i bk12: 0a 30074i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1038, Miss = 67, Miss_rate = 0.065, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 717, Miss = 72, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 573, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 699, Miss = 66, Miss_rate = 0.094, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 613, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 587, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 590, Miss = 76, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 558, Miss = 71, Miss_rate = 0.127, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 623, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7846
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15616
icnt_total_pkts_simt_to_mem=13754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22789
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.3396
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 71
gpu_stall_icnt2sh    = 3124
gpu_total_sim_rate=74709

========= Core RFC stats =========
	Total RFC Accesses     = 110007
	Total RFC Misses       = 78430
	Total RFC Read Misses  = 41622
	Total RFC Write Misses = 36808
	Total RFC Evictions    = 43354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 502
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 487
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 489
	L1D_cache_core[4]: Access = 2098, Miss = 784, Miss_rate = 0.374, Pending_hits = 112, Reservation_fails = 528
	L1D_cache_core[5]: Access = 2174, Miss = 877, Miss_rate = 0.403, Pending_hits = 132, Reservation_fails = 375
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 107, Reservation_fails = 217
	L1D_cache_core[8]: Access = 1739, Miss = 634, Miss_rate = 0.365, Pending_hits = 100, Reservation_fails = 149
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 120, Reservation_fails = 297
	L1D_cache_core[10]: Access = 1820, Miss = 640, Miss_rate = 0.352, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 830, Miss_rate = 0.414, Pending_hits = 129, Reservation_fails = 635
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 493
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 478
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 444
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7377
	L1D_total_cache_miss_rate = 0.4060
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5656
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1865
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13869	W0_Idle:71848	W0_Scoreboard:104693	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14920 {8:1865,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253640 {136:1865,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 470 
averagemflatency = 181 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 22788 
mrq_lat_table:792 	54 	64 	46 	15 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6845 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3865 	1505 	1443 	830 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	501 	279 	36 	0 	0 	0 	1 	8 	62 	1298 	4527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 13.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
     -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 989/8 = 123.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        26        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/135 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:        444       430       383       362      3625      2195      4290      1822    none      none      none      none      none      none      none      none  
dram[1]:        366       390       420       356      4066      3550      1565      1656    none      none      none      none      none      none      none      none  
dram[2]:        322       380       310       395      3390      2562      1423      1529    none      none      none      none      none      none      none      none  
dram[3]:        364       425       352       396      3583      2399      1346      1549    none      none      none      none      none      none      none      none  
dram[4]:        350       373       443       439      3003      1911      1546      1679    none      none      none      none      none      none      none      none  
dram[5]:        371       329       345       325      2838      2749      1371      1612    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        341       323       326       299       335       338       325       265         0         0         0         0         0         0         0         0
dram[1]:        366       324       408       406       408       346       254       252         0         0         0         0         0         0         0         0
dram[2]:        302       351       284       381       337       346       262       254         0         0         0         0         0         0         0         0
dram[3]:        359       358       375       425       374       400       269       260         0         0         0         0         0         0         0         0
dram[4]:        334       372       349       470       357       342       262       251         0         0         0         0         0         0         0         0
dram[5]:        362       335       376       356       340       348       282       262         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29762 n_act=11 n_pre=3 n_req=164 n_rd=270 n_write=29 bw_util=0.01988
n_activity=2020 dram_eff=0.296
bk0: 48a 29881i bk1: 46a 29908i bk2: 28a 30000i bk3: 26a 29969i bk4: 40a 29939i bk5: 48a 29902i bk6: 18a 29895i bk7: 16a 29914i bk8: 0a 30071i bk9: 0a 30073i bk10: 0a 30075i bk11: 0a 30075i bk12: 0a 30076i bk13: 0a 30078i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00671654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.01968
n_activity=1801 dram_eff=0.3287
bk0: 54a 29908i bk1: 50a 29874i bk2: 38a 29905i bk3: 34a 29831i bk4: 36a 29956i bk5: 30a 29977i bk6: 16a 29938i bk7: 16a 29941i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30076i bk12: 0a 30076i bk13: 0a 30076i bk14: 0a 30076i bk15: 0a 30076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0258687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29763 n_act=9 n_pre=1 n_req=164 n_rd=276 n_write=26 bw_util=0.02008
n_activity=1876 dram_eff=0.322
bk0: 52a 29899i bk1: 50a 29845i bk2: 24a 29980i bk3: 38a 29881i bk4: 40a 29928i bk5: 40a 29916i bk6: 16a 29893i bk7: 16a 29938i bk8: 0a 30070i bk9: 0a 30072i bk10: 0a 30075i bk11: 0a 30076i bk12: 0a 30077i bk13: 0a 30077i bk14: 0a 30078i bk15: 0a 30079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29769 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.01982
n_activity=1708 dram_eff=0.3489
bk0: 42a 29952i bk1: 48a 29884i bk2: 26a 29970i bk3: 40a 29927i bk4: 38a 29938i bk5: 44a 29857i bk6: 16a 29925i bk7: 16a 29921i bk8: 0a 30071i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30073i bk12: 0a 30074i bk13: 0a 30076i bk14: 0a 30078i bk15: 0a 30078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00994181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29756 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02068
n_activity=1782 dram_eff=0.349
bk0: 52a 29926i bk1: 48a 29883i bk2: 30a 29936i bk3: 34a 29848i bk4: 36a 29953i bk5: 54a 29882i bk6: 16a 29929i bk7: 16a 29927i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30072i bk11: 0a 30073i bk12: 0a 30073i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30075 n_nop=29751 n_act=8 n_pre=0 n_req=171 n_rd=290 n_write=26 bw_util=0.02101
n_activity=1947 dram_eff=0.3246
bk0: 50a 29940i bk1: 48a 29900i bk2: 36a 29969i bk3: 42a 29888i bk4: 40a 29947i bk5: 42a 29923i bk6: 16a 29947i bk7: 16a 29929i bk8: 0a 30072i bk9: 0a 30072i bk10: 0a 30073i bk11: 0a 30074i bk12: 0a 30074i bk13: 0a 30074i bk14: 0a 30075i bk15: 0a 30075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1038, Miss = 67, Miss_rate = 0.065, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 717, Miss = 72, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 573, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 699, Miss = 66, Miss_rate = 0.094, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 613, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 587, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 590, Miss = 76, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 558, Miss = 71, Miss_rate = 0.127, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 623, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7846
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15616
icnt_total_pkts_simt_to_mem=13754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22789)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,0,0) tid=(382,0,0)
GPGPU-Sim uArch: cycles simulated: 23289  inst.: 1004967 (ipc=216.9) sim_rate=77305 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:49:09 2018
GPGPU-Sim uArch: cycles simulated: 24789  inst.: 1035416 (ipc=69.5) sim_rate=73958 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 15:49:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 26789  inst.: 1074570 (ipc=44.5) sim_rate=71638 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 15:49:11 2018
GPGPU-Sim uArch: cycles simulated: 28289  inst.: 1102235 (ipc=37.4) sim_rate=68889 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:49:12 2018
GPGPU-Sim uArch: cycles simulated: 29789  inst.: 1128404 (ipc=33.1) sim_rate=66376 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:49:13 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 31289  inst.: 1155208 (ipc=30.4) sim_rate=64178 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 15:49:14 2018
GPGPU-Sim uArch: cycles simulated: 33289  inst.: 1193272 (ipc=28.3) sim_rate=62803 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:49:15 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10565,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11543,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11544,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11573,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11596,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11789,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12215,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12456,22789), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12457
gpu_sim_insn = 308581
gpu_ipc =      24.7717
gpu_tot_sim_cycle = 35246
gpu_tot_sim_insn = 1205092
gpu_tot_ipc =      34.1909
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 11240
gpu_stall_icnt2sh    = 58734
gpu_total_sim_rate=63425

========= Core RFC stats =========
	Total RFC Accesses     = 184785
	Total RFC Misses       = 131578
	Total RFC Read Misses  = 68721
	Total RFC Write Misses = 62857
	Total RFC Evictions    = 74609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55335
	L1I_total_cache_misses = 1038
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 502
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 487
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 489
	L1D_cache_core[4]: Access = 2098, Miss = 784, Miss_rate = 0.374, Pending_hits = 112, Reservation_fails = 528
	L1D_cache_core[5]: Access = 6385, Miss = 2899, Miss_rate = 0.454, Pending_hits = 447, Reservation_fails = 5225
	L1D_cache_core[6]: Access = 5928, Miss = 2635, Miss_rate = 0.445, Pending_hits = 408, Reservation_fails = 4103
	L1D_cache_core[7]: Access = 6379, Miss = 2734, Miss_rate = 0.429, Pending_hits = 393, Reservation_fails = 4578
	L1D_cache_core[8]: Access = 5516, Miss = 2373, Miss_rate = 0.430, Pending_hits = 365, Reservation_fails = 3517
	L1D_cache_core[9]: Access = 6060, Miss = 2645, Miss_rate = 0.436, Pending_hits = 397, Reservation_fails = 4211
	L1D_cache_core[10]: Access = 5716, Miss = 2431, Miss_rate = 0.425, Pending_hits = 374, Reservation_fails = 3959
	L1D_cache_core[11]: Access = 5613, Miss = 2481, Miss_rate = 0.442, Pending_hits = 417, Reservation_fails = 3900
	L1D_cache_core[12]: Access = 3961, Miss = 1830, Miss_rate = 0.462, Pending_hits = 343, Reservation_fails = 4150
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 478
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 444
	L1D_total_cache_accesses = 49396
	L1D_total_cache_misses = 21910
	L1D_total_cache_miss_rate = 0.4436
	L1D_total_cache_pending_hits = 3587
	L1D_total_cache_reservation_fails = 37133
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7040
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0682
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18285
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18848
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1038
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 3311424
gpgpu_n_tot_w_icount = 103482
gpgpu_n_stall_shd_mem = 65639
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7541
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97244
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 225280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 63759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68945	W0_Idle:77288	W0_Scoreboard:193065	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1979	W11:1626	W12:1991	W13:1419	W14:1002	W15:498	W16:134	W17:201	W18:51	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30208
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60328 {8:7541,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1025576 {136:7541,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 235 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 35245 
mrq_lat_table:1164 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14655 	8017 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6762 	3536 	6046 	4519 	1861 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1533 	2123 	3199 	692 	9 	0 	0 	1 	8 	62 	1298 	12572 	1237 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1403/8 = 175.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 211/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       1455      1654      1341      1416      8392      5102      8000      6243    none      none      none      none      none      none      none      none  
dram[1]:       1596      1582      1341      1472      8697      5856      7536      5761    none      none      none      none      none      none      none      none  
dram[2]:       1645      1527      1477      1483      9031      5836      8272      6395    none      none      none      none      none      none      none      none  
dram[3]:       1715      1534      1448      1221      8844      5286      6933      5625    none      none      none      none      none      none      none      none  
dram[4]:       1667      1492      1335      1538      5488      6242      6538      6869    none      none      none      none      none      none      none      none  
dram[5]:       1488      1435      1158      1176      5422      5798      7009      6349    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       458       602       431       522       527       488       490         0         0         0         0         0         0         0         0
dram[1]:        444       421       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       472       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46052 n_act=11 n_pre=3 n_req=240 n_rd=422 n_write=29 bw_util=0.01939
n_activity=2817 dram_eff=0.3202
bk0: 70a 46276i bk1: 64a 46303i bk2: 64a 46354i bk3: 64a 46275i bk4: 62a 46332i bk5: 64a 46304i bk6: 18a 46337i bk7: 16a 46356i bk8: 0a 46513i bk9: 0a 46515i bk10: 0a 46517i bk11: 0a 46517i bk12: 0a 46518i bk13: 0a 46520i bk14: 0a 46520i bk15: 0a 46520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00507341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46071 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01875
n_activity=2555 dram_eff=0.3413
bk0: 68a 46322i bk1: 64a 46285i bk2: 62a 46283i bk3: 62a 46198i bk4: 64a 46335i bk5: 62a 46353i bk6: 16a 46380i bk7: 16a 46383i bk8: 0a 46514i bk9: 0a 46514i bk10: 0a 46515i bk11: 0a 46518i bk12: 0a 46518i bk13: 0a 46518i bk14: 0a 46518i bk15: 0a 46518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.01694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46063 n_act=9 n_pre=1 n_req=235 n_rd=418 n_write=26 bw_util=0.01909
n_activity=2565 dram_eff=0.3462
bk0: 68a 46304i bk1: 64a 46253i bk2: 64a 46317i bk3: 64a 46231i bk4: 62a 46316i bk5: 64a 46294i bk6: 16a 46335i bk7: 16a 46380i bk8: 0a 46512i bk9: 0a 46514i bk10: 0a 46517i bk11: 0a 46518i bk12: 0a 46519i bk13: 0a 46519i bk14: 0a 46520i bk15: 0a 46521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00879248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46067 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.019
n_activity=2432 dram_eff=0.3635
bk0: 64a 46339i bk1: 64a 46294i bk2: 64a 46320i bk3: 64a 46289i bk4: 62a 46328i bk5: 64a 46254i bk6: 16a 46367i bk7: 16a 46363i bk8: 0a 46513i bk9: 0a 46514i bk10: 0a 46515i bk11: 0a 46515i bk12: 0a 46516i bk13: 0a 46518i bk14: 0a 46520i bk15: 0a 46520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00726616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46072 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.01879
n_activity=2430 dram_eff=0.3597
bk0: 64a 46344i bk1: 64a 46282i bk2: 64a 46295i bk3: 62a 46171i bk4: 62a 46338i bk5: 64a 46296i bk6: 16a 46371i bk7: 16a 46369i bk8: 0a 46514i bk9: 0a 46514i bk10: 0a 46514i bk11: 0a 46515i bk12: 0a 46515i bk13: 0a 46516i bk14: 0a 46517i bk15: 0a 46519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0188748
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46517 n_nop=46069 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01892
n_activity=2658 dram_eff=0.3311
bk0: 64a 46352i bk1: 64a 46310i bk2: 64a 46351i bk3: 64a 46277i bk4: 64a 46340i bk5: 62a 46312i bk6: 16a 46389i bk7: 16a 46371i bk8: 0a 46514i bk9: 0a 46514i bk10: 0a 46515i bk11: 0a 46516i bk12: 0a 46516i bk13: 0a 46516i bk14: 0a 46517i bk15: 0a 46517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00707268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2414, Miss = 107, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 1724, Miss = 104, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2123, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 1718, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2086, Miss = 105, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 1823, Miss = 104, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2092, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1727, Miss = 103, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1809, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1740, Miss = 104, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22807
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=53293
icnt_total_pkts_simt_to_mem=38138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.4963
	minimum = 6
	maximum = 241
Network latency average = 23.7148
	minimum = 6
	maximum = 227
Slowest packet = 22697
Flit latency average = 21.4638
	minimum = 6
	maximum = 226
Slowest flit = 48285
Fragmentation average = 0.0596217
	minimum = 0
	maximum = 196
Injected packet rate average = 0.0889638
	minimum = 0 (at node 0)
	maximum = 0.166894 (at node 5)
Accepted packet rate average = 0.0889638
	minimum = 0 (at node 0)
	maximum = 0.166894 (at node 5)
Injected flit rate average = 0.184519
	minimum = 0 (at node 0)
	maximum = 0.275026 (at node 21)
Accepted flit rate average= 0.184519
	minimum = 0 (at node 0)
	maximum = 0.422012 (at node 6)
Injected packet length average = 2.07409
Accepted packet length average = 2.07409
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 63425 (inst/sec)
gpgpu_simulation_rate = 1855 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35246)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 35746  inst.: 1308118 (ipc=206.1) sim_rate=65405 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 15:49:16 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (780,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (792,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (825,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (849,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (879,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (888,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (900,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (921,35246), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 5.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 922
gpu_sim_insn = 108082
gpu_ipc =     117.2256
gpu_tot_sim_cycle = 36168
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3076
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11240
gpu_stall_icnt2sh    = 58734
gpu_total_sim_rate=65658

========= Core RFC stats =========
	Total RFC Accesses     = 191014
	Total RFC Misses       = 135727
	Total RFC Read Misses  = 70947
	Total RFC Write Misses = 64780
	Total RFC Evictions    = 77126

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 758
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 804
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 658
	L1D_cache_core[4]: Access = 2178, Miss = 844, Miss_rate = 0.388, Pending_hits = 124, Reservation_fails = 861
	L1D_cache_core[5]: Access = 6465, Miss = 2959, Miss_rate = 0.458, Pending_hits = 459, Reservation_fails = 5450
	L1D_cache_core[6]: Access = 5928, Miss = 2635, Miss_rate = 0.445, Pending_hits = 408, Reservation_fails = 4103
	L1D_cache_core[7]: Access = 6379, Miss = 2734, Miss_rate = 0.429, Pending_hits = 393, Reservation_fails = 4578
	L1D_cache_core[8]: Access = 5516, Miss = 2373, Miss_rate = 0.430, Pending_hits = 365, Reservation_fails = 3517
	L1D_cache_core[9]: Access = 6060, Miss = 2645, Miss_rate = 0.436, Pending_hits = 397, Reservation_fails = 4211
	L1D_cache_core[10]: Access = 5716, Miss = 2431, Miss_rate = 0.425, Pending_hits = 374, Reservation_fails = 3959
	L1D_cache_core[11]: Access = 5613, Miss = 2481, Miss_rate = 0.442, Pending_hits = 417, Reservation_fails = 3900
	L1D_cache_core[12]: Access = 3961, Miss = 1830, Miss_rate = 0.462, Pending_hits = 343, Reservation_fails = 4150
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 784
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 649
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22411
	L1D_total_cache_miss_rate = 0.4479
	L1D_total_cache_pending_hits = 3683
	L1D_total_cache_reservation_fails = 39178
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18285
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7573
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65804
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71786	W0_Idle:82469	W0_Scoreboard:194645	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60584 {8:7573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1029928 {136:7573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 235 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 36167 
mrq_lat_table:1164 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15091 	8125 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6835 	3561 	6087 	4821 	1966 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1565 	2123 	3199 	692 	9 	0 	0 	1 	8 	62 	1298 	12572 	1749 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1403/8 = 175.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 211/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       1455      1654      1341      1416      8626      5283      9336      6243    none      none      none      none      none      none      none      none  
dram[1]:       1596      1582      1341      1472      8935      6084      7536      5761    none      none      none      none      none      none      none      none  
dram[2]:       1645      1527      1477      1483      9232      6032      8272      6395    none      none      none      none      none      none      none      none  
dram[3]:       1715      1534      1448      1221      9072      5498      6933      5625    none      none      none      none      none      none      none      none  
dram[4]:       1667      1492      1335      1538      5701      6407      6538      6869    none      none      none      none      none      none      none      none  
dram[5]:       1488      1435      1158      1176      5656      6012      7009      6349    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       458       602       431       522       527       488       490         0         0         0         0         0         0         0         0
dram[1]:        444       421       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       472       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47268 n_act=11 n_pre=3 n_req=240 n_rd=422 n_write=29 bw_util=0.0189
n_activity=2817 dram_eff=0.3202
bk0: 70a 47492i bk1: 64a 47519i bk2: 64a 47570i bk3: 64a 47491i bk4: 62a 47548i bk5: 64a 47520i bk6: 18a 47553i bk7: 16a 47572i bk8: 0a 47729i bk9: 0a 47731i bk10: 0a 47733i bk11: 0a 47733i bk12: 0a 47734i bk13: 0a 47736i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00494417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47287 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01827
n_activity=2555 dram_eff=0.3413
bk0: 68a 47538i bk1: 64a 47501i bk2: 62a 47499i bk3: 62a 47414i bk4: 64a 47551i bk5: 62a 47569i bk6: 16a 47596i bk7: 16a 47599i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47734i bk12: 0a 47734i bk13: 0a 47734i bk14: 0a 47734i bk15: 0a 47734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0165085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47279 n_act=9 n_pre=1 n_req=235 n_rd=418 n_write=26 bw_util=0.0186
n_activity=2565 dram_eff=0.3462
bk0: 68a 47520i bk1: 64a 47469i bk2: 64a 47533i bk3: 64a 47447i bk4: 62a 47532i bk5: 64a 47510i bk6: 16a 47551i bk7: 16a 47596i bk8: 0a 47728i bk9: 0a 47730i bk10: 0a 47733i bk11: 0a 47734i bk12: 0a 47735i bk13: 0a 47735i bk14: 0a 47736i bk15: 0a 47737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0085685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47283 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01852
n_activity=2432 dram_eff=0.3635
bk0: 64a 47555i bk1: 64a 47510i bk2: 64a 47536i bk3: 64a 47505i bk4: 62a 47544i bk5: 64a 47470i bk6: 16a 47583i bk7: 16a 47579i bk8: 0a 47729i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47731i bk12: 0a 47732i bk13: 0a 47734i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00708106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47288 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.01831
n_activity=2430 dram_eff=0.3597
bk0: 64a 47560i bk1: 64a 47498i bk2: 64a 47511i bk3: 62a 47387i bk4: 62a 47554i bk5: 64a 47512i bk6: 16a 47587i bk7: 16a 47585i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47730i bk11: 0a 47731i bk12: 0a 47731i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.018394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47285 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01844
n_activity=2658 dram_eff=0.3311
bk0: 64a 47568i bk1: 64a 47526i bk2: 64a 47567i bk3: 64a 47493i bk4: 64a 47556i bk5: 62a 47528i bk6: 16a 47605i bk7: 16a 47587i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47732i bk12: 0a 47732i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00689251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2578, Miss = 107, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 1758, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2159, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2124, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 1857, Miss = 104, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1761, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1843, Miss = 103, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1774, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1830, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23353
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=53975
icnt_total_pkts_simt_to_mem=39196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.9853
	minimum = 6
	maximum = 133
Network latency average = 16.2418
	minimum = 6
	maximum = 95
Slowest packet = 45729
Flit latency average = 18.1178
	minimum = 6
	maximum = 94
Slowest flit = 92244
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.043866
	minimum = 0 (at node 6)
	maximum = 0.177874 (at node 15)
Accepted packet rate average = 0.043866
	minimum = 0 (at node 6)
	maximum = 0.177874 (at node 15)
Injected flit rate average = 0.0698964
	minimum = 0 (at node 6)
	maximum = 0.195228 (at node 15)
Accepted flit rate average= 0.0698964
	minimum = 0 (at node 6)
	maximum = 0.35141 (at node 15)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 65658 (inst/sec)
gpgpu_simulation_rate = 1808 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36168
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3076
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11240
gpu_stall_icnt2sh    = 58734
gpu_total_sim_rate=65658

========= Core RFC stats =========
	Total RFC Accesses     = 191014
	Total RFC Misses       = 135727
	Total RFC Read Misses  = 70947
	Total RFC Write Misses = 64780
	Total RFC Evictions    = 77126

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 758
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 804
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 658
	L1D_cache_core[4]: Access = 2178, Miss = 844, Miss_rate = 0.388, Pending_hits = 124, Reservation_fails = 861
	L1D_cache_core[5]: Access = 6465, Miss = 2959, Miss_rate = 0.458, Pending_hits = 459, Reservation_fails = 5450
	L1D_cache_core[6]: Access = 5928, Miss = 2635, Miss_rate = 0.445, Pending_hits = 408, Reservation_fails = 4103
	L1D_cache_core[7]: Access = 6379, Miss = 2734, Miss_rate = 0.429, Pending_hits = 393, Reservation_fails = 4578
	L1D_cache_core[8]: Access = 5516, Miss = 2373, Miss_rate = 0.430, Pending_hits = 365, Reservation_fails = 3517
	L1D_cache_core[9]: Access = 6060, Miss = 2645, Miss_rate = 0.436, Pending_hits = 397, Reservation_fails = 4211
	L1D_cache_core[10]: Access = 5716, Miss = 2431, Miss_rate = 0.425, Pending_hits = 374, Reservation_fails = 3959
	L1D_cache_core[11]: Access = 5613, Miss = 2481, Miss_rate = 0.442, Pending_hits = 417, Reservation_fails = 3900
	L1D_cache_core[12]: Access = 3961, Miss = 1830, Miss_rate = 0.462, Pending_hits = 343, Reservation_fails = 4150
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 784
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 649
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22411
	L1D_total_cache_miss_rate = 0.4479
	L1D_total_cache_pending_hits = 3683
	L1D_total_cache_reservation_fails = 39178
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18285
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7573
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65804
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71786	W0_Idle:82469	W0_Scoreboard:194645	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60584 {8:7573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1029928 {136:7573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 235 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 36167 
mrq_lat_table:1164 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15091 	8125 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6835 	3561 	6087 	4821 	1966 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1565 	2123 	3199 	692 	9 	0 	0 	1 	8 	62 	1298 	12572 	1749 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1403/8 = 175.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 211/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       1455      1654      1341      1416      8626      5283      9336      6243    none      none      none      none      none      none      none      none  
dram[1]:       1596      1582      1341      1472      8935      6084      7536      5761    none      none      none      none      none      none      none      none  
dram[2]:       1645      1527      1477      1483      9232      6032      8272      6395    none      none      none      none      none      none      none      none  
dram[3]:       1715      1534      1448      1221      9072      5498      6933      5625    none      none      none      none      none      none      none      none  
dram[4]:       1667      1492      1335      1538      5701      6407      6538      6869    none      none      none      none      none      none      none      none  
dram[5]:       1488      1435      1158      1176      5656      6012      7009      6349    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       458       602       431       522       527       488       490         0         0         0         0         0         0         0         0
dram[1]:        444       421       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       472       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47268 n_act=11 n_pre=3 n_req=240 n_rd=422 n_write=29 bw_util=0.0189
n_activity=2817 dram_eff=0.3202
bk0: 70a 47492i bk1: 64a 47519i bk2: 64a 47570i bk3: 64a 47491i bk4: 62a 47548i bk5: 64a 47520i bk6: 18a 47553i bk7: 16a 47572i bk8: 0a 47729i bk9: 0a 47731i bk10: 0a 47733i bk11: 0a 47733i bk12: 0a 47734i bk13: 0a 47736i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00494417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47287 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01827
n_activity=2555 dram_eff=0.3413
bk0: 68a 47538i bk1: 64a 47501i bk2: 62a 47499i bk3: 62a 47414i bk4: 64a 47551i bk5: 62a 47569i bk6: 16a 47596i bk7: 16a 47599i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47734i bk12: 0a 47734i bk13: 0a 47734i bk14: 0a 47734i bk15: 0a 47734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0165085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47279 n_act=9 n_pre=1 n_req=235 n_rd=418 n_write=26 bw_util=0.0186
n_activity=2565 dram_eff=0.3462
bk0: 68a 47520i bk1: 64a 47469i bk2: 64a 47533i bk3: 64a 47447i bk4: 62a 47532i bk5: 64a 47510i bk6: 16a 47551i bk7: 16a 47596i bk8: 0a 47728i bk9: 0a 47730i bk10: 0a 47733i bk11: 0a 47734i bk12: 0a 47735i bk13: 0a 47735i bk14: 0a 47736i bk15: 0a 47737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0085685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47283 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01852
n_activity=2432 dram_eff=0.3635
bk0: 64a 47555i bk1: 64a 47510i bk2: 64a 47536i bk3: 64a 47505i bk4: 62a 47544i bk5: 64a 47470i bk6: 16a 47583i bk7: 16a 47579i bk8: 0a 47729i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47731i bk12: 0a 47732i bk13: 0a 47734i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00708106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47288 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.01831
n_activity=2430 dram_eff=0.3597
bk0: 64a 47560i bk1: 64a 47498i bk2: 64a 47511i bk3: 62a 47387i bk4: 62a 47554i bk5: 64a 47512i bk6: 16a 47587i bk7: 16a 47585i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47730i bk11: 0a 47731i bk12: 0a 47731i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.018394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47285 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01844
n_activity=2658 dram_eff=0.3311
bk0: 64a 47568i bk1: 64a 47526i bk2: 64a 47567i bk3: 64a 47493i bk4: 64a 47556i bk5: 62a 47528i bk6: 16a 47605i bk7: 16a 47587i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47732i bk12: 0a 47732i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00689251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2578, Miss = 107, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 1758, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2159, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2124, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 1857, Miss = 104, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1761, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1843, Miss = 103, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1774, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1830, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23353
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=53975
icnt_total_pkts_simt_to_mem=39196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36168
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3076
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11240
gpu_stall_icnt2sh    = 58734
gpu_total_sim_rate=65658

========= Core RFC stats =========
	Total RFC Accesses     = 191014
	Total RFC Misses       = 135727
	Total RFC Read Misses  = 70947
	Total RFC Write Misses = 64780
	Total RFC Evictions    = 77126

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 758
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 804
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 658
	L1D_cache_core[4]: Access = 2178, Miss = 844, Miss_rate = 0.388, Pending_hits = 124, Reservation_fails = 861
	L1D_cache_core[5]: Access = 6465, Miss = 2959, Miss_rate = 0.458, Pending_hits = 459, Reservation_fails = 5450
	L1D_cache_core[6]: Access = 5928, Miss = 2635, Miss_rate = 0.445, Pending_hits = 408, Reservation_fails = 4103
	L1D_cache_core[7]: Access = 6379, Miss = 2734, Miss_rate = 0.429, Pending_hits = 393, Reservation_fails = 4578
	L1D_cache_core[8]: Access = 5516, Miss = 2373, Miss_rate = 0.430, Pending_hits = 365, Reservation_fails = 3517
	L1D_cache_core[9]: Access = 6060, Miss = 2645, Miss_rate = 0.436, Pending_hits = 397, Reservation_fails = 4211
	L1D_cache_core[10]: Access = 5716, Miss = 2431, Miss_rate = 0.425, Pending_hits = 374, Reservation_fails = 3959
	L1D_cache_core[11]: Access = 5613, Miss = 2481, Miss_rate = 0.442, Pending_hits = 417, Reservation_fails = 3900
	L1D_cache_core[12]: Access = 3961, Miss = 1830, Miss_rate = 0.462, Pending_hits = 343, Reservation_fails = 4150
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 784
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 649
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22411
	L1D_total_cache_miss_rate = 0.4479
	L1D_total_cache_pending_hits = 3683
	L1D_total_cache_reservation_fails = 39178
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18285
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7573
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65804
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71786	W0_Idle:82469	W0_Scoreboard:194645	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60584 {8:7573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1029928 {136:7573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 235 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 36167 
mrq_lat_table:1164 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15091 	8125 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6835 	3561 	6087 	4821 	1966 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1565 	2123 	3199 	692 	9 	0 	0 	1 	8 	62 	1298 	12572 	1749 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1403/8 = 175.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1247
min_bank_accesses = 0!
chip skew: 211/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       1455      1654      1341      1416      8626      5283      9336      6243    none      none      none      none      none      none      none      none  
dram[1]:       1596      1582      1341      1472      8935      6084      7536      5761    none      none      none      none      none      none      none      none  
dram[2]:       1645      1527      1477      1483      9232      6032      8272      6395    none      none      none      none      none      none      none      none  
dram[3]:       1715      1534      1448      1221      9072      5498      6933      5625    none      none      none      none      none      none      none      none  
dram[4]:       1667      1492      1335      1538      5701      6407      6538      6869    none      none      none      none      none      none      none      none  
dram[5]:       1488      1435      1158      1176      5656      6012      7009      6349    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       458       602       431       522       527       488       490         0         0         0         0         0         0         0         0
dram[1]:        444       421       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       472       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47268 n_act=11 n_pre=3 n_req=240 n_rd=422 n_write=29 bw_util=0.0189
n_activity=2817 dram_eff=0.3202
bk0: 70a 47492i bk1: 64a 47519i bk2: 64a 47570i bk3: 64a 47491i bk4: 62a 47548i bk5: 64a 47520i bk6: 18a 47553i bk7: 16a 47572i bk8: 0a 47729i bk9: 0a 47731i bk10: 0a 47733i bk11: 0a 47733i bk12: 0a 47734i bk13: 0a 47736i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00494417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47287 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01827
n_activity=2555 dram_eff=0.3413
bk0: 68a 47538i bk1: 64a 47501i bk2: 62a 47499i bk3: 62a 47414i bk4: 64a 47551i bk5: 62a 47569i bk6: 16a 47596i bk7: 16a 47599i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47734i bk12: 0a 47734i bk13: 0a 47734i bk14: 0a 47734i bk15: 0a 47734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0165085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47279 n_act=9 n_pre=1 n_req=235 n_rd=418 n_write=26 bw_util=0.0186
n_activity=2565 dram_eff=0.3462
bk0: 68a 47520i bk1: 64a 47469i bk2: 64a 47533i bk3: 64a 47447i bk4: 62a 47532i bk5: 64a 47510i bk6: 16a 47551i bk7: 16a 47596i bk8: 0a 47728i bk9: 0a 47730i bk10: 0a 47733i bk11: 0a 47734i bk12: 0a 47735i bk13: 0a 47735i bk14: 0a 47736i bk15: 0a 47737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0085685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47283 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01852
n_activity=2432 dram_eff=0.3635
bk0: 64a 47555i bk1: 64a 47510i bk2: 64a 47536i bk3: 64a 47505i bk4: 62a 47544i bk5: 64a 47470i bk6: 16a 47583i bk7: 16a 47579i bk8: 0a 47729i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47731i bk12: 0a 47732i bk13: 0a 47734i bk14: 0a 47736i bk15: 0a 47736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00708106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47288 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.01831
n_activity=2430 dram_eff=0.3597
bk0: 64a 47560i bk1: 64a 47498i bk2: 64a 47511i bk3: 62a 47387i bk4: 62a 47554i bk5: 64a 47512i bk6: 16a 47587i bk7: 16a 47585i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47730i bk11: 0a 47731i bk12: 0a 47731i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.018394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47733 n_nop=47285 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01844
n_activity=2658 dram_eff=0.3311
bk0: 64a 47568i bk1: 64a 47526i bk2: 64a 47567i bk3: 64a 47493i bk4: 64a 47556i bk5: 62a 47528i bk6: 16a 47605i bk7: 16a 47587i bk8: 0a 47730i bk9: 0a 47730i bk10: 0a 47731i bk11: 0a 47732i bk12: 0a 47732i bk13: 0a 47732i bk14: 0a 47733i bk15: 0a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00689251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2578, Miss = 107, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 1758, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2159, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2124, Miss = 105, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 1857, Miss = 104, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1761, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1843, Miss = 103, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1774, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1830, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23353
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=53975
icnt_total_pkts_simt_to_mem=39196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36168)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 36668  inst.: 1423640 (ipc=220.9) sim_rate=67792 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 15:49:17 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 37668  inst.: 1446641 (ipc=89.0) sim_rate=65756 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:49:18 2018
GPGPU-Sim uArch: cycles simulated: 39668  inst.: 1511068 (ipc=56.5) sim_rate=65698 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 15:49:19 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,0,0) tid=(369,0,0)
GPGPU-Sim uArch: cycles simulated: 41168  inst.: 1557395 (ipc=48.8) sim_rate=64891 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:49:20 2018
GPGPU-Sim uArch: cycles simulated: 42668  inst.: 1606431 (ipc=45.1) sim_rate=64257 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:49:21 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7286,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7497,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7581,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7590,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7739,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7820,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7852,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8495,36168), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 11: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 8496
gpu_sim_insn = 312377
gpu_ipc =      36.7675
gpu_tot_sim_cycle = 44664
gpu_tot_sim_insn = 1625551
gpu_tot_ipc =      36.3951
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 98573
gpu_total_sim_rate=62521

========= Core RFC stats =========
	Total RFC Accesses     = 249856
	Total RFC Misses       = 175876
	Total RFC Read Misses  = 90650
	Total RFC Write Misses = 85226
	Total RFC Evictions    = 102934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74153
	L1I_total_cache_misses = 1118
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 758
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 804
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 658
	L1D_cache_core[4]: Access = 2178, Miss = 844, Miss_rate = 0.388, Pending_hits = 124, Reservation_fails = 861
	L1D_cache_core[5]: Access = 6465, Miss = 2959, Miss_rate = 0.458, Pending_hits = 459, Reservation_fails = 5450
	L1D_cache_core[6]: Access = 8880, Miss = 3420, Miss_rate = 0.385, Pending_hits = 731, Reservation_fails = 5459
	L1D_cache_core[7]: Access = 9317, Miss = 3525, Miss_rate = 0.378, Pending_hits = 699, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8442, Miss = 3179, Miss_rate = 0.377, Pending_hits = 646, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 8967, Miss = 3444, Miss_rate = 0.384, Pending_hits = 704, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 8691, Miss = 3243, Miss_rate = 0.373, Pending_hits = 719, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 8668, Miss = 3324, Miss_rate = 0.383, Pending_hits = 708, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7096, Miss = 2652, Miss_rate = 0.374, Pending_hits = 673, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3334, Miss = 1130, Miss_rate = 0.339, Pending_hits = 436, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 649
	L1D_total_cache_accesses = 73954
	L1D_total_cache_misses = 28973
	L1D_total_cache_miss_rate = 0.3918
	L1D_total_cache_pending_hits = 6242
	L1D_total_cache_reservation_fails = 50574
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 8576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73035
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 4391232
gpgpu_n_tot_w_icount = 137226
gpgpu_n_stall_shd_mem = 95786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12515
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 155295
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93906
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83779	W0_Idle:86463	W0_Scoreboard:272760	W1:32011	W2:13919	W3:9973	W4:6615	W5:4675	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36864
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100120 {8:12515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1702040 {136:12515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 234 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 44352 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19607 	10191 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11458 	4926 	6502 	4931 	2083 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2029 	3766 	5608 	1115 	12 	0 	0 	1 	8 	62 	1298 	12572 	3443 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2229      2907      2157      2471      9763      6906      9967      7466    none      none      none      none      none      none      none      none  
dram[1]:       2597      2371      2342      2177     10681      7291      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2805      2313      2482      2266     10755      7180      9557      7605    none      none      none      none      none      none      none      none  
dram[3]:       2654      2621      2234      2391     10281      6857      7988      6930    none      none      none      none      none      none      none      none  
dram[4]:       3006      2442      2517      2317      7165      7727      8211      7713    none      none      none      none      none      none      none      none  
dram[5]:       2242      2268      1829      1992      6519      6929      7478      7027    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58480 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01537
n_activity=2832 dram_eff=0.3199
bk0: 70a 58706i bk1: 64a 58733i bk2: 64a 58784i bk3: 64a 58705i bk4: 64a 58758i bk5: 64a 58734i bk6: 18a 58767i bk7: 16a 58786i bk8: 0a 58943i bk9: 0a 58945i bk10: 0a 58947i bk11: 0a 58947i bk12: 0a 58948i bk13: 0a 58950i bk14: 0a 58950i bk15: 0a 58950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0040036
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58495 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.015
n_activity=2600 dram_eff=0.34
bk0: 68a 58752i bk1: 64a 58715i bk2: 64a 58709i bk3: 64a 58624i bk4: 64a 58765i bk5: 64a 58779i bk6: 16a 58810i bk7: 16a 58813i bk8: 0a 58944i bk9: 0a 58944i bk10: 0a 58945i bk11: 0a 58948i bk12: 0a 58948i bk13: 0a 58948i bk14: 0a 58948i bk15: 0a 58948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58491 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01513
n_activity=2580 dram_eff=0.3457
bk0: 68a 58734i bk1: 64a 58683i bk2: 64a 58747i bk3: 64a 58661i bk4: 64a 58742i bk5: 64a 58724i bk6: 16a 58765i bk7: 16a 58810i bk8: 0a 58942i bk9: 0a 58944i bk10: 0a 58947i bk11: 0a 58948i bk12: 0a 58949i bk13: 0a 58949i bk14: 0a 58950i bk15: 0a 58951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00693844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58495 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01506
n_activity=2447 dram_eff=0.3629
bk0: 64a 58769i bk1: 64a 58724i bk2: 64a 58750i bk3: 64a 58719i bk4: 64a 58754i bk5: 64a 58684i bk6: 16a 58797i bk7: 16a 58793i bk8: 0a 58943i bk9: 0a 58944i bk10: 0a 58945i bk11: 0a 58945i bk12: 0a 58946i bk13: 0a 58948i bk14: 0a 58950i bk15: 0a 58950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00573396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58498 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01496
n_activity=2460 dram_eff=0.3585
bk0: 64a 58774i bk1: 64a 58712i bk2: 64a 58725i bk3: 64a 58597i bk4: 64a 58764i bk5: 64a 58726i bk6: 16a 58801i bk7: 16a 58799i bk8: 0a 58944i bk9: 0a 58944i bk10: 0a 58944i bk11: 0a 58945i bk12: 0a 58945i bk13: 0a 58946i bk14: 0a 58947i bk15: 0a 58949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0148947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58947 n_nop=58497 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.015
n_activity=2673 dram_eff=0.3307
bk0: 64a 58782i bk1: 64a 58740i bk2: 64a 58781i bk3: 64a 58707i bk4: 64a 58770i bk5: 64a 58738i bk6: 16a 58819i bk7: 16a 58801i bk8: 0a 58944i bk9: 0a 58944i bk10: 0a 58945i bk11: 0a 58946i bk12: 0a 58946i bk13: 0a 58946i bk14: 0a 58947i bk15: 0a 58947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00558128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3145, Miss = 108, Miss_rate = 0.034, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2302, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2734, Miss = 106, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2276, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2726, Miss = 106, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2432, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2719, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2362, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2328, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2396, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2241, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2331, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29992
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0419
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=80394
icnt_total_pkts_simt_to_mem=47529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4738
	minimum = 6
	maximum = 151
Network latency average = 17.863
	minimum = 6
	maximum = 145
Slowest packet = 47208
Flit latency average = 17.3823
	minimum = 6
	maximum = 145
Slowest flit = 104544
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578834
	minimum = 0 (at node 0)
	maximum = 0.108404 (at node 13)
Accepted packet rate average = 0.0578834
	minimum = 0 (at node 0)
	maximum = 0.108404 (at node 13)
Injected flit rate average = 0.151496
	minimum = 0 (at node 0)
	maximum = 0.276248 (at node 23)
Accepted flit rate average= 0.151496
	minimum = 0 (at node 0)
	maximum = 0.440325 (at node 13)
Injected packet length average = 2.61726
Accepted packet length average = 2.61726
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 62521 (inst/sec)
gpgpu_simulation_rate = 1717 (cycle/sec)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44664)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 45164  inst.: 1720271 (ipc=189.4) sim_rate=66164 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:49:22 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (697,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (754,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (757,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (781,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (808,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (826,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (829,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (859,44664), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 860
gpu_sim_insn = 95923
gpu_ipc =     111.5384
gpu_tot_sim_cycle = 45524
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.8146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 98573
gpu_total_sim_rate=66210

========= Core RFC stats =========
	Total RFC Accesses     = 255797
	Total RFC Misses       = 179779
	Total RFC Read Misses  = 92705
	Total RFC Write Misses = 87074
	Total RFC Evictions    = 105379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 869
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 972
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 961
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2250, Miss = 896, Miss_rate = 0.398, Pending_hits = 136, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6533, Miss = 3007, Miss_rate = 0.460, Pending_hits = 471, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8956, Miss = 3476, Miss_rate = 0.388, Pending_hits = 743, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9317, Miss = 3525, Miss_rate = 0.378, Pending_hits = 699, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8442, Miss = 3179, Miss_rate = 0.377, Pending_hits = 646, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 8967, Miss = 3444, Miss_rate = 0.384, Pending_hits = 704, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 8691, Miss = 3243, Miss_rate = 0.373, Pending_hits = 719, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 8668, Miss = 3324, Miss_rate = 0.383, Pending_hits = 708, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7096, Miss = 2652, Miss_rate = 0.374, Pending_hits = 673, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3334, Miss = 1130, Miss_rate = 0.339, Pending_hits = 436, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 925
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29395
	L1D_total_cache_miss_rate = 0.3944
	L1D_total_cache_pending_hits = 6338
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 97353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12547
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85782	W0_Idle:91494	W0_Scoreboard:274426	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100376 {8:12547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1706392 {136:12547,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 234 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 45523 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19991 	10279 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11533 	4949 	6557 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3766 	5608 	1115 	12 	0 	0 	1 	8 	62 	1298 	12572 	3883 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2229      2907      2157      2471      9966      7064     11092      7466    none      none      none      none      none      none      none      none  
dram[1]:       2597      2371      2342      2177     10868      7479      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2805      2313      2482      2266     10926      7352      9557      7605    none      none      none      none      none      none      none      none  
dram[3]:       2654      2621      2234      2391     10473      7025      7988      6930    none      none      none      none      none      none      none      none  
dram[4]:       3006      2442      2517      2317      7343      7870      8211      7713    none      none      none      none      none      none      none      none  
dram[5]:       2242      2268      1829      1992      6710      7106      7478      7027    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59614 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01508
n_activity=2832 dram_eff=0.3199
bk0: 70a 59840i bk1: 64a 59867i bk2: 64a 59918i bk3: 64a 59839i bk4: 64a 59892i bk5: 64a 59868i bk6: 18a 59901i bk7: 16a 59920i bk8: 0a 60077i bk9: 0a 60079i bk10: 0a 60081i bk11: 0a 60081i bk12: 0a 60082i bk13: 0a 60084i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01471
n_activity=2600 dram_eff=0.34
bk0: 68a 59886i bk1: 64a 59849i bk2: 64a 59843i bk3: 64a 59758i bk4: 64a 59899i bk5: 64a 59913i bk6: 16a 59944i bk7: 16a 59947i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60082i bk12: 0a 60082i bk13: 0a 60082i bk14: 0a 60082i bk15: 0a 60082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59625 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01485
n_activity=2580 dram_eff=0.3457
bk0: 68a 59868i bk1: 64a 59817i bk2: 64a 59881i bk3: 64a 59795i bk4: 64a 59876i bk5: 64a 59858i bk6: 16a 59899i bk7: 16a 59944i bk8: 0a 60076i bk9: 0a 60078i bk10: 0a 60081i bk11: 0a 60082i bk12: 0a 60083i bk13: 0a 60083i bk14: 0a 60084i bk15: 0a 60085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00680748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01478
n_activity=2447 dram_eff=0.3629
bk0: 64a 59903i bk1: 64a 59858i bk2: 64a 59884i bk3: 64a 59853i bk4: 64a 59888i bk5: 64a 59818i bk6: 16a 59931i bk7: 16a 59927i bk8: 0a 60077i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60079i bk12: 0a 60080i bk13: 0a 60082i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00562574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59632 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01468
n_activity=2460 dram_eff=0.3585
bk0: 64a 59908i bk1: 64a 59846i bk2: 64a 59859i bk3: 64a 59731i bk4: 64a 59898i bk5: 64a 59860i bk6: 16a 59935i bk7: 16a 59933i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60078i bk11: 0a 60079i bk12: 0a 60079i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59631 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01471
n_activity=2673 dram_eff=0.3307
bk0: 64a 59916i bk1: 64a 59874i bk2: 64a 59915i bk3: 64a 59841i bk4: 64a 59904i bk5: 64a 59872i bk6: 16a 59953i bk7: 16a 59935i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60080i bk12: 0a 60080i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00547594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3287, Miss = 108, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2333, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2763, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2761, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2462, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2751, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2358, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2268, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30466
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0412
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81004
icnt_total_pkts_simt_to_mem=48443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.9895
	minimum = 6
	maximum = 136
Network latency average = 15.8481
	minimum = 6
	maximum = 83
Slowest packet = 60094
Flit latency average = 17.5046
	minimum = 6
	maximum = 82
Slowest flit = 128176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0408269
	minimum = 0 (at node 7)
	maximum = 0.165116 (at node 15)
Accepted packet rate average = 0.0408269
	minimum = 0 (at node 7)
	maximum = 0.165116 (at node 15)
Injected flit rate average = 0.0656331
	minimum = 0 (at node 7)
	maximum = 0.183721 (at node 15)
Accepted flit rate average= 0.0656331
	minimum = 0 (at node 7)
	maximum = 0.325581 (at node 15)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 66210 (inst/sec)
gpgpu_simulation_rate = 1750 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45524
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.8146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 98573
gpu_total_sim_rate=63758

========= Core RFC stats =========
	Total RFC Accesses     = 255797
	Total RFC Misses       = 179779
	Total RFC Read Misses  = 92705
	Total RFC Write Misses = 87074
	Total RFC Evictions    = 105379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 869
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 972
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 961
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2250, Miss = 896, Miss_rate = 0.398, Pending_hits = 136, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6533, Miss = 3007, Miss_rate = 0.460, Pending_hits = 471, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8956, Miss = 3476, Miss_rate = 0.388, Pending_hits = 743, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9317, Miss = 3525, Miss_rate = 0.378, Pending_hits = 699, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8442, Miss = 3179, Miss_rate = 0.377, Pending_hits = 646, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 8967, Miss = 3444, Miss_rate = 0.384, Pending_hits = 704, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 8691, Miss = 3243, Miss_rate = 0.373, Pending_hits = 719, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 8668, Miss = 3324, Miss_rate = 0.383, Pending_hits = 708, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7096, Miss = 2652, Miss_rate = 0.374, Pending_hits = 673, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3334, Miss = 1130, Miss_rate = 0.339, Pending_hits = 436, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 925
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29395
	L1D_total_cache_miss_rate = 0.3944
	L1D_total_cache_pending_hits = 6338
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 97353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12547
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85782	W0_Idle:91494	W0_Scoreboard:274426	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100376 {8:12547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1706392 {136:12547,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 234 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 45523 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19991 	10279 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11533 	4949 	6557 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3766 	5608 	1115 	12 	0 	0 	1 	8 	62 	1298 	12572 	3883 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2229      2907      2157      2471      9966      7064     11092      7466    none      none      none      none      none      none      none      none  
dram[1]:       2597      2371      2342      2177     10868      7479      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2805      2313      2482      2266     10926      7352      9557      7605    none      none      none      none      none      none      none      none  
dram[3]:       2654      2621      2234      2391     10473      7025      7988      6930    none      none      none      none      none      none      none      none  
dram[4]:       3006      2442      2517      2317      7343      7870      8211      7713    none      none      none      none      none      none      none      none  
dram[5]:       2242      2268      1829      1992      6710      7106      7478      7027    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59614 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01508
n_activity=2832 dram_eff=0.3199
bk0: 70a 59840i bk1: 64a 59867i bk2: 64a 59918i bk3: 64a 59839i bk4: 64a 59892i bk5: 64a 59868i bk6: 18a 59901i bk7: 16a 59920i bk8: 0a 60077i bk9: 0a 60079i bk10: 0a 60081i bk11: 0a 60081i bk12: 0a 60082i bk13: 0a 60084i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01471
n_activity=2600 dram_eff=0.34
bk0: 68a 59886i bk1: 64a 59849i bk2: 64a 59843i bk3: 64a 59758i bk4: 64a 59899i bk5: 64a 59913i bk6: 16a 59944i bk7: 16a 59947i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60082i bk12: 0a 60082i bk13: 0a 60082i bk14: 0a 60082i bk15: 0a 60082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59625 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01485
n_activity=2580 dram_eff=0.3457
bk0: 68a 59868i bk1: 64a 59817i bk2: 64a 59881i bk3: 64a 59795i bk4: 64a 59876i bk5: 64a 59858i bk6: 16a 59899i bk7: 16a 59944i bk8: 0a 60076i bk9: 0a 60078i bk10: 0a 60081i bk11: 0a 60082i bk12: 0a 60083i bk13: 0a 60083i bk14: 0a 60084i bk15: 0a 60085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00680748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01478
n_activity=2447 dram_eff=0.3629
bk0: 64a 59903i bk1: 64a 59858i bk2: 64a 59884i bk3: 64a 59853i bk4: 64a 59888i bk5: 64a 59818i bk6: 16a 59931i bk7: 16a 59927i bk8: 0a 60077i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60079i bk12: 0a 60080i bk13: 0a 60082i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00562574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59632 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01468
n_activity=2460 dram_eff=0.3585
bk0: 64a 59908i bk1: 64a 59846i bk2: 64a 59859i bk3: 64a 59731i bk4: 64a 59898i bk5: 64a 59860i bk6: 16a 59935i bk7: 16a 59933i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60078i bk11: 0a 60079i bk12: 0a 60079i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59631 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01471
n_activity=2673 dram_eff=0.3307
bk0: 64a 59916i bk1: 64a 59874i bk2: 64a 59915i bk3: 64a 59841i bk4: 64a 59904i bk5: 64a 59872i bk6: 16a 59953i bk7: 16a 59935i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60080i bk12: 0a 60080i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00547594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3287, Miss = 108, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2333, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2763, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2761, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2462, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2751, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2358, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2268, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30466
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0412
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81004
icnt_total_pkts_simt_to_mem=48443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45524
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.8146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 98573
gpu_total_sim_rate=63758

========= Core RFC stats =========
	Total RFC Accesses     = 255797
	Total RFC Misses       = 179779
	Total RFC Read Misses  = 92705
	Total RFC Write Misses = 87074
	Total RFC Evictions    = 105379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 869
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 972
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 961
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2250, Miss = 896, Miss_rate = 0.398, Pending_hits = 136, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6533, Miss = 3007, Miss_rate = 0.460, Pending_hits = 471, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8956, Miss = 3476, Miss_rate = 0.388, Pending_hits = 743, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9317, Miss = 3525, Miss_rate = 0.378, Pending_hits = 699, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8442, Miss = 3179, Miss_rate = 0.377, Pending_hits = 646, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 8967, Miss = 3444, Miss_rate = 0.384, Pending_hits = 704, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 8691, Miss = 3243, Miss_rate = 0.373, Pending_hits = 719, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 8668, Miss = 3324, Miss_rate = 0.383, Pending_hits = 708, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7096, Miss = 2652, Miss_rate = 0.374, Pending_hits = 673, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3334, Miss = 1130, Miss_rate = 0.339, Pending_hits = 436, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 925
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29395
	L1D_total_cache_miss_rate = 0.3944
	L1D_total_cache_pending_hits = 6338
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 97353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12547
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85782	W0_Idle:91494	W0_Scoreboard:274426	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100376 {8:12547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1706392 {136:12547,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 234 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 45523 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19991 	10279 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11533 	4949 	6557 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3766 	5608 	1115 	12 	0 	0 	1 	8 	62 	1298 	12572 	3883 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2229      2907      2157      2471      9966      7064     11092      7466    none      none      none      none      none      none      none      none  
dram[1]:       2597      2371      2342      2177     10868      7479      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2805      2313      2482      2266     10926      7352      9557      7605    none      none      none      none      none      none      none      none  
dram[3]:       2654      2621      2234      2391     10473      7025      7988      6930    none      none      none      none      none      none      none      none  
dram[4]:       3006      2442      2517      2317      7343      7870      8211      7713    none      none      none      none      none      none      none      none  
dram[5]:       2242      2268      1829      1992      6710      7106      7478      7027    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59614 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01508
n_activity=2832 dram_eff=0.3199
bk0: 70a 59840i bk1: 64a 59867i bk2: 64a 59918i bk3: 64a 59839i bk4: 64a 59892i bk5: 64a 59868i bk6: 18a 59901i bk7: 16a 59920i bk8: 0a 60077i bk9: 0a 60079i bk10: 0a 60081i bk11: 0a 60081i bk12: 0a 60082i bk13: 0a 60084i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01471
n_activity=2600 dram_eff=0.34
bk0: 68a 59886i bk1: 64a 59849i bk2: 64a 59843i bk3: 64a 59758i bk4: 64a 59899i bk5: 64a 59913i bk6: 16a 59944i bk7: 16a 59947i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60082i bk12: 0a 60082i bk13: 0a 60082i bk14: 0a 60082i bk15: 0a 60082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59625 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01485
n_activity=2580 dram_eff=0.3457
bk0: 68a 59868i bk1: 64a 59817i bk2: 64a 59881i bk3: 64a 59795i bk4: 64a 59876i bk5: 64a 59858i bk6: 16a 59899i bk7: 16a 59944i bk8: 0a 60076i bk9: 0a 60078i bk10: 0a 60081i bk11: 0a 60082i bk12: 0a 60083i bk13: 0a 60083i bk14: 0a 60084i bk15: 0a 60085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00680748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59629 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01478
n_activity=2447 dram_eff=0.3629
bk0: 64a 59903i bk1: 64a 59858i bk2: 64a 59884i bk3: 64a 59853i bk4: 64a 59888i bk5: 64a 59818i bk6: 16a 59931i bk7: 16a 59927i bk8: 0a 60077i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60079i bk12: 0a 60080i bk13: 0a 60082i bk14: 0a 60084i bk15: 0a 60084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00562574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59632 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01468
n_activity=2460 dram_eff=0.3585
bk0: 64a 59908i bk1: 64a 59846i bk2: 64a 59859i bk3: 64a 59731i bk4: 64a 59898i bk5: 64a 59860i bk6: 16a 59935i bk7: 16a 59933i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60078i bk11: 0a 60079i bk12: 0a 60079i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60081 n_nop=59631 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01471
n_activity=2673 dram_eff=0.3307
bk0: 64a 59916i bk1: 64a 59874i bk2: 64a 59915i bk3: 64a 59841i bk4: 64a 59904i bk5: 64a 59872i bk6: 16a 59953i bk7: 16a 59935i bk8: 0a 60078i bk9: 0a 60078i bk10: 0a 60079i bk11: 0a 60080i bk12: 0a 60080i bk13: 0a 60080i bk14: 0a 60081i bk15: 0a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00547594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3287, Miss = 108, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2333, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2763, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2761, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2462, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2751, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2358, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2268, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30466
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0412
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81004
icnt_total_pkts_simt_to_mem=48443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45524)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 46024  inst.: 1826464 (ipc=210.0) sim_rate=67646 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 15:49:23 2018
GPGPU-Sim uArch: cycles simulated: 46524  inst.: 1835740 (ipc=114.3) sim_rate=65562 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:49:24 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1377,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1586,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1751,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1754,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1926,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1935,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2075,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2345,45524), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2346
gpu_sim_insn = 126333
gpu_ipc =      53.8504
gpu_tot_sim_cycle = 47870
gpu_tot_sim_insn = 1847807
gpu_tot_ipc =      38.6005
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=65993

========= Core RFC stats =========
	Total RFC Accesses     = 277002
	Total RFC Misses       = 194640
	Total RFC Read Misses  = 100408
	Total RFC Write Misses = 94232
	Total RFC Evictions    = 113867

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83356
	L1I_total_cache_misses = 1197
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 869
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 972
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 961
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2250, Miss = 896, Miss_rate = 0.398, Pending_hits = 136, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6533, Miss = 3007, Miss_rate = 0.460, Pending_hits = 471, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8956, Miss = 3476, Miss_rate = 0.388, Pending_hits = 743, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9709, Miss = 3583, Miss_rate = 0.369, Pending_hits = 734, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8885, Miss = 3252, Miss_rate = 0.366, Pending_hits = 683, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9229, Miss = 3493, Miss_rate = 0.378, Pending_hits = 732, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9177, Miss = 3326, Miss_rate = 0.362, Pending_hits = 762, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9117, Miss = 3400, Miss_rate = 0.373, Pending_hits = 752, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7553, Miss = 2718, Miss_rate = 0.360, Pending_hits = 707, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3795, Miss = 1198, Miss_rate = 0.316, Pending_hits = 473, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 123, Reservation_fails = 925
	L1D_total_cache_accesses = 77978
	L1D_total_cache_misses = 29973
	L1D_total_cache_miss_rate = 0.3844
	L1D_total_cache_pending_hits = 6647
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10112
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0475
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1197
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4919680
gpgpu_n_tot_w_icount = 153740
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13041
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 167420
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 323584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86250	W0_Idle:94466	W0_Scoreboard:287952	W1:36748	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104328 {8:13041,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1773576 {136:13041,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 233 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 47342 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20581 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12097 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2199 	3928 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	3999 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10040      7167     11092      7466    none      none      none      none      none      none      none      none  
dram[1]:       2698      2442      2432      2232     10946      7606      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2895      2424      2539      2344     11018      7478      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10588      7138      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7450      8033      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2061      6820      7242      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62710 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01434
n_activity=2832 dram_eff=0.3199
bk0: 70a 62936i bk1: 64a 62963i bk2: 64a 63014i bk3: 64a 62935i bk4: 64a 62988i bk5: 64a 62964i bk6: 18a 62997i bk7: 16a 63016i bk8: 0a 63173i bk9: 0a 63175i bk10: 0a 63177i bk11: 0a 63177i bk12: 0a 63178i bk13: 0a 63180i bk14: 0a 63180i bk15: 0a 63180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00373554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62725 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01399
n_activity=2600 dram_eff=0.34
bk0: 68a 62982i bk1: 64a 62945i bk2: 64a 62939i bk3: 64a 62854i bk4: 64a 62995i bk5: 64a 63009i bk6: 16a 63040i bk7: 16a 63043i bk8: 0a 63174i bk9: 0a 63174i bk10: 0a 63175i bk11: 0a 63178i bk12: 0a 63178i bk13: 0a 63178i bk14: 0a 63178i bk15: 0a 63178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62721 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01412
n_activity=2580 dram_eff=0.3457
bk0: 68a 62964i bk1: 64a 62913i bk2: 64a 62977i bk3: 64a 62891i bk4: 64a 62972i bk5: 64a 62954i bk6: 16a 62995i bk7: 16a 63040i bk8: 0a 63172i bk9: 0a 63174i bk10: 0a 63177i bk11: 0a 63178i bk12: 0a 63179i bk13: 0a 63179i bk14: 0a 63180i bk15: 0a 63181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00647388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62725 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01406
n_activity=2447 dram_eff=0.3629
bk0: 64a 62999i bk1: 64a 62954i bk2: 64a 62980i bk3: 64a 62949i bk4: 64a 62984i bk5: 64a 62914i bk6: 16a 63027i bk7: 16a 63023i bk8: 0a 63173i bk9: 0a 63174i bk10: 0a 63175i bk11: 0a 63175i bk12: 0a 63176i bk13: 0a 63178i bk14: 0a 63180i bk15: 0a 63180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00535005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62728 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01396
n_activity=2460 dram_eff=0.3585
bk0: 64a 63004i bk1: 64a 62942i bk2: 64a 62955i bk3: 64a 62827i bk4: 64a 62994i bk5: 64a 62956i bk6: 16a 63031i bk7: 16a 63029i bk8: 0a 63174i bk9: 0a 63174i bk10: 0a 63174i bk11: 0a 63175i bk12: 0a 63175i bk13: 0a 63176i bk14: 0a 63177i bk15: 0a 63179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0138975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63177 n_nop=62727 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01399
n_activity=2673 dram_eff=0.3307
bk0: 64a 63012i bk1: 64a 62970i bk2: 64a 63011i bk3: 64a 62937i bk4: 64a 63000i bk5: 64a 62968i bk6: 16a 63049i bk7: 16a 63031i bk8: 0a 63174i bk9: 0a 63174i bk10: 0a 63175i bk11: 0a 63176i bk12: 0a 63176i bk13: 0a 63176i bk14: 0a 63177i bk15: 0a 63177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00520759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3335, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2375, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2815, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2810, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2521, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2802, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2440, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2411, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2482, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2315, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31079
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83605
icnt_total_pkts_simt_to_mem=49172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3883
	minimum = 6
	maximum = 145
Network latency average = 16.3091
	minimum = 6
	maximum = 131
Slowest packet = 61859
Flit latency average = 16.1069
	minimum = 6
	maximum = 131
Slowest flit = 131820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193552
	minimum = 0 (at node 0)
	maximum = 0.0477408 (at node 14)
Accepted packet rate average = 0.0193552
	minimum = 0 (at node 0)
	maximum = 0.0477408 (at node 14)
Injected flit rate average = 0.0525718
	minimum = 0 (at node 0)
	maximum = 0.101023 (at node 23)
Accepted flit rate average= 0.0525718
	minimum = 0 (at node 0)
	maximum = 0.213129 (at node 14)
Injected packet length average = 2.71615
Accepted packet length average = 2.71615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 65993 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47870)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (351,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (351,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (351,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (352,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (357,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (460,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (485,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (489,47870), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 7.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 490
gpu_sim_insn = 94222
gpu_ipc =     192.2898
gpu_tot_sim_cycle = 48360
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.1578
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=66966

========= Core RFC stats =========
	Total RFC Accesses     = 281220
	Total RFC Misses       = 197176
	Total RFC Read Misses  = 101471
	Total RFC Write Misses = 95705
	Total RFC Evictions    = 115885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 869
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 972
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 961
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2270, Miss = 902, Miss_rate = 0.397, Pending_hits = 148, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6553, Miss = 3013, Miss_rate = 0.460, Pending_hits = 483, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8972, Miss = 3480, Miss_rate = 0.388, Pending_hits = 755, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9725, Miss = 3587, Miss_rate = 0.369, Pending_hits = 746, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8885, Miss = 3252, Miss_rate = 0.366, Pending_hits = 683, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9229, Miss = 3493, Miss_rate = 0.378, Pending_hits = 732, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9177, Miss = 3326, Miss_rate = 0.362, Pending_hits = 762, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9117, Miss = 3400, Miss_rate = 0.373, Pending_hits = 752, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7553, Miss = 2718, Miss_rate = 0.360, Pending_hits = 707, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3795, Miss = 1198, Miss_rate = 0.316, Pending_hits = 473, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 123, Reservation_fails = 925
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30009
	L1D_total_cache_miss_rate = 0.3842
	L1D_total_cache_pending_hits = 6743
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13073
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86515	W0_Idle:95549	W0_Scoreboard:289938	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104584 {8:13073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1777928 {136:13073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 233 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48355 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20621 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12139 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2231 	3928 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4007 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10056      7179     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2698      2442      2432      2232     10967      7614      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2895      2424      2539      2344     11038      7486      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10604      7148      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7458      8045      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2061      6833      7249      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63356 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.0142
n_activity=2832 dram_eff=0.3199
bk0: 70a 63582i bk1: 64a 63609i bk2: 64a 63660i bk3: 64a 63581i bk4: 64a 63634i bk5: 64a 63610i bk6: 18a 63643i bk7: 16a 63662i bk8: 0a 63819i bk9: 0a 63821i bk10: 0a 63823i bk11: 0a 63823i bk12: 0a 63824i bk13: 0a 63826i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00369773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01385
n_activity=2600 dram_eff=0.34
bk0: 68a 63628i bk1: 64a 63591i bk2: 64a 63585i bk3: 64a 63500i bk4: 64a 63641i bk5: 64a 63655i bk6: 16a 63686i bk7: 16a 63689i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63824i bk12: 0a 63824i bk13: 0a 63824i bk14: 0a 63824i bk15: 0a 63824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63367 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01398
n_activity=2580 dram_eff=0.3457
bk0: 68a 63610i bk1: 64a 63559i bk2: 64a 63623i bk3: 64a 63537i bk4: 64a 63618i bk5: 64a 63600i bk6: 16a 63641i bk7: 16a 63686i bk8: 0a 63818i bk9: 0a 63820i bk10: 0a 63823i bk11: 0a 63824i bk12: 0a 63825i bk13: 0a 63825i bk14: 0a 63826i bk15: 0a 63827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00640835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01391
n_activity=2447 dram_eff=0.3629
bk0: 64a 63645i bk1: 64a 63600i bk2: 64a 63626i bk3: 64a 63595i bk4: 64a 63630i bk5: 64a 63560i bk6: 16a 63673i bk7: 16a 63669i bk8: 0a 63819i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63821i bk12: 0a 63822i bk13: 0a 63824i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63374 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01382
n_activity=2460 dram_eff=0.3585
bk0: 64a 63650i bk1: 64a 63588i bk2: 64a 63601i bk3: 64a 63473i bk4: 64a 63640i bk5: 64a 63602i bk6: 16a 63677i bk7: 16a 63675i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63820i bk11: 0a 63821i bk12: 0a 63821i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0137568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63373 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01385
n_activity=2673 dram_eff=0.3307
bk0: 64a 63658i bk1: 64a 63616i bk2: 64a 63657i bk3: 64a 63583i bk4: 64a 63646i bk5: 64a 63614i bk6: 16a 63695i bk7: 16a 63677i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63822i bk12: 0a 63822i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00515488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3341, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2378, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2820, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2357, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2817, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2523, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2806, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2413, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2485, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2420, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31121
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83783
icnt_total_pkts_simt_to_mem=49222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.96429
	minimum = 6
	maximum = 13
Network latency average = 7.89286
	minimum = 6
	maximum = 12
Slowest packet = 62194
Flit latency average = 6.1886
	minimum = 6
	maximum = 8
Slowest flit = 132784
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00634921
	minimum = 0 (at node 8)
	maximum = 0.0163265 (at node 4)
Accepted packet rate average = 0.00634921
	minimum = 0 (at node 8)
	maximum = 0.0163265 (at node 4)
Injected flit rate average = 0.0172336
	minimum = 0 (at node 8)
	maximum = 0.0632653 (at node 19)
Accepted flit rate average= 0.0172336
	minimum = 0 (at node 8)
	maximum = 0.0612245 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 66966 (inst/sec)
gpgpu_simulation_rate = 1667 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48360
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.1578
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=66966

========= Core RFC stats =========
	Total RFC Accesses     = 281220
	Total RFC Misses       = 197176
	Total RFC Read Misses  = 101471
	Total RFC Write Misses = 95705
	Total RFC Evictions    = 115885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 869
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 972
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 961
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2270, Miss = 902, Miss_rate = 0.397, Pending_hits = 148, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6553, Miss = 3013, Miss_rate = 0.460, Pending_hits = 483, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8972, Miss = 3480, Miss_rate = 0.388, Pending_hits = 755, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9725, Miss = 3587, Miss_rate = 0.369, Pending_hits = 746, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8885, Miss = 3252, Miss_rate = 0.366, Pending_hits = 683, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9229, Miss = 3493, Miss_rate = 0.378, Pending_hits = 732, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9177, Miss = 3326, Miss_rate = 0.362, Pending_hits = 762, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9117, Miss = 3400, Miss_rate = 0.373, Pending_hits = 752, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7553, Miss = 2718, Miss_rate = 0.360, Pending_hits = 707, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3795, Miss = 1198, Miss_rate = 0.316, Pending_hits = 473, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 123, Reservation_fails = 925
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30009
	L1D_total_cache_miss_rate = 0.3842
	L1D_total_cache_pending_hits = 6743
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13073
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86515	W0_Idle:95549	W0_Scoreboard:289938	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104584 {8:13073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1777928 {136:13073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48355 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20621 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12139 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2231 	3928 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4007 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10056      7179     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2698      2442      2432      2232     10967      7614      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2895      2424      2539      2344     11038      7486      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10604      7148      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7458      8045      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2061      6833      7249      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63356 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.0142
n_activity=2832 dram_eff=0.3199
bk0: 70a 63582i bk1: 64a 63609i bk2: 64a 63660i bk3: 64a 63581i bk4: 64a 63634i bk5: 64a 63610i bk6: 18a 63643i bk7: 16a 63662i bk8: 0a 63819i bk9: 0a 63821i bk10: 0a 63823i bk11: 0a 63823i bk12: 0a 63824i bk13: 0a 63826i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00369773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01385
n_activity=2600 dram_eff=0.34
bk0: 68a 63628i bk1: 64a 63591i bk2: 64a 63585i bk3: 64a 63500i bk4: 64a 63641i bk5: 64a 63655i bk6: 16a 63686i bk7: 16a 63689i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63824i bk12: 0a 63824i bk13: 0a 63824i bk14: 0a 63824i bk15: 0a 63824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63367 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01398
n_activity=2580 dram_eff=0.3457
bk0: 68a 63610i bk1: 64a 63559i bk2: 64a 63623i bk3: 64a 63537i bk4: 64a 63618i bk5: 64a 63600i bk6: 16a 63641i bk7: 16a 63686i bk8: 0a 63818i bk9: 0a 63820i bk10: 0a 63823i bk11: 0a 63824i bk12: 0a 63825i bk13: 0a 63825i bk14: 0a 63826i bk15: 0a 63827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00640835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01391
n_activity=2447 dram_eff=0.3629
bk0: 64a 63645i bk1: 64a 63600i bk2: 64a 63626i bk3: 64a 63595i bk4: 64a 63630i bk5: 64a 63560i bk6: 16a 63673i bk7: 16a 63669i bk8: 0a 63819i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63821i bk12: 0a 63822i bk13: 0a 63824i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63374 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01382
n_activity=2460 dram_eff=0.3585
bk0: 64a 63650i bk1: 64a 63588i bk2: 64a 63601i bk3: 64a 63473i bk4: 64a 63640i bk5: 64a 63602i bk6: 16a 63677i bk7: 16a 63675i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63820i bk11: 0a 63821i bk12: 0a 63821i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0137568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63373 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01385
n_activity=2673 dram_eff=0.3307
bk0: 64a 63658i bk1: 64a 63616i bk2: 64a 63657i bk3: 64a 63583i bk4: 64a 63646i bk5: 64a 63614i bk6: 16a 63695i bk7: 16a 63677i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63822i bk12: 0a 63822i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00515488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3341, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2378, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2820, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2357, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2817, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2523, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2806, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2413, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2485, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2420, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31121
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83783
icnt_total_pkts_simt_to_mem=49222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48360
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.1578
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=66966

========= Core RFC stats =========
	Total RFC Accesses     = 281220
	Total RFC Misses       = 197176
	Total RFC Read Misses  = 101471
	Total RFC Write Misses = 95705
	Total RFC Evictions    = 115885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 869
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 972
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 961
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2270, Miss = 902, Miss_rate = 0.397, Pending_hits = 148, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6553, Miss = 3013, Miss_rate = 0.460, Pending_hits = 483, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8972, Miss = 3480, Miss_rate = 0.388, Pending_hits = 755, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9725, Miss = 3587, Miss_rate = 0.369, Pending_hits = 746, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8885, Miss = 3252, Miss_rate = 0.366, Pending_hits = 683, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9229, Miss = 3493, Miss_rate = 0.378, Pending_hits = 732, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9177, Miss = 3326, Miss_rate = 0.362, Pending_hits = 762, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9117, Miss = 3400, Miss_rate = 0.373, Pending_hits = 752, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7553, Miss = 2718, Miss_rate = 0.360, Pending_hits = 707, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3795, Miss = 1198, Miss_rate = 0.316, Pending_hits = 473, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 123, Reservation_fails = 925
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30009
	L1D_total_cache_miss_rate = 0.3842
	L1D_total_cache_pending_hits = 6743
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13073
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86515	W0_Idle:95549	W0_Scoreboard:289938	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104584 {8:13073,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1777928 {136:13073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48355 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20621 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12139 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2231 	3928 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4007 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10056      7179     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2698      2442      2432      2232     10967      7614      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2895      2424      2539      2344     11038      7486      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10604      7148      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7458      8045      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2061      6833      7249      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63356 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.0142
n_activity=2832 dram_eff=0.3199
bk0: 70a 63582i bk1: 64a 63609i bk2: 64a 63660i bk3: 64a 63581i bk4: 64a 63634i bk5: 64a 63610i bk6: 18a 63643i bk7: 16a 63662i bk8: 0a 63819i bk9: 0a 63821i bk10: 0a 63823i bk11: 0a 63823i bk12: 0a 63824i bk13: 0a 63826i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00369773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01385
n_activity=2600 dram_eff=0.34
bk0: 68a 63628i bk1: 64a 63591i bk2: 64a 63585i bk3: 64a 63500i bk4: 64a 63641i bk5: 64a 63655i bk6: 16a 63686i bk7: 16a 63689i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63824i bk12: 0a 63824i bk13: 0a 63824i bk14: 0a 63824i bk15: 0a 63824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0123466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63367 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01398
n_activity=2580 dram_eff=0.3457
bk0: 68a 63610i bk1: 64a 63559i bk2: 64a 63623i bk3: 64a 63537i bk4: 64a 63618i bk5: 64a 63600i bk6: 16a 63641i bk7: 16a 63686i bk8: 0a 63818i bk9: 0a 63820i bk10: 0a 63823i bk11: 0a 63824i bk12: 0a 63825i bk13: 0a 63825i bk14: 0a 63826i bk15: 0a 63827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00640835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63371 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01391
n_activity=2447 dram_eff=0.3629
bk0: 64a 63645i bk1: 64a 63600i bk2: 64a 63626i bk3: 64a 63595i bk4: 64a 63630i bk5: 64a 63560i bk6: 16a 63673i bk7: 16a 63669i bk8: 0a 63819i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63821i bk12: 0a 63822i bk13: 0a 63824i bk14: 0a 63826i bk15: 0a 63826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63374 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01382
n_activity=2460 dram_eff=0.3585
bk0: 64a 63650i bk1: 64a 63588i bk2: 64a 63601i bk3: 64a 63473i bk4: 64a 63640i bk5: 64a 63602i bk6: 16a 63677i bk7: 16a 63675i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63820i bk11: 0a 63821i bk12: 0a 63821i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0137568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63823 n_nop=63373 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01385
n_activity=2673 dram_eff=0.3307
bk0: 64a 63658i bk1: 64a 63616i bk2: 64a 63657i bk3: 64a 63583i bk4: 64a 63646i bk5: 64a 63614i bk6: 16a 63695i bk7: 16a 63677i bk8: 0a 63820i bk9: 0a 63820i bk10: 0a 63821i bk11: 0a 63822i bk12: 0a 63822i bk13: 0a 63822i bk14: 0a 63823i bk15: 0a 63823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00515488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3341, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2378, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2820, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2357, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2817, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2523, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2806, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2413, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2485, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2420, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31121
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83783
icnt_total_pkts_simt_to_mem=49222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48360)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(461,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (370,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (380,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (384,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48860  inst.: 2048984 (ipc=213.9) sim_rate=70654 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 15:49:25 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (592,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (779,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (829,48360), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 830
gpu_sim_insn = 110656
gpu_ipc =     133.3205
gpu_tot_sim_cycle = 49190
gpu_tot_sim_insn = 2052685
gpu_tot_ipc =      41.7297
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=70782

========= Core RFC stats =========
	Total RFC Accesses     = 286053
	Total RFC Misses       = 200191
	Total RFC Read Misses  = 102800
	Total RFC Write Misses = 97391
	Total RFC Evictions    = 118204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86984
	L1I_total_cache_misses = 1261
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 869
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 972
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 961
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2270, Miss = 902, Miss_rate = 0.397, Pending_hits = 148, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6553, Miss = 3013, Miss_rate = 0.460, Pending_hits = 483, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8972, Miss = 3480, Miss_rate = 0.388, Pending_hits = 755, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9725, Miss = 3587, Miss_rate = 0.369, Pending_hits = 746, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8901, Miss = 3256, Miss_rate = 0.366, Pending_hits = 695, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9245, Miss = 3497, Miss_rate = 0.378, Pending_hits = 744, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9193, Miss = 3330, Miss_rate = 0.362, Pending_hits = 774, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9133, Miss = 3404, Miss_rate = 0.373, Pending_hits = 764, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7576, Miss = 2724, Miss_rate = 0.360, Pending_hits = 720, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3822, Miss = 1204, Miss_rate = 0.315, Pending_hits = 486, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 135, Reservation_fails = 925
	L1D_total_cache_accesses = 78260
	L1D_total_cache_misses = 30045
	L1D_total_cache_miss_rate = 0.3839
	L1D_total_cache_pending_hits = 6841
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 11648
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5135424
gpgpu_n_tot_w_icount = 160482
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13109
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 175628
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86838	W0_Idle:97003	W0_Scoreboard:292717	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104872 {8:13109,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1782824 {136:13109,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48846 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20659 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12179 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2266 	3929 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10064      7191     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2703      2442      2432      2232     10975      7623      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2899      2424      2539      2344     11046      7502      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10613      7163      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7471      8060      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2066      6845      7265      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64451 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01396
n_activity=2832 dram_eff=0.3199
bk0: 70a 64677i bk1: 64a 64704i bk2: 64a 64755i bk3: 64a 64676i bk4: 64a 64729i bk5: 64a 64705i bk6: 18a 64738i bk7: 16a 64757i bk8: 0a 64914i bk9: 0a 64916i bk10: 0a 64918i bk11: 0a 64918i bk12: 0a 64919i bk13: 0a 64921i bk14: 0a 64921i bk15: 0a 64921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00363536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64466 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01362
n_activity=2600 dram_eff=0.34
bk0: 68a 64723i bk1: 64a 64686i bk2: 64a 64680i bk3: 64a 64595i bk4: 64a 64736i bk5: 64a 64750i bk6: 16a 64781i bk7: 16a 64784i bk8: 0a 64915i bk9: 0a 64915i bk10: 0a 64916i bk11: 0a 64919i bk12: 0a 64919i bk13: 0a 64919i bk14: 0a 64919i bk15: 0a 64919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0121384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64462 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.01374
n_activity=2580 dram_eff=0.3457
bk0: 68a 64705i bk1: 64a 64654i bk2: 64a 64718i bk3: 64a 64632i bk4: 64a 64713i bk5: 64a 64695i bk6: 16a 64736i bk7: 16a 64781i bk8: 0a 64913i bk9: 0a 64915i bk10: 0a 64918i bk11: 0a 64919i bk12: 0a 64920i bk13: 0a 64920i bk14: 0a 64921i bk15: 0a 64922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00630026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64466 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01368
n_activity=2447 dram_eff=0.3629
bk0: 64a 64740i bk1: 64a 64695i bk2: 64a 64721i bk3: 64a 64690i bk4: 64a 64725i bk5: 64a 64655i bk6: 16a 64768i bk7: 16a 64764i bk8: 0a 64914i bk9: 0a 64915i bk10: 0a 64916i bk11: 0a 64916i bk12: 0a 64917i bk13: 0a 64919i bk14: 0a 64921i bk15: 0a 64921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00520657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64469 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01359
n_activity=2460 dram_eff=0.3585
bk0: 64a 64745i bk1: 64a 64683i bk2: 64a 64696i bk3: 64a 64568i bk4: 64a 64735i bk5: 64a 64697i bk6: 16a 64772i bk7: 16a 64770i bk8: 0a 64915i bk9: 0a 64915i bk10: 0a 64915i bk11: 0a 64916i bk12: 0a 64916i bk13: 0a 64917i bk14: 0a 64918i bk15: 0a 64920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64918 n_nop=64468 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01362
n_activity=2673 dram_eff=0.3307
bk0: 64a 64753i bk1: 64a 64711i bk2: 64a 64752i bk3: 64a 64678i bk4: 64a 64741i bk5: 64a 64709i bk6: 16a 64790i bk7: 16a 64772i bk8: 0a 64915i bk9: 0a 64915i bk10: 0a 64916i bk11: 0a 64917i bk12: 0a 64917i bk13: 0a 64917i bk14: 0a 64918i bk15: 0a 64918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00506793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3345, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2381, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2823, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2359, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2820, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2527, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2808, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2447, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2416, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2489, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2321, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2425, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31161
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0403
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83975
icnt_total_pkts_simt_to_mem=49264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.175
	minimum = 6
	maximum = 14
Network latency average = 8.1125
	minimum = 6
	maximum = 14
Slowest packet = 62316
Flit latency average = 6.21795
	minimum = 6
	maximum = 10
Slowest flit = 133217
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00356983
	minimum = 0 (at node 1)
	maximum = 0.00843373 (at node 12)
Accepted packet rate average = 0.00356983
	minimum = 0 (at node 1)
	maximum = 0.00843373 (at node 12)
Injected flit rate average = 0.0104418
	minimum = 0 (at node 1)
	maximum = 0.0301205 (at node 26)
Accepted flit rate average= 0.0104418
	minimum = 0 (at node 1)
	maximum = 0.0373494 (at node 12)
Injected packet length average = 2.925
Accepted packet length average = 2.925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 68422 (inst/sec)
gpgpu_simulation_rate = 1639 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49190)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (351,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (357,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (490,49190), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 491
gpu_sim_insn = 94208
gpu_ipc =     191.8697
gpu_tot_sim_cycle = 49681
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2136
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=71563

========= Core RFC stats =========
	Total RFC Accesses     = 290256
	Total RFC Misses       = 202712
	Total RFC Read Misses  = 103848
	Total RFC Write Misses = 98864
	Total RFC Evictions    = 120231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 869
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 972
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 961
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2286, Miss = 906, Miss_rate = 0.396, Pending_hits = 160, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6569, Miss = 3017, Miss_rate = 0.459, Pending_hits = 495, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8988, Miss = 3484, Miss_rate = 0.388, Pending_hits = 767, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9741, Miss = 3591, Miss_rate = 0.369, Pending_hits = 758, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8917, Miss = 3260, Miss_rate = 0.366, Pending_hits = 707, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9245, Miss = 3497, Miss_rate = 0.378, Pending_hits = 744, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9193, Miss = 3330, Miss_rate = 0.362, Pending_hits = 774, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9133, Miss = 3404, Miss_rate = 0.373, Pending_hits = 764, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7576, Miss = 2724, Miss_rate = 0.360, Pending_hits = 720, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3822, Miss = 1204, Miss_rate = 0.315, Pending_hits = 486, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 135, Reservation_fails = 925
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30077
	L1D_total_cache_miss_rate = 0.3837
	L1D_total_cache_pending_hits = 6937
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13141
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87092	W0_Idle:97597	W0_Scoreboard:294733	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105128 {8:13141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1787176 {136:13141,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48846 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20691 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12213 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2298 	3929 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10081      7199     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2703      2442      2432      2232     10991      7631      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2899      2424      2539      2344     11062      7509      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10629      7171      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7479      8068      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2066      6853      7273      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65098 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01382
n_activity=2832 dram_eff=0.3199
bk0: 70a 65324i bk1: 64a 65351i bk2: 64a 65402i bk3: 64a 65323i bk4: 64a 65376i bk5: 64a 65352i bk6: 18a 65385i bk7: 16a 65404i bk8: 0a 65561i bk9: 0a 65563i bk10: 0a 65565i bk11: 0a 65565i bk12: 0a 65566i bk13: 0a 65568i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01348
n_activity=2600 dram_eff=0.34
bk0: 68a 65370i bk1: 64a 65333i bk2: 64a 65327i bk3: 64a 65242i bk4: 64a 65383i bk5: 64a 65397i bk6: 16a 65428i bk7: 16a 65431i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65566i bk12: 0a 65566i bk13: 0a 65566i bk14: 0a 65566i bk15: 0a 65566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0120186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65109 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.0136
n_activity=2580 dram_eff=0.3457
bk0: 68a 65352i bk1: 64a 65301i bk2: 64a 65365i bk3: 64a 65279i bk4: 64a 65360i bk5: 64a 65342i bk6: 16a 65383i bk7: 16a 65428i bk8: 0a 65560i bk9: 0a 65562i bk10: 0a 65565i bk11: 0a 65566i bk12: 0a 65567i bk13: 0a 65567i bk14: 0a 65568i bk15: 0a 65569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00623808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01354
n_activity=2447 dram_eff=0.3629
bk0: 64a 65387i bk1: 64a 65342i bk2: 64a 65368i bk3: 64a 65337i bk4: 64a 65372i bk5: 64a 65302i bk6: 16a 65415i bk7: 16a 65411i bk8: 0a 65561i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65563i bk12: 0a 65564i bk13: 0a 65566i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00515519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65116 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01345
n_activity=2460 dram_eff=0.3585
bk0: 64a 65392i bk1: 64a 65330i bk2: 64a 65343i bk3: 64a 65215i bk4: 64a 65382i bk5: 64a 65344i bk6: 16a 65419i bk7: 16a 65417i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65562i bk11: 0a 65563i bk12: 0a 65563i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65115 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01348
n_activity=2673 dram_eff=0.3307
bk0: 64a 65400i bk1: 64a 65358i bk2: 64a 65399i bk3: 64a 65325i bk4: 64a 65388i bk5: 64a 65356i bk6: 16a 65437i bk7: 16a 65419i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65564i bk12: 0a 65564i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00501792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3349, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2827, Miss = 106, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2826, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2529, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2812, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2491, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2323, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31195
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0403
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84145
icnt_total_pkts_simt_to_mem=49298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.30882
	minimum = 6
	maximum = 13
Network latency average = 8.22059
	minimum = 6
	maximum = 12
Slowest packet = 62358
Flit latency average = 6.21078
	minimum = 6
	maximum = 8
Slowest flit = 133246
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00512937
	minimum = 0 (at node 0)
	maximum = 0.01222 (at node 8)
Accepted packet rate average = 0.00512937
	minimum = 0 (at node 0)
	maximum = 0.01222 (at node 8)
Injected flit rate average = 0.0153881
	minimum = 0 (at node 0)
	maximum = 0.0610998 (at node 19)
Accepted flit rate average= 0.0153881
	minimum = 0 (at node 0)
	maximum = 0.0610998 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 71563 (inst/sec)
gpgpu_simulation_rate = 1656 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49681
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2136
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=71563

========= Core RFC stats =========
	Total RFC Accesses     = 290256
	Total RFC Misses       = 202712
	Total RFC Read Misses  = 103848
	Total RFC Write Misses = 98864
	Total RFC Evictions    = 120231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 869
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 972
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 961
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2286, Miss = 906, Miss_rate = 0.396, Pending_hits = 160, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6569, Miss = 3017, Miss_rate = 0.459, Pending_hits = 495, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8988, Miss = 3484, Miss_rate = 0.388, Pending_hits = 767, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9741, Miss = 3591, Miss_rate = 0.369, Pending_hits = 758, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8917, Miss = 3260, Miss_rate = 0.366, Pending_hits = 707, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9245, Miss = 3497, Miss_rate = 0.378, Pending_hits = 744, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9193, Miss = 3330, Miss_rate = 0.362, Pending_hits = 774, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9133, Miss = 3404, Miss_rate = 0.373, Pending_hits = 764, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7576, Miss = 2724, Miss_rate = 0.360, Pending_hits = 720, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3822, Miss = 1204, Miss_rate = 0.315, Pending_hits = 486, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 135, Reservation_fails = 925
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30077
	L1D_total_cache_miss_rate = 0.3837
	L1D_total_cache_pending_hits = 6937
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13141
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87092	W0_Idle:97597	W0_Scoreboard:294733	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105128 {8:13141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1787176 {136:13141,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48846 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20691 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12213 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2298 	3929 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10081      7199     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2703      2442      2432      2232     10991      7631      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2899      2424      2539      2344     11062      7509      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10629      7171      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7479      8068      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2066      6853      7273      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65098 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01382
n_activity=2832 dram_eff=0.3199
bk0: 70a 65324i bk1: 64a 65351i bk2: 64a 65402i bk3: 64a 65323i bk4: 64a 65376i bk5: 64a 65352i bk6: 18a 65385i bk7: 16a 65404i bk8: 0a 65561i bk9: 0a 65563i bk10: 0a 65565i bk11: 0a 65565i bk12: 0a 65566i bk13: 0a 65568i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01348
n_activity=2600 dram_eff=0.34
bk0: 68a 65370i bk1: 64a 65333i bk2: 64a 65327i bk3: 64a 65242i bk4: 64a 65383i bk5: 64a 65397i bk6: 16a 65428i bk7: 16a 65431i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65566i bk12: 0a 65566i bk13: 0a 65566i bk14: 0a 65566i bk15: 0a 65566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0120186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65109 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.0136
n_activity=2580 dram_eff=0.3457
bk0: 68a 65352i bk1: 64a 65301i bk2: 64a 65365i bk3: 64a 65279i bk4: 64a 65360i bk5: 64a 65342i bk6: 16a 65383i bk7: 16a 65428i bk8: 0a 65560i bk9: 0a 65562i bk10: 0a 65565i bk11: 0a 65566i bk12: 0a 65567i bk13: 0a 65567i bk14: 0a 65568i bk15: 0a 65569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00623808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01354
n_activity=2447 dram_eff=0.3629
bk0: 64a 65387i bk1: 64a 65342i bk2: 64a 65368i bk3: 64a 65337i bk4: 64a 65372i bk5: 64a 65302i bk6: 16a 65415i bk7: 16a 65411i bk8: 0a 65561i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65563i bk12: 0a 65564i bk13: 0a 65566i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00515519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65116 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01345
n_activity=2460 dram_eff=0.3585
bk0: 64a 65392i bk1: 64a 65330i bk2: 64a 65343i bk3: 64a 65215i bk4: 64a 65382i bk5: 64a 65344i bk6: 16a 65419i bk7: 16a 65417i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65562i bk11: 0a 65563i bk12: 0a 65563i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65115 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01348
n_activity=2673 dram_eff=0.3307
bk0: 64a 65400i bk1: 64a 65358i bk2: 64a 65399i bk3: 64a 65325i bk4: 64a 65388i bk5: 64a 65356i bk6: 16a 65437i bk7: 16a 65419i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65564i bk12: 0a 65564i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00501792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3349, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2827, Miss = 106, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2826, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2529, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2812, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2491, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2323, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31195
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0403
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84145
icnt_total_pkts_simt_to_mem=49298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49681
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2136
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16824
gpu_stall_icnt2sh    = 100316
gpu_total_sim_rate=71563

========= Core RFC stats =========
	Total RFC Accesses     = 290256
	Total RFC Misses       = 202712
	Total RFC Read Misses  = 103848
	Total RFC Write Misses = 98864
	Total RFC Evictions    = 120231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 869
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 972
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 961
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 914
	L1D_cache_core[4]: Access = 2286, Miss = 906, Miss_rate = 0.396, Pending_hits = 160, Reservation_fails = 1032
	L1D_cache_core[5]: Access = 6569, Miss = 3017, Miss_rate = 0.459, Pending_hits = 495, Reservation_fails = 5701
	L1D_cache_core[6]: Access = 8988, Miss = 3484, Miss_rate = 0.388, Pending_hits = 767, Reservation_fails = 5628
	L1D_cache_core[7]: Access = 9741, Miss = 3591, Miss_rate = 0.369, Pending_hits = 758, Reservation_fails = 5993
	L1D_cache_core[8]: Access = 8917, Miss = 3260, Miss_rate = 0.366, Pending_hits = 707, Reservation_fails = 4826
	L1D_cache_core[9]: Access = 9245, Miss = 3497, Miss_rate = 0.378, Pending_hits = 744, Reservation_fails = 5501
	L1D_cache_core[10]: Access = 9193, Miss = 3330, Miss_rate = 0.362, Pending_hits = 774, Reservation_fails = 5339
	L1D_cache_core[11]: Access = 9133, Miss = 3404, Miss_rate = 0.373, Pending_hits = 764, Reservation_fails = 5492
	L1D_cache_core[12]: Access = 7576, Miss = 2724, Miss_rate = 0.360, Pending_hits = 720, Reservation_fails = 5483
	L1D_cache_core[13]: Access = 3822, Miss = 1204, Miss_rate = 0.315, Pending_hits = 486, Reservation_fails = 2505
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 135, Reservation_fails = 925
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30077
	L1D_total_cache_miss_rate = 0.3837
	L1D_total_cache_pending_hits = 6937
	L1D_total_cache_reservation_fails = 52141
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 98406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13141
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87092	W0_Idle:97597	W0_Scoreboard:294733	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105128 {8:13141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1787176 {136:13141,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 80 
maxdqlatency = 0 
maxmflatency = 707 
averagemflatency = 232 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 48846 
mrq_lat_table:1173 	83 	73 	49 	16 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20691 	10299 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12213 	4988 	6567 	5168 	2167 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2298 	3929 	5759 	1157 	13 	0 	0 	1 	8 	62 	1298 	12572 	4009 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       662         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       583         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1412/8 = 176.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1256
min_bank_accesses = 0!
chip skew: 212/208 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         9         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         9         9         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 29/22 = 1.32
average mf latency per bank:
dram[0]:       2319      2975      2213      2514     10081      7199     11105      7466    none      none      none      none      none      none      none      none  
dram[1]:       2703      2442      2432      2232     10991      7631      8368      6652    none      none      none      none      none      none      none      none  
dram[2]:       2899      2424      2539      2344     11062      7509      9557      7614    none      none      none      none      none      none      none      none  
dram[3]:       2765      2712      2279      2439     10629      7171      8005      6938    none      none      none      none      none      none      none      none  
dram[4]:       3119      2545      2541      2352      7479      8068      8220      7713    none      none      none      none      none      none      none      none  
dram[5]:       2342      2348      1864      2066      6853      7273      7478      7036    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        479       626       602       603       522       707       488       565         0         0         0         0         0         0         0         0
dram[1]:        444       427       478       437       581       436       509       423         0         0         0         0         0         0         0         0
dram[2]:        526       474       526       420       546       524       598       455         0         0         0         0         0         0         0         0
dram[3]:        469       542       443       480       480       533       465       544         0         0         0         0         0         0         0         0
dram[4]:        515       531       558       538       514       515       546       519         0         0         0         0         0         0         0         0
dram[5]:        511       418       482       421       529       450       513       449         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65098 n_act=11 n_pre=3 n_req=241 n_rd=424 n_write=29 bw_util=0.01382
n_activity=2832 dram_eff=0.3199
bk0: 70a 65324i bk1: 64a 65351i bk2: 64a 65402i bk3: 64a 65323i bk4: 64a 65376i bk5: 64a 65352i bk6: 18a 65385i bk7: 16a 65404i bk8: 0a 65561i bk9: 0a 65563i bk10: 0a 65565i bk11: 0a 65565i bk12: 0a 65566i bk13: 0a 65568i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01348
n_activity=2600 dram_eff=0.34
bk0: 68a 65370i bk1: 64a 65333i bk2: 64a 65327i bk3: 64a 65242i bk4: 64a 65383i bk5: 64a 65397i bk6: 16a 65428i bk7: 16a 65431i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65566i bk12: 0a 65566i bk13: 0a 65566i bk14: 0a 65566i bk15: 0a 65566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0120186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65109 n_act=9 n_pre=1 n_req=236 n_rd=420 n_write=26 bw_util=0.0136
n_activity=2580 dram_eff=0.3457
bk0: 68a 65352i bk1: 64a 65301i bk2: 64a 65365i bk3: 64a 65279i bk4: 64a 65360i bk5: 64a 65342i bk6: 16a 65383i bk7: 16a 65428i bk8: 0a 65560i bk9: 0a 65562i bk10: 0a 65565i bk11: 0a 65566i bk12: 0a 65567i bk13: 0a 65567i bk14: 0a 65568i bk15: 0a 65569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00623808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65113 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01354
n_activity=2447 dram_eff=0.3629
bk0: 64a 65387i bk1: 64a 65342i bk2: 64a 65368i bk3: 64a 65337i bk4: 64a 65372i bk5: 64a 65302i bk6: 16a 65415i bk7: 16a 65411i bk8: 0a 65561i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65563i bk12: 0a 65564i bk13: 0a 65566i bk14: 0a 65568i bk15: 0a 65568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00515519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65116 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01345
n_activity=2460 dram_eff=0.3585
bk0: 64a 65392i bk1: 64a 65330i bk2: 64a 65343i bk3: 64a 65215i bk4: 64a 65382i bk5: 64a 65344i bk6: 16a 65419i bk7: 16a 65417i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65562i bk11: 0a 65563i bk12: 0a 65563i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65565 n_nop=65115 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01348
n_activity=2673 dram_eff=0.3307
bk0: 64a 65400i bk1: 64a 65358i bk2: 64a 65399i bk3: 64a 65325i bk4: 64a 65388i bk5: 64a 65356i bk6: 16a 65437i bk7: 16a 65419i bk8: 0a 65562i bk9: 0a 65562i bk10: 0a 65563i bk11: 0a 65564i bk12: 0a 65564i bk13: 0a 65564i bk14: 0a 65565i bk15: 0a 65565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00501792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3349, Miss = 108, Miss_rate = 0.032, Pending_hits = 14, Reservation_fails = 449
L2_cache_bank[1]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 2827, Miss = 106, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 101
L2_cache_bank[3]: Access = 2361, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2826, Miss = 106, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 76
L2_cache_bank[5]: Access = 2529, Miss = 104, Miss_rate = 0.041, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2812, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2491, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2323, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31195
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0403
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 410
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84145
icnt_total_pkts_simt_to_mem=49298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
