// Seed: 3186997112
module module_0 #(
    parameter id_3 = 32'd21
) (
    input id_1,
    input logic id_2,
    input logic _id_3,
    output id_4
);
  always @(posedge id_1 or posedge id_2) begin
    id_3 <= 1;
    id_1[id_3 : 1] = {{id_1 - 1{id_2}}, id_4};
  end
  always @(1) begin
    id_3 = 1;
  end
endmodule
