<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component : ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Component : ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">Register : enable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html">Register : enable_set</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html">Register : enable_clear</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html">Register : mpuregion0addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html">Register : mpuregion1addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html">Register : mpuregion2addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html">Register : mpuregion3addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html">Register : fpga2sdram0region0addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html">Register : fpga2sdram0region1addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html">Register : fpga2sdram0region2addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html">Register : fpga2sdram0region3addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html">Register : fpga2sdram1region0addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html">Register : fpga2sdram1region1addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html">Register : fpga2sdram1region2addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html">Register : fpga2sdram1region3addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html">Register : fpga2sdram2region0addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html">Register : fpga2sdram2region1addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html">Register : fpga2sdram2region2addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html">Register : fpga2sdram2region3addr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa13ba057e639094fb49aeba316102a5a"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaa13ba057e639094fb49aeba316102a5a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_t</a></td></tr>
<tr class="separator:gaa13ba057e639094fb49aeba316102a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0d6ba102b5f7aeddedc67c6f24217c"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaed0d6ba102b5f7aeddedc67c6f24217c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_t</a></td></tr>
<tr class="separator:gaed0d6ba102b5f7aeddedc67c6f24217c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s" id="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register group <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4ae2e8f8fb2caf41392db302d90d4835"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga004f331b1c8af4b614e75d176fd29ef8">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_t</a></td>
<td class="fieldname">
enable</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf618875c19352dc2ca99e18148fdec6"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga41e025cd9b7dd7f30753ff8d45430685">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_t</a></td>
<td class="fieldname">
enable_set</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab293b5d0c2f117c8c349c3fce491d2fd"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6a3804f23e0969f947c412cf626d9269">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_t</a></td>
<td class="fieldname">
enable_clear</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a204d5f77143ffeeaa2c05e9ffbfc0981"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0xc_0xf</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60871fb3a44d9cbe573e3c7c3e95ea89"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga8ad3052468f0dda7be065e34c50d1f8b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_t</a></td>
<td class="fieldname">
mpuregion0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf5313e494375d9f483db056c4a0704d"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga9a55ac5e4c82c37ff53ed240ab0511e0">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_t</a></td>
<td class="fieldname">
mpuregion1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa37b29aed1809bc335e980c6ce5f9be0"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7a53c0a78ebb182d0cadd777dab60820">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_t</a></td>
<td class="fieldname">
mpuregion2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a709ed8d0aa5d2cc07b8bcc82f7fbd4e6"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga440d0b232b198a5de2b9aee2e9bd8e97">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_t</a></td>
<td class="fieldname">
mpuregion3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a1e86f9d614035d28c9adb6000b767f"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga0a2da31110b288d8f6af5326e72a5d7e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_t</a></td>
<td class="fieldname">
fpga2sdram0region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abca26646cb0b8144219a2f5a46e34289"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga5dbab82c6ac83951e64d0bca460f4646">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_t</a></td>
<td class="fieldname">
fpga2sdram0region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a68982a46d2490f841b0d649bad531b3a"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga17b2f581988fc6ceec38a289810e00e2">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_t</a></td>
<td class="fieldname">
fpga2sdram0region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a246d4bb9414c54da5cd0515d4ad58ec7"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gab2e12bde4db2552394fff93078367012">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_t</a></td>
<td class="fieldname">
fpga2sdram0region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af7647d58f9f21082d3f8641303dce475"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gaa6b857e7c82a98447c7d79431174d1b0">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_t</a></td>
<td class="fieldname">
fpga2sdram1region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2837e504fd69ca939444cfc31be185a3"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga2194d9c48e5647fbcfe156166f2004dc">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_t</a></td>
<td class="fieldname">
fpga2sdram1region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae9967c16a9438838594c6e8639e6f599"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga2b0b7cdf2ce932107da7da81919c3768">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_t</a></td>
<td class="fieldname">
fpga2sdram1region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5289c89a37ab56b7e185c7ed4542570d"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gac38a52c415e5040500e217f5b0493cfa">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_t</a></td>
<td class="fieldname">
fpga2sdram1region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d6b3421235f26dc3895307c7fe02987"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gaa2f77c6d1ecfb03d163e575960c751b9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_t</a></td>
<td class="fieldname">
fpga2sdram2region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c357bf4355d29690c4bb7917b8b0514"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga6c1e7db75fc09e226685402caf96f8ba">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_t</a></td>
<td class="fieldname">
fpga2sdram2region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7e3164710c440963dbfddaa8aa0061c2"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga0c6733ba3d15fc56e51869eef50ce714">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_t</a></td>
<td class="fieldname">
fpga2sdram2region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53cfe86c81c35411a4366fe91587263b"></a><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga51ff5d8ddb862466a6c43b467cdd6271">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_t</a></td>
<td class="fieldname">
fpga2sdram2region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8940e3dfa3b10e86505a6aad83abfcfe"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x50_0x100</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s" id="struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The struct declaration for the raw register contents of register group <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abfc23bef3d4d7056d069ec7a00a3f79b"></a>volatile uint32_t</td>
<td class="fieldname">
enable</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad3df0a93b1d143d3436cc10af6a5c612"></a>volatile uint32_t</td>
<td class="fieldname">
enable_set</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b8a51f599ccabde189e5a089634ca35"></a>volatile uint32_t</td>
<td class="fieldname">
enable_clear</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3589989e76fa2c79a1074e1e95d60737"></a>uint32_t</td>
<td class="fieldname">
_pad_0xc_0xf</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2b7cc319e0f5c408e8121fac9620d7fa"></a>volatile uint32_t</td>
<td class="fieldname">
mpuregion0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a967783fc0e1b1df1fc086714a2d8c4eb"></a>volatile uint32_t</td>
<td class="fieldname">
mpuregion1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af7723d5c45b8d67f9876ab9b59dfc885"></a>volatile uint32_t</td>
<td class="fieldname">
mpuregion2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a72c9b0010856d244cfae0e151e27da55"></a>volatile uint32_t</td>
<td class="fieldname">
mpuregion3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c5bcfdc53737e864d3553675dea3351"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram0region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02053b2e679e255678933825ad12c071"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram0region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a873322497df7467b9555439be2d676e1"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram0region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abe43c8f58c5db754e6a5942a7b9de433"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram0region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa179459d01d23475ff17682b3ecf9f77"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram1region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acbffe1fa558c4935814853b6d20ca005"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram1region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a883a2514650d6744918f11507905a3b3"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram1region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae27365b1615e6d92e5e98d668e6b3352"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram1region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1b22fd34bc5d95babb52a7e6643698c7"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram2region0addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f503f695833b7d639914f81efa3f6a9"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram2region1addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab5b57b5bda57d3bd23f12a855b9cbcf4"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram2region2addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0019be53450c920c09c553a6a8f49d2d"></a>volatile uint32_t</td>
<td class="fieldname">
fpga2sdram2region3addr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a527b695c0268da2866b05c46dd73a832"></a>uint32_t</td>
<td class="fieldname">
_pad_0x50_0x100</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaa13ba057e639094fb49aeba316102a5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaa13ba057e639094fb49aeba316102a5a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register group <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a>. </p>

</div>
</div>
<a class="anchor" id="gaed0d6ba102b5f7aeddedc67c6f24217c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaed0d6ba102b5f7aeddedc67c6f24217c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for the raw register contents of register group <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
