
*** Running vivado
    with args -log simple_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_cpu.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source simple_cpu.tcl -notrace
Command: synth_design -top simple_cpu -part xa7a15tcpg236-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14056
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_cpu' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/alu.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_mem' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/RegMem.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_mem' (2#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/RegMem.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (5) of module 'reg_mem' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter INSTR_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element instruction_reg was removed.  [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'CU' (3#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:3]

*** Running vivado
    with args -log simple_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_cpu.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source simple_cpu.tcl -notrace
Command: synth_design -top simple_cpu -part xa7a15tcpg236-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3240
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_cpu' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/alu.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_mem' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/RegMem.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_mem' (2#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/RegMem.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (5) of module 'reg_mem' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 5 - type: integer 
	Parameter INSTR_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element instruction_reg was removed.  [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'CU' (3#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/CU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'simple_cpu' (4#1) [C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7129] Port rst in module CU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcpg236-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-2I
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                             0000
                  DECODE |                              001 |                             0001
                 EXECUTE |                              010 |                             0010
              MEM_ACCESS |                              011 |                             0100
              WRITE_BACK |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              256 Bit	(32 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element data_memory/mem_array_reg was removed. 
WARNING: [Synth 8-7129] Port rst in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module simple_cpu is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CU1/FSM_sequential_state_reg[2]) is unused and will be removed from module simple_cpu.
WARNING: [Synth 8-3332] Sequential element (CU1/FSM_sequential_state_reg[1]) is unused and will be removed from module simple_cpu.
WARNING: [Synth 8-3332] Sequential element (CU1/FSM_sequential_state_reg[0]) is unused and will be removed from module simple_cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1260.684 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1e71cb85
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jessm/OneDrive/Documents/University/Year 3/EEE3096S/WorkPackage6/VivadoProjectWP6/WP6_Vivado.runs/synth_1/simple_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_cpu_utilization_synth.rpt -pb simple_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  3 16:59:56 2021...
