Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/FPGA_lab/lab/serial_binary_adder_strutural/serial_binary_adder_strutural.srcs/sim_1/new/tesetbench.v" Line 53
