<?xml version="1.0" encoding="UTF-8" standalone="no"?><solution AutoPilot="com.autoesl.autopilot.solution"><name><value string="solution1"/></name><project><value string="core2mac_prj"/></project><downStreamTool><DownStreamTool name="auto"/></downStreamTool><targetInfo><TargetInfo value="xc5vtx240t:ff1759:-2"/></targetInfo><libraryList><library name="DefaultPlatform" value="xilinx/virtex5/virtex5"/><library name="DefaultPlatform" value="xilinx/virtex5/virtex5_fpv5"/></libraryList><clockList><clock default="false" name="-" period="5"/></clockList><config>
        <schedule model="parser_top"/>
        <config_autosim O="0" coverage="false" ignore_init="0" setup="0" trace_level="none"/>
    </config><UIConfigurations><UIAutosynConf hideTrivialOp="true" isBasedOnBoard="false" isSolutionDirty="false" showDetailDesignViewer="false"><Platform>xilinx/virtex5/virtex5</Platform><Platform>xilinx/virtex5/virtex5_fpv5</Platform><customLibs/></UIAutosynConf><UIIPPackagerConf AskAgain="true" Description="An IP generated by Vivado HLS" DescriptionButton="false" Library="hls" LibraryButton="false" PcoreVersion="1.00.a" RTLLanguage="Verilog" UseNetList="none" Vendor="xilinx.com" VendorButton="false" Version="1.00.a" VersionButton="false" evaluateRTL="false" setup="false"><RTLs><Verilog method="pcore" selection="true"/><Vhdl method="pcore" selection="false"/></RTLs></UIIPPackagerConf><UIAutoMGConf AskAgain="true" Export="false" Xil_CoreGen="false" Xil_ISE="false" defaultCustomPorts="true"><UIAutoMGImpl add_io_buffers="false" op_effort="high" op_goal="speed" par_effort="high" register_balancing="no" register_duplication="false" register_retiming="off" setup="0" synplify_io_insertion="true" synplify_op_effort="high" synplify_pipelining="false" synplify_resource_sharing="true" synplify_retiming="false" synplify_verilogPar="false" synplify_vhdlPar="false" synthesis_combo_logic="off" synthesis_effort="normal" virtual_pins="off" xilinxInterconnectType="plb"><RTLs><Verilog selection="true" tool="ISE"/><Vhdl selection="false" tool="ISE"/></RTLs><verilogSynplifySettings synplify_invocation_command="synplify_pro -licensetype synplifypro_xilinx" synplify_io_insertion="false" synplify_op_effort="high" synplify_par="true" synplify_pipelining="true" synplify_resource_sharing="true" synplify_retiming="false"/><vhdlSynplifySettings synplify_invocation_command="synplify_pro -licensetype synplifypro_xilinx" synplify_io_insertion="false" synplify_op_effort="high" synplify_par="true" synplify_pipelining="true" synplify_resource_sharing="true" synplify_retiming="false"/><verilogISESettings add_io_buffers="false" op_effort="high" op_goal="speed" par_effort="high" register_balancing="no" register_duplication="false"/><vhdlISESettings add_io_buffers="false" op_effort="high" op_goal="speed" par_effort="high" register_balancing="no" register_duplication="false"/></UIAutoMGImpl></UIAutoMGConf><UIAutoSimConf ApIntSupport="true" AskAgain="true" csimMode="8" lastCsimMode="8"><RTLs><SystemC selection="true" tool="XSim"/><Verilog selection="false" tool="XSim"/><VHDL selection="false" tool="XSim"/></RTLs></UIAutoSimConf></UIConfigurations></solution>