This is a simple assertion project to verify a state machine driver.
Language: System Verilog
Design Tool: Synopsys VCS
Command: vcs +systemverilogext+.sv -sverilog -assert svaext tbsm.sv dut.sv -l compile.log
