;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #2, <227
	ADD @-10, @0
	SPL 0, #-2
	ADD @127, 106
	CMP -207, <-120
	CMP @127, 106
	SPL 12, <10
	MOV -7, <-20
	MOV -7, <-20
	SUB 3, 20
	SUB 240, @160
	ADD @127, 106
	SPL 0, #-2
	SUB 0, @-2
	SUB 240, @160
	DJN -10, 0
	ADD @127, 106
	ADD 115, 9
	SPL 0, #-2
	DJN <127, -106
	SUB 240, @160
	ADD @127, 106
	SUB @3, 0
	SPL 0, #-2
	CMP 12, @10
	DJN 0, #-2
	SPL 0, #-2
	SUB @-127, 100
	CMP @127, 106
	DAT #0, <2
	SPL 0, #-2
	SUB 240, @160
	MOV -7, <-20
	ADD <1, <-1
	MOV -7, <-20
	ADD <1, <-1
	ADD 21, @536
	ADD 110, 9
	JMP @72, #200
	ADD @127, 106
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
