

================================================================
== Vivado HLS Report for 'glue'
================================================================
* Date:           Sat Feb 15 07:56:31 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.867 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2304|     2305| 11.520 us | 11.525 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_loop  |     2304|     2304|         2|          1|          1|  2304|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    111|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      84|    231|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |pixel_index_fu_224_p2             |     +    |      0|  0|  12|          12|           1|
    |tmp_V_144_fu_242_p2               |     +    |      0|  0|  19|          14|          14|
    |tmp_V_147_fu_259_p2               |     +    |      0|  0|  19|          14|          14|
    |tmp_V_150_fu_276_p2               |     +    |      0|  0|  19|          14|          14|
    |tmp_V_153_fu_293_p2               |     +    |      0|  0|  19|          14|          14|
    |ap_condition_102                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_230_p2               |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 111|          85|          75|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_pixel_index_01_phi_fu_142_p6  |  15|          3|   12|         36|
    |in_0_V_V_blk_n                           |   9|          2|    1|          2|
    |in_1_V_V_blk_n                           |   9|          2|    1|          2|
    |in_2_V_V_blk_n                           |   9|          2|    1|          2|
    |in_3_V_V_blk_n                           |   9|          2|    1|          2|
    |out_0_V_V_blk_n                          |   9|          2|    1|          2|
    |out_1_V_V_blk_n                          |   9|          2|    1|          2|
    |out_2_V_V_blk_n                          |   9|          2|    1|          2|
    |out_3_V_V_blk_n                          |   9|          2|    1|          2|
    |pixel_index_01_reg_138                   |   9|          2|   12|         24|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 120|         26|   34|         81|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln64_reg_351        |   1|   0|    1|          0|
    |pixel_index_01_reg_138   |  12|   0|   12|          0|
    |pixel_index_reg_346      |  12|   0|   12|          0|
    |tmp_51_reg_311           |   1|   0|    1|          0|
    |tmp_52_reg_321           |   1|   0|    1|          0|
    |tmp_53_reg_331           |   1|   0|    1|          0|
    |tmp_54_reg_341           |   1|   0|    1|          0|
    |trunc_ln708_1_reg_316    |  13|   0|   13|          0|
    |trunc_ln708_2_reg_326    |  13|   0|   13|          0|
    |trunc_ln708_3_reg_336    |  13|   0|   13|          0|
    |trunc_ln_reg_306         |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  84|   0|   84|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     glue     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     glue     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     glue     | return value |
|ap_done           | out |    1| ap_ctrl_hs |     glue     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     glue     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     glue     | return value |
|in_0_V_V_dout     |  in |   30|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n  |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read     | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout     |  in |   30|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n  |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read     | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_2_V_V_dout     |  in |   30|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n  |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read     | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout     |  in |   30|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n  |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read     | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|out_0_V_V_din     | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n  |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write   | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din     | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n  |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write   | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din     | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n  |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write   | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din     | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n  |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write   | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

