# MAPD A: FPGA VHDL Project in Vivaldo
![image](https://user-images.githubusercontent.com/23053125/202862370-d2751405-4f29-4fec-8ecd-fce3687b269a.png)

## Project: Bubble Sort Algorithm and the UART transitter/reciver 

* [Project Report](https://github.com/jjackson1994/MAPD/blob/main/MAPD_Project___Group_4_Final.pdf)

## Hardware Setup: ARTY A7 FPGA



Our board:  
xc7a35tcsg324-1

Constraint master file:  
https://github.com/Digilent/digilent-xdc/blob/master/Arty-A7-35-Master.xdc

Pin Maps and board info:  
https://digilent.com/reference/programmable-logic/arty-a7/reference-manual
