@E: CS168 :"Z:\Documents\GitHub\FPGA-closed-loop\DFT\DFT.sv":65:12:65:12|Port i_sys_rst does not exist
@E::Errors while synthesizing top module DFT_top.

