# do week10_1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:01 on Nov 09,2022
# vlog -work work week10_1.vo 
# -- Compiling module Block4
# 
# Top level modules:
# 	Block4
# End time: 19:24:02 on Nov 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:02 on Nov 09,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Block4_vlg_vec_tst
# 
# Top level modules:
# 	Block4_vlg_vec_tst
# End time: 19:24:02 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Block4_vlg_vec_tst 
# Start time: 19:24:02 on Nov 09,2022
# Loading work.Block4_vlg_vec_tst
# Loading work.Block4
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /Block4_vlg_vec_tst
# End time: 19:24:02 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
