#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x619a353d88a0 .scope module, "dual_clock_fifo_tb" "dual_clock_fifo_tb" 2 3;
 .timescale -9 -12;
P_0x619a353c4900 .param/l "DATA_WIDTH" 1 2 5, +C4<00000000000000000000000000001000>;
P_0x619a353c4940 .param/l "FIFO_DEPTH" 1 2 6, +C4<00000000000000000000000000010000>;
v0x619a353f56e0_0 .var "clk1", 0 0;
v0x619a353f57a0_0 .var "clk2", 0 0;
v0x619a353f5870_0 .var "data_in", 7 0;
v0x619a353f5970_0 .net "data_out", 7 0, v0x619a353f4ea0_0;  1 drivers
v0x619a353f5a40_0 .net "empty", 0 0, L_0x619a35406260;  1 drivers
v0x619a353f5ae0_0 .net "full", 0 0, L_0x619a35405f90;  1 drivers
v0x619a353f5bb0_0 .var "read_en", 0 0;
v0x619a353f5c80_0 .var "reset", 0 0;
v0x619a353f5d50_0 .var "write_en", 0 0;
S_0x619a353d8b60 .scope module, "uut" "dual_clock_fifo" 2 19, 3 1 0, S_0x619a353d88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 1 "read_en";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
P_0x619a35399620 .param/l "ADDR_WIDTH" 1 3 17, +C4<00000000000000000000000000000100>;
P_0x619a35399660 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x619a353996a0 .param/l "FIFO_DEPTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0x619a35397e10_0 .net *"_ivl_0", 31 0, L_0x619a353f5e20;  1 drivers
L_0x781eb4d860a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619a353f46a0_0 .net *"_ivl_11", 26 0, L_0x781eb4d860a8;  1 drivers
L_0x781eb4d860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619a353f4780_0 .net/2u *"_ivl_12", 31 0, L_0x781eb4d860f0;  1 drivers
L_0x781eb4d86018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x619a353f4870_0 .net *"_ivl_3", 26 0, L_0x781eb4d86018;  1 drivers
L_0x781eb4d86060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x619a353f4950_0 .net/2u *"_ivl_4", 31 0, L_0x781eb4d86060;  1 drivers
v0x619a353f4a80_0 .net *"_ivl_8", 31 0, L_0x619a35406120;  1 drivers
v0x619a353f4b60_0 .net "clk1", 0 0, v0x619a353f56e0_0;  1 drivers
v0x619a353f4c20_0 .net "clk2", 0 0, v0x619a353f57a0_0;  1 drivers
v0x619a353f4ce0_0 .var "count", 4 0;
v0x619a353f4dc0_0 .net "data_in", 7 0, v0x619a353f5870_0;  1 drivers
v0x619a353f4ea0_0 .var "data_out", 7 0;
v0x619a353f4f80_0 .net "empty", 0 0, L_0x619a35406260;  alias, 1 drivers
v0x619a353f5040 .array "fifo_mem", 15 0, 7 0;
v0x619a353f5100_0 .net "full", 0 0, L_0x619a35405f90;  alias, 1 drivers
v0x619a353f51c0_0 .net "read_en", 0 0, v0x619a353f5bb0_0;  1 drivers
v0x619a353f5280_0 .var "read_ptr", 3 0;
v0x619a353f5360_0 .net "reset", 0 0, v0x619a353f5c80_0;  1 drivers
v0x619a353f5420_0 .net "write_en", 0 0, v0x619a353f5d50_0;  1 drivers
v0x619a353f54e0_0 .var "write_ptr", 3 0;
E_0x619a353d0ac0 .event posedge, v0x619a353f5360_0, v0x619a353f4c20_0, v0x619a353f4b60_0;
E_0x619a353d1270 .event posedge, v0x619a353f5360_0, v0x619a353f4c20_0;
E_0x619a353d2c70 .event posedge, v0x619a353f5360_0, v0x619a353f4b60_0;
L_0x619a353f5e20 .concat [ 5 27 0 0], v0x619a353f4ce0_0, L_0x781eb4d86018;
L_0x619a35405f90 .cmp/eq 32, L_0x619a353f5e20, L_0x781eb4d86060;
L_0x619a35406120 .concat [ 5 27 0 0], v0x619a353f4ce0_0, L_0x781eb4d860a8;
L_0x619a35406260 .cmp/eq 32, L_0x619a35406120, L_0x781eb4d860f0;
    .scope S_0x619a353d8b60;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x619a353f54e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x619a353f5280_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x619a353f4ce0_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x619a353d8b60;
T_1 ;
    %wait E_0x619a353d2c70;
    %load/vec4 v0x619a353f5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x619a353f54e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x619a353f5420_0;
    %load/vec4 v0x619a353f5100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x619a353f4dc0_0;
    %load/vec4 v0x619a353f54e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x619a353f5040, 0, 4;
    %load/vec4 v0x619a353f54e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x619a353f54e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x619a353d8b60;
T_2 ;
    %wait E_0x619a353d1270;
    %load/vec4 v0x619a353f5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x619a353f5280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x619a353f51c0_0;
    %load/vec4 v0x619a353f4f80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x619a353f5280_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619a353f5040, 4;
    %assign/vec4 v0x619a353f4ea0_0, 0;
    %load/vec4 v0x619a353f5280_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x619a353f5280_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x619a353d8b60;
T_3 ;
    %wait E_0x619a353d0ac0;
    %load/vec4 v0x619a353f5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x619a353f4ce0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x619a353f5420_0;
    %load/vec4 v0x619a353f5100_0;
    %nor/r;
    %and;
    %load/vec4 v0x619a353f51c0_0;
    %load/vec4 v0x619a353f4f80_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x619a353f4ce0_0;
    %assign/vec4 v0x619a353f4ce0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x619a353f4ce0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x619a353f4ce0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x619a353f4ce0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x619a353f4ce0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x619a353d88a0;
T_4 ;
    %delay 50000000, 0;
    %load/vec4 v0x619a353f56e0_0;
    %inv;
    %store/vec4 v0x619a353f56e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x619a353d88a0;
T_5 ;
    %delay 20000000, 0;
    %load/vec4 v0x619a353f57a0_0;
    %inv;
    %store/vec4 v0x619a353f57a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x619a353d88a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f57a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619a353f5c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f5d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x619a353f5870_0, 0, 8;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f5c80_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619a353f5d50_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x619a353f5870_0, 0, 8;
    %delay 100000000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x619a353f5870_0, 0, 8;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f5d50_0, 0, 1;
    %delay 200000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619a353f5bb0_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619a353f5bb0_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x619a353d88a0;
T_7 ;
    %vpi_call 2 63 "$dumpfile", "sim/dual_clock_fifo.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x619a353d88a0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/dual_clock_fifo_tb.v";
    "src/dual_clock_fifo.v";
