# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Reg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/Reg/Reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:10:10 on Oct 23,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/Reg/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture description of Reg
# End time: 11:10:10 on Oct 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.reg
# vsim work.reg 
# Start time: 11:10:26 on Oct 23,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg(description)
add wave -position insertpoint **
force -freeze sim:/reg/d 1001001001010011 0
force -freeze sim:/reg/en 0 0
force -freeze sim:/reg/rst 1 0
force -freeze sim:/reg/clk 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/reg/rst 0 0
run
run
force -freeze sim:/reg/en 1 0
run
run
run
force -freeze sim:/reg/en 0 0
run
run
run
force -freeze sim:/reg/d 1001101010010011 0
run
run
force -freeze sim:/reg/en 1 0
run
force -freeze sim:/reg/en 0 0
run
run
run
run
run
run
run
run
# End time: 11:14:48 on Oct 23,2018, Elapsed time: 0:04:22
# Errors: 0, Warnings: 0
