/* Generated by Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC) */

/* cellift =  1  */
/* hdlname = "\\kronos_agu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1872.1-1937.10" */
module \$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu (instr, base, offset, addr, misaligned_jmp, misaligned_ldst, instr_t0, addr_t0, base_t0, misaligned_jmp_t0, misaligned_ldst_t0, offset_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _00_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _01_;
  wire [31:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.31-1907.59" */
  wire _12_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.101-1907.128" */
  wire _13_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.10-1920.39" */
  wire _14_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.45-1920.75" */
  wire _15_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.11-1921.41" */
  wire _16_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.16-1923.46" */
  wire _17_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66" */
  wire _18_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73" */
  wire _19_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.30-1907.95" */
  wire _20_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.29-1907.129" */
  wire _21_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76" */
  wire _22_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.135-1907.153" */
  wire _23_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1900.13-1900.19" */
  wire _24_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1885.20-1885.24" */
  output [31:0] addr;
  wire [31:0] addr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1891.13-1891.21" */
  wire [31:0] addr_raw;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1891.13-1891.21" */
  wire [31:0] addr_raw_t0;
  /* cellift = 32'd1 */
  output [31:0] addr_t0;
  wire [31:0] addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1890.7-1890.12" */
  wire align;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1883.20-1883.24" */
  input [31:0] base;
  wire [31:0] base;
  /* cellift = 32'd1 */
  input [31:0] base_t0;
  wire [31:0] base_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1882.20-1882.25" */
  input [31:0] instr;
  wire [31:0] instr;
  /* cellift = 32'd1 */
  input [31:0] instr_t0;
  wire [31:0] instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1886.14-1886.28" */
  output misaligned_jmp;
  wire misaligned_jmp;
  /* cellift = 32'd1 */
  output misaligned_jmp_t0;
  wire misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1887.13-1887.28" */
  output misaligned_ldst;
  wire misaligned_ldst;
  /* cellift = 32'd1 */
  output misaligned_ldst_t0;
  wire misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1884.20-1884.26" */
  input [31:0] offset;
  wire [31:0] offset;
  /* cellift = 32'd1 */
  input [31:0] offset_t0;
  wire [31:0] offset_t0;
  assign addr_raw = base + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1898.14-1898.27" */ offset;
  assign addr[0] = _24_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1900.13-1900.33" */ addr_raw[0];
  assign _02_ = ~ base_t0;
  assign _03_ = ~ offset_t0;
  assign _04_ = base & _02_;
  assign _05_ = offset & _03_;
  assign _10_ = _04_ + _05_;
  assign _06_ = base | base_t0;
  assign _07_ = offset | offset_t0;
  assign _11_ = _06_ + _07_;
  assign _09_ = _10_ ^ _11_;
  assign _08_ = _09_ | base_t0;
  assign addr_raw_t0 = _08_ | offset_t0;
  assign addr_t0[0] = addr_raw_t0[0] & _24_;
  assign _12_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.31-1907.59" */ 5'h1b;
  assign align = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.65-1907.94" */ 5'h19;
  assign _13_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.101-1907.128" */ 5'h18;
  assign _14_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.10-1920.39" */ instr[6:2];
  assign _15_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.45-1920.75" */ 5'h08;
  assign _16_ = instr[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.11-1921.41" */ 2'h2;
  assign _17_ = instr[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.16-1923.46" */ 2'h1;
  assign misaligned_jmp = _21_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.28-1907.154" */ _23_;
  assign _18_ = _16_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66" */ _23_;
  assign _19_ = _17_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73" */ addr[0];
  assign _20_ = _12_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.30-1907.95" */ align;
  assign _21_ = _20_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.29-1907.129" */ _13_;
  assign _22_ = _14_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76" */ _15_;
  assign _23_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.47-1921.65" */ { addr_raw[1], addr[0] };
  assign _24_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1900.13-1900.19" */ align;
  assign _01_ = _19_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.11-1926.30" */ 1'h1 : 1'h0;
  assign _00_ = _18_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.6-1926.30" */ 1'h1 : _01_;
  assign misaligned_ldst = _22_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.5-1929.29" */ _00_ : 1'h0;
  assign addr[31:1] = addr_raw[31:1];
  assign addr_t0[31:1] = addr_raw_t0[31:1];
  assign misaligned_jmp_t0 = 1'h0;
  assign misaligned_ldst_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_IF" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1457.1-1613.10" */
module \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (clk, rstz, instr_addr, instr_data, instr_req, instr_ack, fetch_pc, fetch_ir, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, branch_target, branch, regwr_data, regwr_sel, regwr_en, fetch_rdy_t0
, regrd_rs2_en_t0, immediate_t0, instr_data_t0, regrd_rs1_t0, regrd_rs2_t0, regrd_rs1_en_t0, regwr_data_t0, regwr_en_t0, regwr_sel_t0, branch_t0, branch_target_t0, fetch_ir_t0, fetch_pc_t0, fetch_vld_t0, instr_ack_t0, instr_addr_t0, instr_req_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire [31:0] _001_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire [31:0] _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */
  wire [31:0] _007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */
  wire [31:0] _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */
  wire [31:0] _009_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */
  wire [31:0] _010_;
  wire [31:0] _011_;
  wire [31:0] _012_;
  wire _013_;
  wire _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire _019_;
  wire [31:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire _039_;
  wire [31:0] _040_;
  wire [31:0] _041_;
  wire [31:0] _042_;
  wire [31:0] _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  wire [31:0] _046_;
  wire [31:0] _047_;
  wire [31:0] _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  wire _060_;
  wire [31:0] _061_;
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire [31:0] _064_;
  wire [31:0] _065_;
  wire [31:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [1:0] _074_;
  wire [1:0] _075_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30" */
  wire _076_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.14-1562.27" */
  wire _077_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.33-1562.46" */
  wire _078_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.13-1571.26" */
  wire _079_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61" */
  wire _080_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40" */
  wire _081_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34" */
  wire _082_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.68" */
  wire _083_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70" */
  wire _084_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.13-1562.47" */
  wire _085_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.30" */
  wire _086_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.58-1583.68" */
  wire _087_;
  wire [31:0] _088_;
  /* cellift = 32'd1 */
  wire [31:0] _089_;
  wire [31:0] _090_;
  /* cellift = 32'd1 */
  wire [31:0] _091_;
  wire [31:0] _092_;
  /* cellift = 32'd1 */
  wire [31:0] _093_;
  wire [31:0] _094_;
  /* cellift = 32'd1 */
  wire [31:0] _095_;
  wire [31:0] _096_;
  /* cellift = 32'd1 */
  wire [31:0] _097_;
  /* unused_bits = "1" */
  wire [1:0] _098_;
  wire [31:0] _099_;
  /* cellift = 32'd1 */
  wire [31:0] _100_;
  wire [31:0] _101_;
  /* cellift = 32'd1 */
  wire [31:0] _102_;
  wire [31:0] _103_;
  /* cellift = 32'd1 */
  wire [31:0] _104_;
  wire [31:0] _105_;
  /* cellift = 32'd1 */
  wire [31:0] _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire [31:0] _111_;
  /* cellift = 32'd1 */
  wire [31:0] _112_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */
  wire [31:0] _113_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */
  wire [31:0] _114_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1497.13-1497.19" */
  input branch;
  wire branch;
  /* cellift = 32'd1 */
  input branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1496.20-1496.33" */
  input [31:0] branch_target;
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  input [31:0] branch_target_t0;
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1481.13-1481.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1488.20-1488.28" */
  output [31:0] fetch_ir;
  reg [31:0] fetch_ir;
  /* cellift = 32'd1 */
  output [31:0] fetch_ir_t0;
  reg [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1487.20-1487.28" */
  output [31:0] fetch_pc;
  reg [31:0] fetch_pc;
  /* cellift = 32'd1 */
  output [31:0] fetch_pc_t0;
  reg [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1495.13-1495.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1494.13-1494.22" */
  output fetch_vld;
  reg fetch_vld;
  /* cellift = 32'd1 */
  output fetch_vld_t0;
  reg fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1489.21-1489.30" */
  output [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  output [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1486.13-1486.22" */
  input instr_ack;
  wire instr_ack;
  /* cellift = 32'd1 */
  input instr_ack_t0;
  wire instr_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1483.20-1483.30" */
  output [31:0] instr_addr;
  wire [31:0] instr_addr;
  /* cellift = 32'd1 */
  output [31:0] instr_addr_t0;
  wire [31:0] instr_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1484.20-1484.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1485.14-1485.23" */
  output instr_req;
  wire instr_req;
  /* cellift = 32'd1 */
  output instr_req_t0;
  wire instr_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1505.6-1505.15" */
  wire instr_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1506.13-1506.23" */
  wire [31:0] next_instr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1506.13-1506.23" */
  wire [31:0] next_instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1508.12-1508.22" */
  wire [1:0] next_state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1501.13-1501.15" */
  reg [31:0] pc;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1502.13-1502.20" */
  reg [31:0] pc_last;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1502.13-1502.20" */
  reg [31:0] pc_last_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1501.13-1501.15" */
  reg [31:0] pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1504.7-1504.15" */
  wire pipe_rdy;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1490.21-1490.30" */
  output [31:0] regrd_rs1;
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1492.14-1492.26" */
  output regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  output regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs1_t0;
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1491.21-1491.30" */
  output [31:0] regrd_rs2;
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1493.14-1493.26" */
  output regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  output regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs2_t0;
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1498.20-1498.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1500.13-1500.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1499.19-1499.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1482.13-1482.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1503.13-1503.24" */
  reg [31:0] skid_buffer;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1503.13-1503.24" */
  reg [31:0] skid_buffer_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1507.12-1507.17" */
  reg [1:0] state;
  assign _007_ = branch_target + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */ 32'd4;
  assign _009_ = pc + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */ 32'd4;
  assign _011_ = ~ branch_target_t0;
  assign _012_ = ~ pc_t0;
  assign _033_ = branch_target & _011_;
  assign _034_ = pc & _012_;
  assign _070_ = _033_ + 32'd4;
  assign _072_ = _034_ + 32'd4;
  assign _061_ = branch_target | branch_target_t0;
  assign _062_ = pc | pc_t0;
  assign _071_ = _061_ + 32'd4;
  assign _073_ = _062_ + 32'd4;
  assign _068_ = _070_ ^ _071_;
  assign _069_ = _072_ ^ _073_;
  assign _008_ = _068_ | branch_target_t0;
  assign _010_ = _069_ | pc_t0;
  assign _014_ = ~ _031_;
  assign _013_ = ~ _030_;
  assign _040_ = { _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_ } & _097_;
  assign _042_ = { _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_, _031_ } & instr_data_t0;
  assign _044_ = { _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_, _030_ } & _091_;
  assign _041_ = { _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_ } & fetch_pc_t0;
  assign _043_ = { _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_, _014_ } & skid_buffer_t0;
  assign _045_ = { _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_, _013_ } & fetch_ir_t0;
  assign _065_ = _040_ | _041_;
  assign _066_ = _042_ | _043_;
  assign _067_ = _044_ | _045_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_pc_t0 */
  always_ff @(posedge clk)
    fetch_pc_t0 <= _065_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME skid_buffer_t0 */
  always_ff @(posedge clk)
    skid_buffer_t0 <= _066_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_ir_t0 */
  always_ff @(posedge clk)
    fetch_ir_t0 <= _067_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1509.2-1525.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_last */
  always_ff @(posedge clk)
    if (!rstz) pc_last <= 32'd0;
    else if (_025_) pc_last <= _101_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1509.2-1525.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc */
  always_ff @(posedge clk)
    if (!rstz) pc <= 32'd0;
    else if (_025_) pc <= _105_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_vld */
  always_ff @(posedge clk)
    if (_032_) fetch_vld <= 1'h0;
    else if (_029_) fetch_vld <= _110_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1526.2-1532.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state[0] */
  always_ff @(posedge clk)
    if (!rstz) state[0] <= 1'h0;
    else state[0] <= _098_[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1526.2-1532.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state[1] */
  always_ff @(posedge clk)
    if (_032_) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_pc */
  always_ff @(posedge clk)
    if (_030_) fetch_pc <= _096_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME skid_buffer */
  always_ff @(posedge clk)
    if (_031_) skid_buffer <= instr_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_ir */
  always_ff @(posedge clk)
    if (_030_) fetch_ir <= _090_;
  assign _016_ = ~ { _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_ };
  assign _015_ = ~ { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ };
  assign _017_ = ~ { branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch };
  assign _018_ = ~ { _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_ };
  assign _019_ = ~ pipe_rdy;
  assign _020_ = ~ { _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_ };
  assign _046_ = _015_ & _112_;
  assign _048_ = _015_ & _093_;
  assign _050_ = _017_ & _100_;
  assign _052_ = _017_ & _104_;
  assign _054_ = _016_ & instr_data_t0;
  assign _055_ = _018_ & _002_;
  assign _057_ = _017_ & _114_;
  assign _058_ = _020_ & pc_t0;
  assign _089_ = { pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy } & instr_data_t0;
  assign _047_ = { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ } & _089_;
  assign _093_ = { _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_ } & pc_last_t0;
  assign _095_ = { pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy } & pc_last_t0;
  assign _049_ = { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ } & _095_;
  assign _100_ = { _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_ } & pc_t0;
  assign _104_ = { _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_, _076_ } & _010_;
  assign _053_ = { branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch } & _008_;
  assign _112_ = { _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_ } & skid_buffer_t0;
  assign _056_ = { _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_, _084_ } & instr_data_t0;
  assign _051_ = { branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch } & branch_target_t0;
  assign _059_ = { _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_ } & pc_last_t0;
  assign _091_ = _046_ | _047_;
  assign _097_ = _048_ | _049_;
  assign _102_ = _050_ | _051_;
  assign _106_ = _052_ | _053_;
  assign _002_ = _054_ | _112_;
  assign next_instr_t0 = _055_ | _056_;
  assign instr_addr_t0 = _057_ | _051_;
  assign _114_ = _058_ | _059_;
  assign _025_ = | { _076_, branch };
  assign _026_ = | { _081_, _080_, _082_ };
  assign _027_ = { _080_, pipe_rdy } != 2'h2;
  assign _028_ = | { _081_, _080_ };
  assign _021_ = ~ branch;
  assign _029_ = & { _027_, _026_ };
  assign _030_ = & { _027_, _021_, _028_, rstz };
  assign _031_ = & { _019_, _021_, _080_, rstz };
  assign _022_ = ~ rstz;
  assign _032_ = | { _022_, branch };
  assign _060_ = _078_ | _079_;
  assign _074_ = _079_ ? _006_ : _005_;
  assign _075_ = _077_ ? _003_ : 2'h1;
  assign next_state = _060_ ? _074_ : _075_;
  assign _023_ = ~ _025_;
  assign _024_ = ~ _029_;
  assign _035_ = { _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_ } & _102_;
  assign _037_ = { _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_ } & _106_;
  assign _036_ = { _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_ } & pc_last_t0;
  assign _038_ = { _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_, _023_ } & pc_t0;
  assign _039_ = _024_ & fetch_vld_t0;
  assign _063_ = _035_ | _036_;
  assign _064_ = _037_ | _038_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_last_t0 */
  always_ff @(posedge clk)
    if (!rstz) pc_last_t0 <= 32'd0;
    else pc_last_t0 <= _063_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_t0 */
  always_ff @(posedge clk)
    if (!rstz) pc_t0 <= 32'd0;
    else pc_t0 <= _064_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_vld_t0 */
  always_ff @(posedge clk)
    if (_032_) fetch_vld_t0 <= 1'h0;
    else fetch_vld_t0 <= _039_;
  assign _076_ = next_state == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30" */ 2'h1;
  assign _082_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34" */ fetch_rdy;
  assign _083_ = _085_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.68" */ _087_;
  assign _080_ = _085_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.8-1586.57" */ instr_ack;
  assign _084_ = _080_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70" */ pipe_rdy;
  assign _081_ = _079_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40" */ fetch_rdy;
  assign pipe_rdy = _086_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.43" */ fetch_rdy;
  assign _085_ = _077_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.9-1586.43" */ _078_;
  assign _086_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.30" */ fetch_vld;
  assign _087_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.58-1583.68" */ instr_ack;
  assign _088_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ instr_data : 32'hxxxxxxxx;
  assign _090_ = _080_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _088_ : _111_;
  assign _092_ = _081_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ pc_last : 32'hxxxxxxxx;
  assign _094_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ pc_last : 32'hxxxxxxxx;
  assign _096_ = _080_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _094_ : _092_;
  assign _006_ = fetch_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1553.9-1553.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1553.5-1554.24" */ 2'h1 : state;
  assign _004_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1548.10-1548.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1548.6-1551.25" */ 2'h1 : 2'h3;
  assign _005_ = instr_ack ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1547.9-1547.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1547.5-1551.25" */ _004_ : state;
  assign _003_ = instr_ack ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1538.9-1538.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1538.5-1545.24" */ _004_ : 2'h2;
  assign _079_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h3;
  assign _078_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h2;
  assign _077_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h1;
  assign _098_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1529.12-1529.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1529.8-1532.24" */ 2'h1 : next_state;
  assign _099_ = _076_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.8-1525.6" */ pc : 32'hxxxxxxxx;
  assign _101_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.12-1514.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.8-1525.6" */ branch_target : _099_;
  assign _103_ = _076_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.8-1525.6" */ _009_ : 32'hxxxxxxxx;
  assign _105_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.12-1514.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.8-1525.6" */ _007_ : _103_;
  assign _001_ = _081_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.8-1597.6" */ skid_buffer : instr_data;
  assign _000_ = _081_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.8-1597.6" */ 1'h1 : 1'h0;
  assign next_instr = _084_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.3-1597.6" */ instr_data : _001_;
  assign instr_vld = _084_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.3-1597.6" */ 1'h1 : _000_;
  assign instr_addr = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1580.7-1580.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1580.3-1583.85" */ branch_target : _113_;
  assign _107_ = _082_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.8-1577.22" */ 1'h0 : 1'hx;
  assign _108_ = _081_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ 1'h1 : _107_;
  assign _109_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ 1'h1 : 1'hx;
  assign _110_ = _080_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _109_ : _108_;
  assign _111_ = _081_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ skid_buffer : 32'hxxxxxxxx;
  assign _113_ = _083_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */ pc_last : pc;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1598.12-1612.3" */
  kronos_RF u_rf (
    .clk(clk),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .instr_data(next_instr),
    .instr_data_t0(next_instr_t0),
    .instr_vld(instr_vld),
    .instr_vld_t0(1'h0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
  assign instr_req = 1'h1;
  assign instr_req_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_ID" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1067.1-1456.10" */
module \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (clk, rstz, flush, fetch_pc, fetch_ir, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump
, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst, decode_vld, decode_rdy, regwr_data, regwr_sel, regwr_en, regwr_pending, fetch_rdy_t0, regrd_rs2_en_t0, immediate_t0, regrd_rs1_t0, regrd_rs2_t0
, regrd_rs1_en_t0, regwr_data_t0, regwr_en_t0, regwr_sel_t0, fetch_ir_t0, fetch_pc_t0, fetch_vld_t0, decode_rdy_t0, decode_vld_t0, flush_t0, regwr_pending_t0, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0
, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _012_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _014_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _015_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _016_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _017_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [31:0] _019_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [31:0] _020_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _021_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _022_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _023_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _024_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  /* unused_bits = "1" */
  wire [1:0] _025_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [1:0] _026_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [1:0] _027_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [3:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire _041_;
  wire [31:0] _042_;
  wire [3:0] _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  wire [31:0] _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire _071_;
  wire [3:0] _072_;
  wire [3:0] _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire _087_;
  wire _088_;
  wire [31:0] _089_;
  wire [31:0] _090_;
  wire [31:0] _091_;
  wire [31:0] _092_;
  wire _093_;
  wire _094_;
  wire [3:0] _095_;
  wire [3:0] _096_;
  wire [31:0] _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire [31:0] _100_;
  wire [31:0] _101_;
  wire [31:0] _102_;
  wire [31:0] _103_;
  wire [31:0] _104_;
  wire [3:0] _105_;
  wire [3:0] _106_;
  wire [31:0] _107_;
  wire [31:0] _108_;
  wire [31:0] _109_;
  wire [31:0] _110_;
  wire [31:0] _111_;
  wire [31:0] _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire [31:0] _116_;
  wire [31:0] _117_;
  wire [3:0] _118_;
  wire [3:0] _119_;
  wire [31:0] _120_;
  wire [31:0] _121_;
  wire [31:0] _122_;
  wire [31:0] _123_;
  wire [31:0] _124_;
  wire [31:0] _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire [31:0] _132_;
  wire [31:0] _133_;
  wire [3:0] _134_;
  wire _135_;
  wire [31:0] _136_;
  wire _137_;
  wire [31:0] _138_;
  wire [31:0] _139_;
  wire [3:0] _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire [31:0] _153_;
  /* cellift = 32'd1 */
  wire [31:0] _154_;
  wire [31:0] _155_;
  /* cellift = 32'd1 */
  wire [31:0] _156_;
  wire [31:0] _157_;
  /* cellift = 32'd1 */
  wire [31:0] _158_;
  wire [31:0] _159_;
  /* cellift = 32'd1 */
  wire [31:0] _160_;
  wire [3:0] _161_;
  /* cellift = 32'd1 */
  wire [3:0] _162_;
  wire [31:0] _163_;
  /* cellift = 32'd1 */
  wire [31:0] _164_;
  wire [31:0] _165_;
  /* cellift = 32'd1 */
  wire [31:0] _166_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.50-1198.78" */
  wire _167_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.84-1198.114" */
  wire _168_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.121-1198.149" */
  wire _169_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.156-1198.185" */
  wire _170_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.192-1198.222" */
  wire _171_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.229-1198.256" */
  wire _172_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.35-1199.51" */
  wire _173_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.35-1200.51" */
  wire _174_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1241.7-1241.37" */
  wire _175_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38" */
  wire _176_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43" */
  wire _177_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1270.19-1270.35" */
  wire _178_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.10-1294.26" */
  wire _179_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.32-1294.48" */
  wire _180_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1303.11-1303.25" */
  wire _181_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1308.16-1308.31" */
  wire _182_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.13-1350.39" */
  wire _183_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.45-1350.63" */
  wire _184_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.70-1350.87" */
  wire _185_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.13-1353.42" */
  wire _186_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37" */
  wire _187_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37" */
  wire _188_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37" */
  wire _189_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.169-1435.196" */
  wire _190_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.274-1435.303" */
  wire _191_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1443.19-1443.48" */
  wire _192_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.22-1447.50" */
  wire _193_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.12-1350.64" */
  wire _194_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88" */
  wire _195_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.12-1353.67" */
  wire _196_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91" */
  wire _197_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54" */
  wire _198_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34" */
  wire _199_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1442.21-1442.60" */
  wire _200_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.21-1447.59" */
  wire _201_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36" */
  wire _202_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.49-1198.115" */
  wire _203_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.48-1198.150" */
  wire _204_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.47-1198.186" */
  wire _205_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.46-1198.223" */
  wire _206_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.45-1198.257" */
  wire _207_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49" */
  wire _208_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.25-1435.129" */
  wire _209_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.24-1435.163" */
  wire _210_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.23-1435.197" */
  wire _211_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.22-1435.232" */
  wire _212_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.21-1435.268" */
  wire _213_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.20-1435.304" */
  wire _214_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.20-1441.85" */
  wire _215_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.19-1441.99" */
  wire _216_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.22-1198.39" */
  wire _217_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.54" */
  wire _218_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.55-1447.59" */
  wire _219_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.33" */
  wire _220_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.50-1455.56" */
  wire _221_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */
  wire _222_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */
  wire _223_;
  wire _224_;
  wire _225_;
  wire [2:0] _226_;
  wire [2:0] _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */
  wire [3:0] _236_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */
  wire [3:0] _237_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1245.13-1245.39" */
  wire [3:0] _238_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1167.14-1167.18" */
  wire [31:0] addr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1167.14-1167.18" */
  wire [31:0] addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1158.12-1158.17" */
  wire [3:0] aluop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1158.12-1158.17" */
  wire [3:0] aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1168.13-1168.17" */
  wire [31:0] base;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1168.13-1168.17" */
  wire [31:0] base_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1160.7-1160.13" */
  wire branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1160.7-1160.13" */
  /* unused_bits = "0" */
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1109.13-1109.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1161.6-1161.9" */
  wire csr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1125.20-1125.31" */
  output [31:0] decode_addr;
  reg [31:0] decode_addr;
  /* cellift = 32'd1 */
  output [31:0] decode_addr_t0;
  reg [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1127.19-1127.31" */
  output [3:0] decode_aluop;
  reg [3:0] decode_aluop;
  /* cellift = 32'd1 */
  output [3:0] decode_aluop_t0;
  reg [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1126.13-1126.25" */
  output decode_basic;
  reg decode_basic;
  /* cellift = 32'd1 */
  output decode_basic_t0;
  reg decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1130.13-1130.26" */
  output decode_branch;
  reg decode_branch;
  /* cellift = 32'd1 */
  output decode_branch_t0;
  reg decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1134.13-1134.23" */
  output decode_csr;
  reg decode_csr;
  /* cellift = 32'd1 */
  output decode_csr_t0;
  reg decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1137.13-1137.27" */
  output decode_illegal;
  reg decode_illegal;
  /* cellift = 32'd1 */
  output decode_illegal_t0;
  reg decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1122.20-1122.29" */
  output [31:0] decode_ir;
  reg [31:0] decode_ir;
  /* cellift = 32'd1 */
  output [31:0] decode_ir_t0;
  reg [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1129.13-1129.24" */
  output decode_jump;
  reg decode_jump;
  /* cellift = 32'd1 */
  output decode_jump_t0;
  reg decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1131.13-1131.24" */
  output decode_load;
  reg decode_load;
  /* cellift = 32'd1 */
  output decode_load_t0;
  reg decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1133.19-1133.30" */
  output [3:0] decode_mask;
  reg [3:0] decode_mask;
  /* cellift = 32'd1 */
  output [3:0] decode_mask_t0;
  reg [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1138.13-1138.34" */
  output decode_misaligned_jmp;
  reg decode_misaligned_jmp;
  /* cellift = 32'd1 */
  output decode_misaligned_jmp_t0;
  reg decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1139.13-1139.35" */
  output decode_misaligned_ldst;
  reg decode_misaligned_ldst;
  /* cellift = 32'd1 */
  output decode_misaligned_ldst_t0;
  reg decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1123.20-1123.30" */
  output [31:0] decode_op1;
  reg [31:0] decode_op1;
  /* cellift = 32'd1 */
  output [31:0] decode_op1_t0;
  reg [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1124.20-1124.30" */
  output [31:0] decode_op2;
  reg [31:0] decode_op2;
  /* cellift = 32'd1 */
  output [31:0] decode_op2_t0;
  reg [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1121.20-1121.29" */
  output [31:0] decode_pc;
  reg [31:0] decode_pc;
  /* cellift = 32'd1 */
  output [31:0] decode_pc_t0;
  reg [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1141.13-1141.23" */
  input decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  input decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1128.13-1128.29" */
  output decode_regwr_alu;
  reg decode_regwr_alu;
  /* cellift = 32'd1 */
  output decode_regwr_alu_t0;
  reg decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1132.13-1132.25" */
  output decode_store;
  reg decode_store;
  /* cellift = 32'd1 */
  output decode_store_t0;
  reg decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1136.19-1136.31" */
  output [1:0] decode_sysop;
  reg [1:0] decode_sysop;
  /* cellift = 32'd1 */
  output [1:0] decode_sysop_t0;
  reg [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1135.13-1135.26" */
  output decode_system;
  reg decode_system;
  /* cellift = 32'd1 */
  output decode_system_t0;
  reg decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1140.13-1140.23" */
  output decode_vld;
  reg decode_vld;
  /* cellift = 32'd1 */
  output decode_vld_t0;
  reg decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1113.20-1113.28" */
  input [31:0] fetch_ir;
  wire [31:0] fetch_ir;
  /* cellift = 32'd1 */
  input [31:0] fetch_ir_t0;
  wire [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1112.20-1112.28" */
  input [31:0] fetch_pc;
  wire [31:0] fetch_pc;
  /* cellift = 32'd1 */
  input [31:0] fetch_pc_t0;
  wire [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1120.14-1120.23" */
  output fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  output fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1119.13-1119.22" */
  input fetch_vld;
  wire fetch_vld;
  /* cellift = 32'd1 */
  input fetch_vld_t0;
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1111.13-1111.18" */
  input flush;
  wire flush;
  /* cellift = 32'd1 */
  input flush_t0;
  wire flush_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1164.7-1164.14" */
  wire illegal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1166.7-1166.21" */
  wire illegal_opcode;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1114.20-1114.29" */
  input [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  input [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1165.6-1165.17" */
  wire instr_valid;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1163.6-1163.15" */
  wire is_fencei;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1170.7-1170.21" */
  wire misaligned_jmp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1170.7-1170.21" */
  wire misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1171.7-1171.22" */
  wire misaligned_ldst;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1171.7-1171.22" */
  wire misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1169.13-1169.19" */
  wire [31:0] offset;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1169.13-1169.19" */
  wire [31:0] offset_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1156.13-1156.16" */
  wire [31:0] op1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1156.13-1156.16" */
  wire [31:0] op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1157.13-1157.16" */
  wire [31:0] op2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1157.13-1157.16" */
  wire [31:0] op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1115.20-1115.29" */
  input [31:0] regrd_rs1;
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1117.13-1117.25" */
  input regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  input regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  input [31:0] regrd_rs1_t0;
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1116.20-1116.29" */
  input [31:0] regrd_rs2;
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1118.13-1118.25" */
  input regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  input regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  input [31:0] regrd_rs2_t0;
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1159.7-1159.16" */
  wire regwr_alu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1142.20-1142.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1144.13-1144.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1145.13-1145.26" */
  input regwr_pending;
  wire regwr_pending;
  /* cellift = 32'd1 */
  input regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1143.19-1143.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1178.14-1178.22" */
  wire [31:0] rs1_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1178.14-1178.22" */
  wire [31:0] rs1_data_t0;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1176.7-1176.18" */
  wire rs1_forward;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1179.14-1179.22" */
  wire [31:0] rs2_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1179.14-1179.22" */
  wire [31:0] rs2_data_t0;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1177.7-1177.18" */
  wire rs2_forward;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1110.13-1110.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1180.7-1180.12" */
  wire stall;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1180.7-1180.12" */
  wire stall_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1175.13-1175.23" */
  wire [31:0] store_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1175.13-1175.23" */
  wire [31:0] store_data_t0;
  assign rs1_forward = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.23-1199.52" */ _173_;
  assign rs2_forward = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.23-1200.52" */ _174_;
  assign fetch_rdy = _222_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.21-1455.56" */ _221_;
  assign _064_ = _223_ & _221_;
  assign _065_ = stall_t0 & _222_;
  assign _066_ = _223_ & stall_t0;
  assign _131_ = _064_ | _065_;
  assign fetch_rdy_t0 = _131_ | _066_;
  assign _067_ = { _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_ } & fetch_pc_t0;
  assign _069_ = { _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_ } & addr_t0;
  assign _072_ = { _054_, _054_, _054_, _054_ } & aluop_t0;
  assign _083_ = _054_ & misaligned_jmp_t0;
  assign _085_ = { _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_ } & op1_t0;
  assign _087_ = _054_ & misaligned_ldst_t0;
  assign _089_ = { _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_ } & fetch_ir_t0;
  assign _091_ = { _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_, _054_ } & op2_t0;
  assign _068_ = { _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_ } & decode_pc_t0;
  assign _070_ = { _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_ } & decode_addr_t0;
  assign _071_ = _029_ & decode_basic_t0;
  assign _073_ = { _029_, _029_, _029_, _029_ } & decode_aluop_t0;
  assign _074_ = _029_ & decode_regwr_alu_t0;
  assign _075_ = _029_ & decode_jump_t0;
  assign _076_ = _029_ & decode_branch_t0;
  assign _078_ = _029_ & decode_load_t0;
  assign _079_ = _029_ & decode_store_t0;
  assign _080_ = _029_ & decode_csr_t0;
  assign _081_ = _029_ & decode_system_t0;
  assign _082_ = _029_ & decode_illegal_t0;
  assign _084_ = _029_ & decode_misaligned_jmp_t0;
  assign _086_ = { _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_ } & decode_op1_t0;
  assign _088_ = _029_ & decode_misaligned_ldst_t0;
  assign _090_ = { _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_ } & decode_ir_t0;
  assign _092_ = { _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_, _029_ } & decode_op2_t0;
  assign _132_ = _067_ | _068_;
  assign _133_ = _069_ | _070_;
  assign _134_ = _072_ | _073_;
  assign _135_ = _083_ | _084_;
  assign _136_ = _085_ | _086_;
  assign _137_ = _087_ | _088_;
  assign _138_ = _089_ | _090_;
  assign _139_ = _091_ | _092_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_pc_t0 */
  always_ff @(posedge clk)
    decode_pc_t0 <= _132_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_addr_t0 */
  always_ff @(posedge clk)
    decode_addr_t0 <= _133_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_basic_t0 */
  always_ff @(posedge clk)
    decode_basic_t0 <= _071_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_aluop_t0 */
  always_ff @(posedge clk)
    decode_aluop_t0 <= _134_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_regwr_alu_t0 */
  always_ff @(posedge clk)
    decode_regwr_alu_t0 <= _074_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_jump_t0 */
  always_ff @(posedge clk)
    decode_jump_t0 <= _075_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_branch_t0 */
  always_ff @(posedge clk)
    decode_branch_t0 <= _076_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_load_t0 */
  always_ff @(posedge clk)
    decode_load_t0 <= _078_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_store_t0 */
  always_ff @(posedge clk)
    decode_store_t0 <= _079_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_csr_t0 */
  always_ff @(posedge clk)
    decode_csr_t0 <= _080_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_system_t0 */
  always_ff @(posedge clk)
    decode_system_t0 <= _081_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_illegal_t0 */
  always_ff @(posedge clk)
    decode_illegal_t0 <= _082_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_jmp_t0 */
  always_ff @(posedge clk)
    decode_misaligned_jmp_t0 <= _135_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op1_t0 */
  always_ff @(posedge clk)
    decode_op1_t0 <= _136_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_ldst_t0 */
  always_ff @(posedge clk)
    decode_misaligned_ldst_t0 <= _137_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_ir_t0 */
  always_ff @(posedge clk)
    decode_ir_t0 <= _138_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op2_t0 */
  always_ff @(posedge clk)
    decode_op2_t0 <= _139_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_pc */
  always_ff @(posedge clk)
    if (_054_) decode_pc <= fetch_pc;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_addr */
  always_ff @(posedge clk)
    if (_054_) decode_addr <= addr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_basic */
  always_ff @(posedge clk)
    if (_054_) decode_basic <= _214_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_aluop */
  always_ff @(posedge clk)
    if (_054_) decode_aluop <= aluop;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_regwr_alu */
  always_ff @(posedge clk)
    if (_054_) decode_regwr_alu <= regwr_alu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_jump */
  always_ff @(posedge clk)
    if (_054_) decode_jump <= _216_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_branch */
  always_ff @(posedge clk)
    if (_054_) decode_branch <= _200_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_vld */
  always_ff @(posedge clk)
    if (_055_) decode_vld <= 1'h0;
    else if (_053_) decode_vld <= _225_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_load */
  always_ff @(posedge clk)
    if (_054_) decode_load <= _192_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_store */
  always_ff @(posedge clk)
    if (_054_) decode_store <= _175_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_csr */
  always_ff @(posedge clk)
    if (_054_) decode_csr <= csr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_system */
  always_ff @(posedge clk)
    if (_054_) decode_system <= _201_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_illegal */
  always_ff @(posedge clk)
    if (_054_) decode_illegal <= illegal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_jmp */
  always_ff @(posedge clk)
    if (_054_) decode_misaligned_jmp <= misaligned_jmp;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op1 */
  always_ff @(posedge clk)
    if (_054_) decode_op1 <= op1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_ldst */
  always_ff @(posedge clk)
    if (_054_) decode_misaligned_ldst <= misaligned_ldst;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_ir */
  always_ff @(posedge clk)
    if (_054_) decode_ir <= fetch_ir;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op2 */
  always_ff @(posedge clk)
    if (_054_) decode_op2 <= op2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop[1] */
  always_ff @(posedge clk)
    if (_054_)
      if (_056_) decode_sysop[1] <= 1'h0;
      else decode_sysop[1] <= _026_[1];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop[0] */
  always_ff @(posedge clk)
    if (_054_)
      if (_057_) decode_sysop[0] <= 1'h0;
      else decode_sysop[0] <= _025_[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_mask */
  always_ff @(posedge clk)
    if (_054_)
      if (!_175_) decode_mask <= 4'hf;
      else decode_mask <= _017_;
  assign _030_ = ~ _178_;
  assign _031_ = ~ _193_;
  assign _032_ = ~ { _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_ };
  assign _033_ = ~ { _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_ };
  assign _034_ = ~ { _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_ };
  assign _035_ = ~ { _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_, _167_ };
  assign _036_ = ~ { _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_ };
  assign _037_ = ~ { _172_, _172_, _172_, _172_ };
  assign _038_ = ~ { _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_ };
  assign _039_ = ~ { _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_ };
  assign _040_ = ~ { _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_ };
  assign _041_ = ~ _198_;
  assign _042_ = ~ { _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_ };
  assign _043_ = ~ { _208_, _208_, _208_, _208_ };
  assign _044_ = ~ { _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_ };
  assign _045_ = ~ { rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward };
  assign _046_ = ~ { rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward };
  assign _097_ = _032_ & immediate_t0;
  assign _099_ = _033_ & _156_;
  assign _101_ = _034_ & rs1_data_t0;
  assign _160_ = _035_ & fetch_pc_t0;
  assign _103_ = _036_ & _160_;
  assign _105_ = _037_ & _162_;
  assign _107_ = _038_ & { rs2_data_t0[15:0], rs2_data_t0[31:16] };
  assign _109_ = _039_ & rs2_data_t0;
  assign _111_ = _040_ & _166_;
  assign _116_ = _042_ & fetch_pc_t0;
  assign _118_ = _043_ & { 1'h0, fetch_ir_t0[14:12] };
  assign _120_ = _044_ & fetch_pc_t0;
  assign _122_ = _045_ & regrd_rs1_t0;
  assign _124_ = _046_ & regrd_rs2_t0;
  assign _098_ = { _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_, _172_ } & rs2_data_t0;
  assign _156_ = { _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_, _175_ } & store_data_t0;
  assign _100_ = { _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_, _128_ } & _154_;
  assign _102_ = { _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_, _193_ } & _020_;
  assign _104_ = { _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_, _129_ } & _158_;
  assign _162_ = { _171_, _171_, _171_, _171_ } & _013_;
  assign _106_ = { _172_, _172_, _172_, _172_ } & { fetch_ir_t0[30], fetch_ir_t0[14:12] };
  assign _108_ = { _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_, _233_ } & { rs2_data_t0[7:0], rs2_data_t0[31:8] };
  assign _110_ = { _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_, _235_ } & { rs2_data_t0[23:0], rs2_data_t0[31:24] };
  assign _112_ = { _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_, _130_ } & _164_;
  assign _117_ = { _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_, _228_ } & rs1_data_t0;
  assign _119_ = { _208_, _208_, _208_, _208_ } & { fetch_ir_t0[30], fetch_ir_t0[14:12] };
  assign offset_t0 = { _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_, _061_ } & immediate_t0;
  assign _121_ = { _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_, _059_ } & rs1_data_t0;
  assign _018_ = { _176_, _176_, _176_, _176_ } & _237_;
  assign _123_ = { rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward } & regwr_data_t0;
  assign _125_ = { rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward } & regwr_data_t0;
  assign _154_ = _097_ | _098_;
  assign op2_t0 = _099_ | _100_;
  assign _158_ = _101_ | _102_;
  assign op1_t0 = _103_ | _104_;
  assign aluop_t0 = _105_ | _106_;
  assign _164_ = _107_ | _108_;
  assign _166_ = _109_ | _110_;
  assign store_data_t0 = _111_ | _112_;
  assign _020_ = _116_ | _117_;
  assign _013_ = _118_ | _119_;
  assign base_t0 = _120_ | _121_;
  assign rs1_data_t0 = _122_ | _123_;
  assign rs2_data_t0 = _124_ | _125_;
  assign _053_ = | { _202_, _199_ };
  assign _047_ = ~ flush;
  assign _054_ = & { _047_, _199_, rstz };
  assign _048_ = ~ rstz;
  assign _055_ = | { _048_, flush };
  assign _056_ = | { _041_, _031_, _030_, _187_, _186_ };
  assign _057_ = | { _041_, _031_, _030_, _186_ };
  assign _058_ = | { _169_, _168_, _167_ };
  assign _059_ = | { _192_, _175_, _170_ };
  assign _060_ = | { _227_[2:1], _226_[2:1], _180_, _179_ };
  assign _061_ = | { _192_, _190_, _175_, _170_, _169_ };
  assign _062_ = | { _171_, _168_, _167_ };
  assign _063_ = | { _229_, _227_[2:1], _226_[2:1], _179_ };
  assign _049_ = ~ decode_rdy;
  assign _113_ = decode_vld_t0 & _049_;
  assign _114_ = decode_rdy_t0 & decode_vld;
  assign _115_ = decode_vld_t0 & decode_rdy_t0;
  assign _141_ = _113_ | _114_;
  assign _223_ = _141_ | _115_;
  assign _050_ = | { _172_, _171_ };
  assign _126_ = _191_ | _193_;
  assign _127_ = _190_ | _192_;
  assign _128_ = _062_ | _172_;
  assign _129_ = _050_ | _193_;
  assign _130_ = _234_ | _233_;
  assign _051_ = | { _126_, _175_, _172_, _171_ };
  assign _142_ = _178_ ? _007_ : 1'h0;
  assign _006_ = _060_ ? 1'h1 : _142_;
  assign _143_ = _178_ ? _004_ : 1'h0;
  assign _003_ = _179_ ? _005_ : _143_;
  assign _028_ = _063_ ? _002_ : _000_;
  assign _144_ = _179_ ? _002_ : 1'h1;
  assign _024_ = _180_ ? _000_ : _144_;
  assign _145_ = _193_ ? _006_ : _003_;
  assign _146_ = _171_ ? _024_ : _023_;
  assign _147_ = _172_ ? _028_ : _146_;
  assign _148_ = _126_ ? _145_ : _147_;
  assign _149_ = _192_ ? _021_ : _015_;
  assign _150_ = _058_ ? 1'h1 : 1'h0;
  assign _151_ = _170_ ? _178_ : _150_;
  assign _152_ = _127_ ? _149_ : _151_;
  assign instr_valid = _051_ ? _148_ : _152_;
  assign _153_ = _172_ ? rs2_data : immediate;
  assign _155_ = _175_ ? store_data : 32'd4;
  assign op2 = _128_ ? _153_ : _155_;
  assign _157_ = _193_ ? _019_ : rs1_data;
  assign _159_ = _167_ ? 32'd0 : fetch_pc;
  assign op1 = _129_ ? _157_ : _159_;
  assign _161_ = _171_ ? _012_ : 4'h0;
  assign aluop = _172_ ? { fetch_ir[30], fetch_ir[14:12] } : _161_;
  assign _163_ = _233_ ? { rs2_data[7:0], rs2_data[31:8] } : { rs2_data[15:0], rs2_data[31:16] };
  assign _165_ = _235_ ? { rs2_data[23:0], rs2_data[31:24] } : rs2_data;
  assign store_data = _130_ ? _163_ : _165_;
  assign _029_ = ~ _054_;
  assign _095_ = { _054_, _054_, _054_, _054_ } & _018_;
  assign _093_ = _029_ & decode_sysop_t0[1];
  assign _094_ = _029_ & decode_sysop_t0[0];
  assign _096_ = { _029_, _029_, _029_, _029_ } & decode_mask_t0;
  assign _140_ = _095_ | _096_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop_t0[1] */
  always_ff @(posedge clk)
    if (_056_) decode_sysop_t0[1] <= 1'h0;
    else decode_sysop_t0[1] <= _093_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop_t0[0] */
  always_ff @(posedge clk)
    if (_057_) decode_sysop_t0[0] <= 1'h0;
    else decode_sysop_t0[0] <= _094_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_mask_t0 */
  always_ff @(posedge clk)
    if (!_175_) decode_mask_t0 <= 4'h0;
    else decode_mask_t0 <= _140_;
  assign _052_ = ~ _053_;
  assign _077_ = _052_ & decode_vld_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_vld_t0 */
  always_ff @(posedge clk)
    if (_055_) decode_vld_t0 <= 1'h0;
    else decode_vld_t0 <= _077_;
  assign _237_ = 4'h0 << addr[1:0];
  assign _173_ = regwr_sel == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.35-1199.51" */ fetch_ir[19:15];
  assign _174_ = regwr_sel == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.35-1200.51" */ fetch_ir[24:20];
  assign _176_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38" */ fetch_ir[13:12];
  assign _177_ = fetch_ir[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43" */ 2'h1;
  assign _182_ = fetch_ir[31:25] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.16-1337.31" */ 7'h20;
  assign _181_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1343.11-1343.25" */ fetch_ir[31:25];
  assign _183_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.13-1350.39" */ fetch_ir[31:28];
  assign _184_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.12-1361.30" */ fetch_ir[19:15];
  assign _185_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.36-1361.53" */ fetch_ir[11:7];
  assign _186_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.12-1362.32" */ fetch_ir[31:20];
  assign _187_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37" */ 12'h001;
  assign _188_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37" */ 12'h302;
  assign _189_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37" */ 12'h105;
  assign regwr_alu = _217_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.21-1198.258" */ _207_;
  assign _194_ = _183_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.12-1350.64" */ _184_;
  assign _195_ = _194_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88" */ _185_;
  assign _196_ = _186_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.12-1353.67" */ _184_;
  assign _197_ = _196_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91" */ _185_;
  assign _198_ = _184_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54" */ _185_;
  assign _199_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34" */ fetch_rdy;
  assign _200_ = branch && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1442.21-1442.60" */ _190_;
  assign _201_ = _193_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.21-1447.59" */ _219_;
  assign _202_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36" */ decode_rdy;
  assign _204_ = _203_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.48-1198.150" */ _169_;
  assign _205_ = _204_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.47-1198.186" */ _170_;
  assign _206_ = _205_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.46-1198.223" */ _171_;
  assign _207_ = _206_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.45-1198.257" */ _172_;
  assign _208_ = _179_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49" */ _180_;
  assign _203_ = _167_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.26-1435.92" */ _168_;
  assign _209_ = _203_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.25-1435.129" */ _171_;
  assign _210_ = _209_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.24-1435.163" */ _172_;
  assign _211_ = _210_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.23-1435.197" */ _190_;
  assign _212_ = _211_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.22-1435.232" */ _169_;
  assign _213_ = _212_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.21-1435.268" */ _170_;
  assign _214_ = _213_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.20-1435.304" */ _191_;
  assign _215_ = _169_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.20-1441.85" */ _170_;
  assign _216_ = _215_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.19-1441.99" */ is_fencei;
  assign illegal_opcode = fetch_ir[1:0] != /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1191.26-1191.46" */ 2'h3;
  assign _217_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.22-1198.39" */ fetch_ir[11:7];
  assign _218_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.54" */ instr_valid;
  assign _219_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.55-1447.59" */ csr;
  assign _220_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.33" */ decode_vld;
  assign _221_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.50-1455.56" */ stall;
  assign illegal = _218_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.71" */ illegal_opcode;
  assign _222_ = _220_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */ decode_rdy;
  assign _224_ = _202_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.8-1454.23" */ 1'h0 : 1'hx;
  assign _225_ = _199_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.8-1454.23" */ 1'h1 : _224_;
  assign _011_ = _189_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.13-1377.11" */ 1'h1 : 1'h0;
  assign _027_ = _189_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.13-1377.11" */ 2'h3 : 2'h0;
  assign _010_ = _188_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.13-1377.11" */ 1'h1 : _011_;
  assign _026_ = _188_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.13-1377.11" */ 2'h2 : _027_;
  assign _009_ = _187_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.13-1377.11" */ 1'h1 : _010_;
  assign _025_ = _187_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.13-1377.11" */ 2'h1 : _026_;
  assign _008_ = _186_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.12-1362.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.8-1377.11" */ 1'h1 : _009_;
  assign _007_ = _198_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.7-1377.11" */ _008_ : 1'h0;
  assign _014_ = _060_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ 1'h1 : 1'h0;
  assign _019_ = _228_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ rs1_data : fetch_pc;
  assign _228_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ { _227_[2:1], _179_ };
  assign _005_ = _197_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.7-1356.10" */ 1'h1 : 1'h0;
  assign _004_ = _195_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.7-1351.27" */ 1'h1 : 1'h0;
  assign _016_ = _179_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1348.5-1357.12" */ _005_ : 1'h0;
  assign _002_ = _181_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1340.11-1340.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1340.7-1341.27" */ 1'h1 : 1'h0;
  assign _001_ = _182_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.16-1337.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.12-1338.27" */ 1'h1 : 1'h0;
  assign _000_ = _181_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1335.11-1335.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1335.7-1338.27" */ 1'h1 : _001_;
  assign _227_[2] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1300.5-1310.12" */ 3'h3;
  assign _012_ = _208_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.5-1297.29" */ { fetch_ir[30], fetch_ir[14:12] } : { 1'h0, fetch_ir[14:12] };
  assign _023_ = _230_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1289.5-1291.12" */ 1'h1 : 1'h0;
  assign _230_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1289.5-1291.12" */ { _227_[1], _179_, _178_ };
  assign _021_ = _231_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ 1'h1 : 1'h0;
  assign _231_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ { _229_, _227_[1], _180_, _179_, _178_ };
  assign _227_[1] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ 3'h2;
  assign _015_ = _232_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 1'h1 : 1'h0;
  assign _232_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ { _229_, _226_[2:1], _180_, _179_, _178_ };
  assign _178_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ fetch_ir[14:12];
  assign _179_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h1;
  assign _229_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h4;
  assign _180_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h5;
  assign _226_[1] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h6;
  assign _226_[2] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h7;
  assign _168_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h05;
  assign _167_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h0d;
  assign offset = _061_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ immediate : 32'd4;
  assign _190_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h18;
  assign _169_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h1b;
  assign base = _059_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ rs1_data : fetch_pc;
  assign _175_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h08;
  assign _192_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ fetch_ir[6:2];
  assign _170_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h19;
  assign is_fencei = _191_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ _016_ : 1'h0;
  assign _191_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h03;
  assign csr = _193_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ _014_ : 1'h0;
  assign _193_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h1c;
  assign _172_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h0c;
  assign _171_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h04;
  assign _022_ = _177_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.9-1247.17" */ _238_ : 4'hf;
  assign _017_ = _176_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.4-1247.17" */ _236_ : _022_;
  assign _233_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h3;
  assign _234_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h2;
  assign _235_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h1;
  assign _236_ = 4'h1 << /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */ addr[1:0];
  assign rs1_data = rs1_forward ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1201.21-1201.57" */ regwr_data : regrd_rs1;
  assign rs2_data = rs2_forward ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1202.21-1202.57" */ regwr_data : regrd_rs2;
  assign _238_ = addr[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1245.13-1245.39" */ 4'hc : 4'h3;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1396.4-1403.3" */
  \$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu  u_agu (
    .addr(addr),
    .addr_t0(addr_t0),
    .base(base),
    .base_t0(base_t0),
    .instr(fetch_ir),
    .instr_t0(fetch_ir_t0),
    .misaligned_jmp(misaligned_jmp),
    .misaligned_jmp_t0(misaligned_jmp_t0),
    .misaligned_ldst(misaligned_ldst),
    .misaligned_ldst_t0(misaligned_ldst_t0),
    .offset(offset),
    .offset_t0(offset_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1404.16-1409.3" */
  kronos_branch u_branch (
    .branch(branch),
    .branch_t0(branch_t0),
    .op(fetch_ir[14:12]),
    .op_t0(fetch_ir_t0[14:12]),
    .rs1(rs1_data),
    .rs1_t0(rs1_data_t0),
    .rs2(rs2_data),
    .rs2_t0(rs2_data_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1410.13-1425.3" */
  kronos_hcu u_hcu (
    .clk(clk),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .flush(flush),
    .flush_t0(flush_t0),
    .instr(fetch_ir),
    .instr_t0(fetch_ir_t0),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz),
    .stall(stall),
    .stall_t0(stall_t0)
  );
  assign _226_[0] = _180_;
  assign _227_[0] = _179_;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_counter64" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:320.1-380.10" */
module \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (clk, rstz, incr, load_data, load_low, load_high, count, count_vld, load_data_t0, count_t0, count_vld_t0, incr_t0, load_high_t0, load_low_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */
  wire [31:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */
  wire [31:0] _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */
  wire [31:0] _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire [31:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire [31:0] _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:358.19-358.44" */
  wire _039_;
  wire [31:0] _040_;
  /* cellift = 32'd1 */
  wire [31:0] _041_;
  wire [31:0] _042_;
  /* cellift = 32'd1 */
  wire [31:0] _043_;
  wire [31:0] _044_;
  /* cellift = 32'd1 */
  wire [31:0] _045_;
  wire [31:0] _046_;
  /* cellift = 32'd1 */
  wire [31:0] _047_;
  wire [31:0] _048_;
  /* cellift = 32'd1 */
  wire [31:0] _049_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:332.13-332.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:338.21-338.26" */
  output [63:0] count;
  wire [63:0] count;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:341.13-341.23" */
  reg [31:0] count_high;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:341.13-341.23" */
  reg [31:0] count_high_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:340.13-340.22" */
  reg [31:0] count_low;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:340.13-340.22" */
  reg [31:0] count_low_t0;
  /* cellift = 32'd1 */
  output [63:0] count_t0;
  wire [63:0] count_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:339.14-339.23" */
  output count_vld;
  wire count_vld;
  /* cellift = 32'd1 */
  output count_vld_t0;
  wire count_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:334.13-334.17" */
  input incr;
  wire incr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:342.6-342.15" */
  reg incr_high;
  /* cellift = 32'd1 */
  input incr_t0;
  wire incr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:335.20-335.29" */
  input [31:0] load_data;
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  input [31:0] load_data_t0;
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:337.13-337.22" */
  input load_high;
  wire load_high;
  /* cellift = 32'd1 */
  input load_high_t0;
  wire load_high_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:336.13-336.21" */
  input load_low;
  wire load_low;
  /* cellift = 32'd1 */
  input load_low_t0;
  wire load_low_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:333.13-333.17" */
  input rstz;
  wire rstz;
  assign _000_ = count_low + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */ 1'h1;
  assign _002_ = count_high + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */ 1'h1;
  assign _004_ = ~ count_low_t0;
  assign _005_ = ~ count_high_t0;
  assign _019_ = count_low & _004_;
  assign _020_ = count_high & _005_;
  assign _035_ = _019_ + 32'd1;
  assign _037_ = _020_ + 32'd1;
  assign _029_ = count_low | count_low_t0;
  assign _030_ = count_high | count_high_t0;
  assign _036_ = _029_ + 32'd1;
  assign _038_ = _030_ + 32'd1;
  assign _033_ = _035_ ^ _036_;
  assign _034_ = _037_ ^ _038_;
  assign _001_ = _033_ | count_low_t0;
  assign _003_ = _034_ | count_high_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_low */
  always_ff @(posedge clk)
    if (!rstz) count_low <= 32'd0;
    else if (_016_) count_low <= _048_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_high */
  always_ff @(posedge clk)
    if (!rstz) count_high <= 32'd0;
    else if (_017_) count_high <= _042_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME incr_high */
  always_ff @(posedge clk)
    if (_018_) incr_high <= 1'h0;
    else incr_high <= _039_;
  assign _006_ = ~ { load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high };
  assign _007_ = ~ { load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low };
  assign _025_ = _006_ & _041_;
  assign _047_ = _006_ & _045_;
  assign _027_ = _007_ & _047_;
  assign _041_ = { incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high } & _003_;
  assign _026_ = { load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high } & load_data_t0;
  assign _045_ = { incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr } & _001_;
  assign _028_ = { load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low } & load_data_t0;
  assign _043_ = _025_ | _026_;
  assign _049_ = _027_ | _028_;
  assign _013_ = | { load_high, load_low, incr };
  assign _014_ = { load_high, load_low } != 2'h2;
  assign _015_ = | { incr_high, load_high };
  assign _008_ = ~ load_low;
  assign _016_ = & { _014_, _013_ };
  assign _017_ = & { _008_, _015_ };
  assign _009_ = ~ rstz;
  assign _010_ = ~ incr;
  assign _018_ = | { _010_, _009_, load_high, load_low };
  assign _011_ = ~ _016_;
  assign _012_ = ~ _017_;
  assign _021_ = { _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_ } & _049_;
  assign _023_ = { _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_ } & _043_;
  assign _022_ = { _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_, _011_ } & count_low_t0;
  assign _024_ = { _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_, _012_ } & count_high_t0;
  assign _031_ = _021_ | _022_;
  assign _032_ = _023_ | _024_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_low_t0 */
  always_ff @(posedge clk)
    if (!rstz) count_low_t0 <= 32'd0;
    else count_low_t0 <= _031_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_high_t0 */
  always_ff @(posedge clk)
    if (!rstz) count_high_t0 <= 32'd0;
    else count_high_t0 <= _032_;
  assign _039_ = count_low == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:358.19-358.44" */ 32'd4294967295;
  assign count_vld = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:368.24-368.34" */ incr_high;
  assign _040_ = incr_high ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:360.9-360.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:360.5-361.38" */ _002_ : 32'hxxxxxxxx;
  assign _042_ = load_high ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.13-353.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.9-362.7" */ load_data : _040_;
  assign _044_ = incr ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:356.9-356.13|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:356.5-359.8" */ _000_ : 32'hxxxxxxxx;
  assign _046_ = load_high ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.13-353.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.9-362.7" */ 32'hxxxxxxxx : _044_;
  assign _048_ = load_low ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:351.8-351.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:351.4-362.7" */ load_data : _046_;
  assign count = { count_high, count_low };
  assign count_t0 = { count_high_t0, count_low_t0 };
  assign count_vld_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_EX" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:682.1-1004.10" */
module \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (clk, rstz, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst
, decode_vld, decode_rdy, regwr_data, regwr_sel, regwr_en, regwr_pending, branch_target, branch, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, software_interrupt, timer_interrupt, external_interrupt, regwr_data_t0, regwr_en_t0, regwr_sel_t0
, branch_t0, branch_target_t0, decode_rdy_t0, decode_vld_t0, regwr_pending_t0, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0
, decode_store_t0, decode_sysop_t0, decode_system_t0, data_ack_t0, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, external_interrupt_t0, software_interrupt_t0, timer_interrupt_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire [31:0] _018_;
  wire [31:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [4:0] _054_;
  wire [4:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire [31:0] _064_;
  wire [31:0] _065_;
  wire [31:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [31:0] _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire [31:0] _080_;
  wire [31:0] _081_;
  wire [4:0] _082_;
  wire [31:0] _083_;
  wire _084_;
  wire _085_;
  wire [2:0] _086_;
  wire [2:0] _087_;
  wire [2:0] _088_;
  wire [2:0] _089_;
  wire [2:0] _090_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.38-837.51" */
  wire _091_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:846.33-846.46" */
  wire _092_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47" */
  wire _093_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48" */
  wire _094_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25" */
  wire _095_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:953.33-953.46" */
  wire _096_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.16-1003.40" */
  wire _097_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.46-1003.72" */
  wire _098_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.23-837.52" */
  wire _099_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.22-837.67" */
  wire _100_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.53-880.103" */
  wire _101_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.29-889.50" */
  wire _102_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.55-889.76" */
  wire _103_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37" */
  wire _104_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33" */
  wire _105_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33" */
  wire _106_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.19-909.42" */
  wire _107_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.68-910.103" */
  wire _108_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50" */
  wire _109_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51" */
  wire _110_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.15-1003.73" */
  wire _111_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42" */
  wire _112_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.22-910.62" */
  wire _113_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.72-837.87" */
  wire _114_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.57-837.67" */
  wire _115_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.42-889.50" */
  wire _116_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.68-889.76" */
  wire _117_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */
  wire _118_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */
  wire _119_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */
  wire _120_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */
  wire _121_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.28-889.77" */
  wire _122_;
  wire [31:0] _123_;
  wire [31:0] _124_;
  wire [31:0] _125_;
  /* cellift = 32'd1 */
  wire [31:0] _126_;
  wire [31:0] _127_;
  /* cellift = 32'd1 */
  wire [31:0] _128_;
  wire [31:0] _129_;
  /* cellift = 32'd1 */
  wire [31:0] _130_;
  wire [31:0] _131_;
  /* cellift = 32'd1 */
  wire [31:0] _132_;
  wire [31:0] _133_;
  /* cellift = 32'd1 */
  wire [31:0] _134_;
  wire [31:0] _135_;
  /* cellift = 32'd1 */
  wire [31:0] _136_;
  wire [31:0] _137_;
  /* cellift = 32'd1 */
  wire [31:0] _138_;
  wire [31:0] _139_;
  /* cellift = 32'd1 */
  wire [31:0] _140_;
  wire [31:0] _141_;
  /* cellift = 32'd1 */
  wire [31:0] _142_;
  wire [31:0] _143_;
  wire [31:0] _144_;
  wire [31:0] _145_;
  wire [31:0] _146_;
  wire [31:0] _147_;
  wire [31:0] _148_;
  wire [31:0] _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire [31:0] _157_;
  /* cellift = 32'd1 */
  wire [31:0] _158_;
  wire [31:0] _159_;
  /* cellift = 32'd1 */
  wire [31:0] _160_;
  wire [31:0] _161_;
  /* cellift = 32'd1 */
  wire [31:0] _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:782.7-782.20" */
  wire activate_trap;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:769.7-769.16" */
  wire basic_rdy;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:754.14-754.20" */
  output branch;
  wire branch;
  /* cellift = 32'd1 */
  output branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:753.21-753.34" */
  output [31:0] branch_target;
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  output [31:0] branch_target_t0;
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:726.13-726.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:779.7-779.21" */
  wire core_interrupt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:780.13-780.33" */
  wire [3:0] core_interrupt_cause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:780.13-780.33" */
  wire [3:0] core_interrupt_cause_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:779.7-779.21" */
  /* unused_bits = "0" */
  wire core_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:776.14-776.22" */
  wire [31:0] csr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:776.14-776.22" */
  wire [31:0] csr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:775.7-775.14" */
  wire csr_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:775.7-775.14" */
  /* unused_bits = "0" */
  wire csr_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:774.7-774.14" */
  wire csr_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:761.13-761.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:755.21-755.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:758.20-758.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:756.20-756.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:760.14-760.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:757.21-757.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:759.14-759.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:732.20-732.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:734.19-734.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:733.13-733.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:737.13-737.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:741.13-741.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:744.13-744.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:729.20-729.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:736.13-736.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:738.13-738.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:740.19-740.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:745.13-745.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:746.13-746.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:730.20-730.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:731.20-731.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:728.20-728.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:748.14-748.24" */
  output decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  output decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:735.13-735.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:739.13-739.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:743.19-743.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:742.13-742.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:747.13-747.23" */
  input decode_vld;
  wire decode_vld;
  /* cellift = 32'd1 */
  input decode_vld_t0;
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:781.7-781.16" */
  wire exception;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:764.13-764.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:768.7-768.17" */
  wire instr_jump;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:767.7-767.16" */
  wire instr_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:778.6-778.13" */
  reg instret;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:772.14-772.23" */
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:772.14-772.23" */
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:771.7-771.14" */
  wire lsu_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:771.7-771.14" */
  /* unused_bits = "0" */
  wire lsu_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:770.7-770.14" */
  wire lsu_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:791.12-791.22" */
  wire [2:0] next_state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:777.7-777.16" */
  wire regwr_csr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:777.7-777.16" */
  wire regwr_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:749.20-749.30" */
  output [31:0] regwr_data;
  reg [31:0] regwr_data;
  /* cellift = 32'd1 */
  output [31:0] regwr_data_t0;
  reg [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:751.13-751.21" */
  output regwr_en;
  reg regwr_en;
  /* cellift = 32'd1 */
  output regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:773.7-773.16" */
  wire regwr_lsu;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:773.7-773.16" */
  wire regwr_lsu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:752.14-752.27" */
  output regwr_pending;
  wire regwr_pending;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:788.7-788.31" */
  wire regwr_pending_firstcycle;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:788.7-788.31" */
  wire regwr_pending_firstcycle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:789.6-789.25" */
  reg regwr_pending_later;
  /* cellift = 32'd1 */
  output regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:750.19-750.28" */
  output [4:0] regwr_sel;
  reg [4:0] regwr_sel;
  /* cellift = 32'd1 */
  output [4:0] regwr_sel_t0;
  reg [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:765.14-765.20" */
  wire [31:0] result;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:765.14-765.20" */
  wire [31:0] result_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:783.7-783.18" */
  wire return_trap;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:727.13-727.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:762.13-762.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:790.12-790.17" */
  reg [2:0] state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:763.13-763.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:784.13-784.23" */
  reg [31:0] trap_cause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:784.13-784.23" */
  reg [31:0] trap_cause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:785.14-785.25" */
  wire [31:0] trap_handle;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:785.14-785.25" */
  wire [31:0] trap_handle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:787.7-787.16" */
  wire trap_jump;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:787.7-787.16" */
  /* unused_bits = "0" */
  wire trap_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:786.13-786.23" */
  reg [31:0] trap_value;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:786.13-786.23" */
  reg [31:0] trap_value_t0;
  assign regwr_pending_firstcycle = _097_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.36-879.109" */ _120_;
  assign regwr_pending_firstcycle_t0 = _121_ & _097_;
  assign _016_ = ~ _047_;
  assign _017_ = ~ rstz;
  assign _015_ = ~ _046_;
  assign _050_ = { _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_ } & _001_;
  assign _052_ = { _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_, _047_ } & _162_;
  assign _054_ = { rstz, rstz, rstz, rstz, rstz } & decode_ir_t0[11:7];
  assign _056_ = { _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_, _046_ } & _003_;
  assign _051_ = { _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_ } & trap_cause_t0;
  assign _053_ = { _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_, _016_ } & regwr_data_t0;
  assign _055_ = { _017_, _017_, _017_, _017_, _017_ } & regwr_sel_t0;
  assign _057_ = { _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_, _015_ } & trap_value_t0;
  assign _080_ = _050_ | _051_;
  assign _081_ = _052_ | _053_;
  assign _082_ = _054_ | _055_;
  assign _083_ = _056_ | _057_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_cause_t0 */
  always_ff @(posedge clk)
    trap_cause_t0 <= _080_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_data_t0 */
  always_ff @(posedge clk)
    regwr_data_t0 <= _081_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_sel_t0 */
  always_ff @(posedge clk)
    regwr_sel_t0 <= _082_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_value_t0 */
  always_ff @(posedge clk)
    trap_value_t0 <= _083_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_en */
  always_ff @(posedge clk)
    if (!rstz) regwr_en <= 1'h0;
    else regwr_en <= _152_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_cause */
  always_ff @(posedge clk)
    if (_046_) trap_cause <= _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_pending_later */
  always_ff @(posedge clk)
    if (!rstz) regwr_pending_later <= 1'h0;
    else regwr_pending_later <= _156_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_data */
  always_ff @(posedge clk)
    if (_047_) regwr_data <= _161_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_sel */
  always_ff @(posedge clk)
    if (rstz) regwr_sel <= decode_ir[11:7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:999.2-1003.74" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME instret */
  always_ff @(posedge clk)
    if (!rstz) instret <= 1'h0;
    else instret <= _111_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_value */
  always_ff @(posedge clk)
    if (_046_) trap_value <= _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:793.2-797.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME state */
  always_ff @(posedge clk)
    if (!rstz) state <= 3'h0;
    else if (_048_) state <= next_state;
  assign _019_ = ~ { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ };
  assign _020_ = ~ { _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_ };
  assign _021_ = ~ { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ };
  assign _022_ = ~ { _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_ };
  assign _023_ = ~ { decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal };
  assign _018_ = ~ { core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt };
  assign _024_ = ~ { _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_ };
  assign _025_ = ~ _097_;
  assign _026_ = ~ { _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_ };
  assign _027_ = ~ { _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_ };
  assign _028_ = ~ { trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump };
  assign _128_ = _019_ & _126_;
  assign _064_ = _020_ & _128_;
  assign _066_ = _021_ & _130_;
  assign _068_ = _022_ & _132_;
  assign _070_ = _023_ & _134_;
  assign _138_ = _018_ & _136_;
  assign _072_ = _024_ & _142_;
  assign _074_ = _026_ & _158_;
  assign _076_ = _027_ & _160_;
  assign _078_ = _028_ & decode_addr_t0;
  assign _126_ = { _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_ } & decode_pc_t0;
  assign _065_ = { _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_ } & decode_addr_t0;
  assign _067_ = { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ } & decode_addr_t0;
  assign _069_ = { _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_ } & decode_addr_t0;
  assign _071_ = { decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal } & decode_ir_t0;
  assign _003_ = { _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_ } & _138_;
  assign _140_ = { core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt } & { 28'h0000000, core_interrupt_cause_t0 };
  assign _142_ = { _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_, _095_ } & _140_;
  assign _073_ = { _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_ } & _140_;
  assign _158_ = { _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_, _106_ } & csr_data_t0;
  assign _075_ = { _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_, _105_ } & load_data_t0;
  assign _077_ = { _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_, _104_ } & result_t0;
  assign _079_ = { trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump } & trap_handle_t0;
  assign _130_ = _064_ | _065_;
  assign _132_ = _066_ | _067_;
  assign _134_ = _068_ | _069_;
  assign _136_ = _070_ | _071_;
  assign _001_ = _072_ | _073_;
  assign _160_ = _074_ | _075_;
  assign _162_ = _076_ | _077_;
  assign branch_target_t0 = _078_ | _079_;
  assign _035_ = { _094_, _093_, _110_, _109_, _108_, _099_, core_interrupt, decode_illegal } != 8'h04;
  assign _036_ = { _095_, _099_, core_interrupt } != 3'h4;
  assign _037_ = | { _095_, _099_ };
  assign _038_ = | { _106_, _105_, _104_ };
  assign _039_ = { _091_, _112_, exception, core_interrupt, decode_vld, decode_system, decode_csr } != 7'h44;
  assign _040_ = { _091_, decode_vld } != 2'h2;
  assign _041_ = { _092_, lsu_rdy } != 2'h2;
  assign _042_ = { _096_, csr_rdy } != 2'h2;
  assign _043_ = { _095_, core_interrupt } != 2'h2;
  assign _044_ = { _163_, trap_jump } != 2'h2;
  assign _045_ = | { _049_, _163_, _096_, _095_, _092_, _091_ };
  assign _046_ = & { _037_, _036_, _035_ };
  assign _047_ = & { _038_, rstz };
  assign _048_ = & { _042_, _045_, _039_, _040_, _041_, _043_, _044_ };
  assign _049_ = | { return_trap, activate_trap };
  assign _029_ = ~ decode_regwr_alu;
  assign _030_ = ~ _118_;
  assign _031_ = ~ regwr_lsu;
  assign _032_ = ~ regwr_csr;
  assign _033_ = ~ _101_;
  assign _058_ = decode_regwr_alu_t0 & _031_;
  assign _061_ = _119_ & _032_;
  assign regwr_pending_t0 = regwr_pending_firstcycle_t0 & _033_;
  assign _059_ = regwr_lsu_t0 & _029_;
  assign _062_ = regwr_csr_t0 & _030_;
  assign _060_ = decode_regwr_alu_t0 & regwr_lsu_t0;
  assign _063_ = _119_ & regwr_csr_t0;
  assign _084_ = _058_ | _059_;
  assign _085_ = _061_ | _062_;
  assign _119_ = _084_ | _060_;
  assign _121_ = _085_ | _063_;
  assign _034_ = | { _163_, _095_, return_trap, activate_trap };
  assign _086_ = _165_ ? 3'h4 : 3'h3;
  assign _011_ = _164_ ? 3'h5 : _086_;
  assign _087_ = _049_ ? 3'h6 : _005_;
  assign _088_ = _163_ ? _006_ : _087_;
  assign _089_ = _092_ ? _014_ : _007_;
  assign _090_ = _096_ ? _004_ : _089_;
  assign next_state = _034_ ? _088_ : _090_;
  assign _097_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.16-1003.40" */ decode_rdy;
  assign _098_ = decode_system && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.46-1003.72" */ trap_jump;
  assign instr_vld = _100_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.21-837.87" */ _114_;
  assign _100_ = _099_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.22-837.67" */ _115_;
  assign basic_rdy = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:838.21-838.46" */ decode_basic;
  assign _101_ = _025_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.53-880.103" */ regwr_pending_later;
  assign _102_ = regwr_lsu && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.29-889.50" */ _116_;
  assign _103_ = regwr_csr && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.55-889.76" */ _117_;
  assign _104_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37" */ decode_regwr_alu;
  assign _105_ = lsu_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33" */ regwr_lsu;
  assign _106_ = csr_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33" */ regwr_csr;
  assign _107_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.19-909.42" */ instr_jump;
  assign _099_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36" */ _091_;
  assign _108_ = decode_misaligned_jmp && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48" */ instr_jump;
  assign _109_ = decode_misaligned_ldst && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50" */ decode_load;
  assign _110_ = decode_misaligned_ldst && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51" */ decode_store;
  assign _111_ = _097_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.15-1003.73" */ _098_;
  assign _112_ = decode_load || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42" */ decode_store;
  assign lsu_vld = instr_vld || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:846.19-846.47" */ _092_;
  assign instr_jump = decode_jump || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:908.22-908.50" */ decode_branch;
  assign branch = _107_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.18-909.56" */ trap_jump;
  assign _113_ = decode_illegal || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.22-910.62" */ decode_misaligned_ldst;
  assign exception = _113_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.21-910.104" */ _108_;
  assign csr_vld = instr_vld || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:953.19-953.47" */ _096_;
  assign _114_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.72-837.87" */ core_interrupt;
  assign _115_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.57-837.67" */ exception;
  assign _116_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.42-889.50" */ lsu_rdy;
  assign _117_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.68-889.76" */ csr_rdy;
  assign _118_ = decode_regwr_alu | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */ regwr_lsu;
  assign _120_ = _118_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */ regwr_csr;
  assign regwr_pending = regwr_pending_firstcycle | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.25-880.104" */ _101_;
  assign _122_ = _102_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.28-889.77" */ _103_;
  assign _123_ = core_interrupt ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.8-949.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.4-952.7" */ 32'd0 : 32'hxxxxxxxx;
  assign _124_ = _095_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.8-952.7" */ _123_ : 32'hxxxxxxxx;
  assign _125_ = _094_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.9-946.7" */ decode_pc : 32'hxxxxxxxx;
  assign _127_ = _093_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.9-946.7" */ 32'd0 : _125_;
  assign _129_ = _110_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.9-946.7" */ decode_addr : _127_;
  assign _131_ = _109_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.9-946.7" */ decode_addr : _129_;
  assign _133_ = _108_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.9-946.7" */ decode_addr : _131_;
  assign _135_ = decode_illegal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.13-923.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.9-946.7" */ decode_ir : _133_;
  assign _137_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.8-919.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.4-946.7" */ 32'd0 : _135_;
  assign _002_ = _099_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.3-952.7" */ _137_ : _124_;
  assign _139_ = core_interrupt ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.8-949.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.4-952.7" */ { 28'h8000000, core_interrupt_cause } : 32'hxxxxxxxx;
  assign _141_ = _095_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.8-952.7" */ _139_ : 32'hxxxxxxxx;
  assign _143_ = _094_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.9-946.7" */ 32'd3 : 32'hxxxxxxxx;
  assign _144_ = _093_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.9-946.7" */ 32'd11 : _143_;
  assign _145_ = _110_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.9-946.7" */ 32'd6 : _144_;
  assign _146_ = _109_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.9-946.7" */ 32'd4 : _145_;
  assign _147_ = _108_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.9-946.7" */ 32'd0 : _146_;
  assign _148_ = decode_illegal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.13-923.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.9-946.7" */ 32'd2 : _147_;
  assign _149_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.8-919.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.4-946.7" */ { 28'h8000000, core_interrupt_cause } : _148_;
  assign _000_ = _099_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.3-952.7" */ _149_ : _141_;
  assign _150_ = _106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ 1'h1 : 1'h0;
  assign _151_ = _105_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ 1'h1 : _150_;
  assign _152_ = _104_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ 1'h1 : _151_;
  assign _153_ = _097_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:888.8-888.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:888.4-889.78" */ _122_ : regwr_pending_later;
  assign _154_ = _106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ 1'h0 : _153_;
  assign _155_ = _105_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ 1'h0 : _154_;
  assign _156_ = _104_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ _153_ : _155_;
  assign _157_ = _106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ csr_data : 32'hxxxxxxxx;
  assign _159_ = _105_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ load_data : _157_;
  assign _161_ = _104_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ result : _159_;
  assign _006_ = trap_jump ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:833.9-833.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:833.5-834.24" */ 3'h0 : 3'hx;
  assign _005_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:828.9-828.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:828.5-829.24" */ 3'h3 : 3'hx;
  assign _004_ = csr_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:825.9-825.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:825.5-826.24" */ 3'h0 : 3'hx;
  assign _014_ = lsu_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:822.9-822.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:822.5-823.24" */ 3'h0 : 3'hx;
  assign _013_ = decode_csr ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:819.15-819.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:819.11-820.25" */ 3'h2 : 3'hx;
  assign _012_ = _112_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.11-820.25" */ 3'h1 : _013_;
  assign _164_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h3;
  assign _165_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h2;
  assign _093_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ decode_sysop;
  assign _094_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h1;
  assign _010_ = decode_system ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:811.15-811.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:811.11-820.25" */ _011_ : _012_;
  assign _009_ = exception ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:809.15-809.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:809.11-820.25" */ 3'h3 : _010_;
  assign _008_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:807.10-807.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:807.6-820.25" */ 3'h3 : _009_;
  assign _007_ = decode_vld ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:806.9-806.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:806.5-820.25" */ _008_ : 3'hx;
  assign _163_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h6;
  assign return_trap = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h4;
  assign activate_trap = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h3;
  assign _095_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h5;
  assign _096_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h2;
  assign _092_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h1;
  assign _091_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ state;
  assign decode_rdy = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:839.22-839.52" */ { csr_rdy, lsu_rdy, basic_rdy };
  assign branch_target = trap_jump ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:907.26-907.63" */ trap_handle : decode_addr;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:840.13-845.3" */
  kronos_alu u_alu (
    .aluop(decode_aluop),
    .aluop_t0(decode_aluop_t0),
    .op1(decode_op1),
    .op1_t0(decode_op1_t0),
    .op2(decode_op2),
    .op2_t0(decode_op2_t0),
    .result(result),
    .result_t0(result_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:958.4-996.3" */
  \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  u_csr (
    .activate_trap(activate_trap),
    .activate_trap_t0(1'h0),
    .clk(clk),
    .core_interrupt(core_interrupt),
    .core_interrupt_cause(core_interrupt_cause),
    .core_interrupt_cause_t0(core_interrupt_cause_t0),
    .core_interrupt_t0(core_interrupt_t0),
    .csr_data(csr_data),
    .csr_data_t0(csr_data_t0),
    .csr_rdy(csr_rdy),
    .csr_rdy_t0(csr_rdy_t0),
    .csr_vld(csr_vld),
    .csr_vld_t0(1'h0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .external_interrupt(external_interrupt),
    .external_interrupt_t0(external_interrupt_t0),
    .instret(instret),
    .instret_t0(1'h0),
    .regwr_csr(regwr_csr),
    .regwr_csr_t0(regwr_csr_t0),
    .return_trap(return_trap),
    .return_trap_t0(1'h0),
    .rstz(rstz),
    .software_interrupt(software_interrupt),
    .software_interrupt_t0(software_interrupt_t0),
    .timer_interrupt(timer_interrupt),
    .timer_interrupt_t0(timer_interrupt_t0),
    .trap_cause(trap_cause),
    .trap_cause_t0(trap_cause_t0),
    .trap_handle(trap_handle),
    .trap_handle_t0(trap_handle_t0),
    .trap_jump(trap_jump),
    .trap_jump_t0(trap_jump_t0),
    .trap_value(trap_value),
    .trap_value_t0(trap_value_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:847.13-878.3" */
  kronos_lsu u_lsu (
    .data_ack(data_ack),
    .data_ack_t0(data_ack_t0),
    .data_addr(data_addr),
    .data_addr_t0(data_addr_t0),
    .data_mask(data_mask),
    .data_mask_t0(data_mask_t0),
    .data_rd_data(data_rd_data),
    .data_rd_data_t0(data_rd_data_t0),
    .data_req(data_req),
    .data_req_t0(data_req_t0),
    .data_wr_data(data_wr_data),
    .data_wr_data_t0(data_wr_data_t0),
    .data_wr_en(data_wr_en),
    .data_wr_en_t0(data_wr_en_t0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .load_data(load_data),
    .load_data_t0(load_data_t0),
    .lsu_rdy(lsu_rdy),
    .lsu_rdy_t0(lsu_rdy_t0),
    .lsu_vld(lsu_vld),
    .lsu_vld_t0(1'h0),
    .regwr_lsu(regwr_lsu),
    .regwr_lsu_t0(regwr_lsu_t0)
  );
  assign branch_t0 = 1'h0;
  assign decode_rdy_t0 = 1'h0;
  assign regwr_en_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_csr" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:381.1-681.10" */
module \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (clk, rstz, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst
, csr_vld, csr_rdy, csr_data, regwr_csr, instret, activate_trap, return_trap, trap_cause, trap_value, trap_handle, trap_jump, software_interrupt, timer_interrupt, external_interrupt, core_interrupt, core_interrupt_cause, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0
, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0, activate_trap_t0, core_interrupt_t0, core_interrupt_cause_t0, csr_data_t0, csr_rdy_t0, csr_vld_t0, external_interrupt_t0
, instret_t0, regwr_csr_t0, return_trap_t0, software_interrupt_t0, timer_interrupt_t0, trap_cause_t0, trap_handle_t0, trap_jump_t0, trap_value_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:500.2-511.5" */
  wire [1:0] _0000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:500.2-511.5" */
  wire [1:0] _0001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */
  wire [31:0] _0002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */
  wire _0004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */
  wire _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */
  wire _0006_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */
  wire _0007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */
  wire _0008_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */
  wire _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */
  wire _0010_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */
  wire _0011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */
  wire _0012_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */
  wire _0013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */
  wire _0014_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire [31:0] _0022_;
  wire [31:0] _0023_;
  wire [18:0] _0024_;
  wire [18:0] _0025_;
  wire [18:0] _0026_;
  wire [18:0] _0027_;
  wire [18:0] _0028_;
  wire [18:0] _0029_;
  wire [18:0] _0030_;
  wire [18:0] _0031_;
  wire [2:0] _0032_;
  wire [2:0] _0033_;
  wire [2:0] _0034_;
  wire [2:0] _0035_;
  wire [2:0] _0036_;
  wire [2:0] _0037_;
  wire [2:0] _0038_;
  wire [2:0] _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire [31:0] _0056_;
  wire [31:0] _0057_;
  wire [31:0] _0058_;
  wire [31:0] _0059_;
  wire [31:0] _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire [31:0] _0093_;
  wire [31:0] _0094_;
  wire [31:0] _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire [1:0] _0116_;
  wire [1:0] _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire [29:0] _0124_;
  wire [29:0] _0125_;
  wire [31:0] _0126_;
  wire [31:0] _0127_;
  wire [31:0] _0128_;
  wire [31:0] _0129_;
  wire [31:0] _0130_;
  wire [31:0] _0131_;
  wire [31:0] _0132_;
  wire [31:0] _0133_;
  wire [31:0] _0134_;
  wire [31:0] _0135_;
  wire _0136_;
  wire [1:0] _0137_;
  wire [1:0] _0138_;
  wire [29:0] _0139_;
  wire [29:0] _0140_;
  wire [31:0] _0141_;
  wire [31:0] _0142_;
  wire [31:0] _0143_;
  wire [31:0] _0144_;
  wire [18:0] _0145_;
  wire [18:0] _0146_;
  wire [18:0] _0147_;
  wire [18:0] _0148_;
  wire [18:0] _0149_;
  wire [18:0] _0150_;
  wire [18:0] _0151_;
  wire [18:0] _0152_;
  wire [18:0] _0153_;
  wire [18:0] _0154_;
  wire [18:0] _0155_;
  wire [18:0] _0156_;
  wire [18:0] _0157_;
  wire [18:0] _0158_;
  wire [18:0] _0159_;
  wire [18:0] _0160_;
  wire [2:0] _0161_;
  wire [2:0] _0162_;
  wire [2:0] _0163_;
  wire [2:0] _0164_;
  wire [2:0] _0165_;
  wire [2:0] _0166_;
  wire [2:0] _0167_;
  wire [2:0] _0168_;
  wire [2:0] _0169_;
  wire [2:0] _0170_;
  wire [2:0] _0171_;
  wire [2:0] _0172_;
  wire [2:0] _0173_;
  wire [2:0] _0174_;
  wire [2:0] _0175_;
  wire [2:0] _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire [2:0] _0219_;
  wire [2:0] _0220_;
  wire [2:0] _0221_;
  wire [2:0] _0222_;
  wire [2:0] _0223_;
  wire [2:0] _0224_;
  wire [2:0] _0225_;
  wire [2:0] _0226_;
  wire [2:0] _0227_;
  wire [2:0] _0228_;
  wire [2:0] _0229_;
  wire [2:0] _0230_;
  wire [2:0] _0231_;
  wire [2:0] _0232_;
  wire [2:0] _0233_;
  wire [2:0] _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire [2:0] _0251_;
  wire [2:0] _0252_;
  wire [2:0] _0253_;
  wire [2:0] _0254_;
  wire [2:0] _0255_;
  wire [2:0] _0256_;
  wire [2:0] _0257_;
  wire [2:0] _0258_;
  wire [2:0] _0259_;
  wire [2:0] _0260_;
  wire [2:0] _0261_;
  wire [2:0] _0262_;
  wire [2:0] _0263_;
  wire [2:0] _0264_;
  wire [2:0] _0265_;
  wire [2:0] _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire [31:0] _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire [31:0] _0300_;
  wire [31:0] _0301_;
  wire [31:0] _0302_;
  wire [31:0] _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire [31:0] _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire [1:0] _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire [29:0] _0318_;
  wire [31:0] _0319_;
  wire [31:0] _0320_;
  wire [31:0] _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [1:0] _0324_;
  wire [29:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  /* cellift = 32'd1 */
  wire [31:0] _0328_;
  wire [18:0] _0329_;
  /* cellift = 32'd1 */
  wire [18:0] _0330_;
  wire [18:0] _0331_;
  /* cellift = 32'd1 */
  wire [18:0] _0332_;
  wire [18:0] _0333_;
  /* cellift = 32'd1 */
  wire [18:0] _0334_;
  wire [18:0] _0335_;
  /* cellift = 32'd1 */
  wire [18:0] _0336_;
  wire [18:0] _0337_;
  /* cellift = 32'd1 */
  wire [18:0] _0338_;
  wire [18:0] _0339_;
  /* cellift = 32'd1 */
  wire [18:0] _0340_;
  wire [18:0] _0341_;
  /* cellift = 32'd1 */
  wire [18:0] _0342_;
  wire [18:0] _0343_;
  /* cellift = 32'd1 */
  wire [18:0] _0344_;
  wire [2:0] _0345_;
  /* cellift = 32'd1 */
  wire [2:0] _0346_;
  wire [2:0] _0347_;
  /* cellift = 32'd1 */
  wire [2:0] _0348_;
  wire [2:0] _0349_;
  /* cellift = 32'd1 */
  wire [2:0] _0350_;
  wire [2:0] _0351_;
  /* cellift = 32'd1 */
  wire [2:0] _0352_;
  wire [2:0] _0353_;
  /* cellift = 32'd1 */
  wire [2:0] _0354_;
  wire [2:0] _0355_;
  /* cellift = 32'd1 */
  wire [2:0] _0356_;
  wire [2:0] _0357_;
  /* cellift = 32'd1 */
  wire [2:0] _0358_;
  wire [2:0] _0359_;
  /* cellift = 32'd1 */
  wire [2:0] _0360_;
  wire _0361_;
  /* cellift = 32'd1 */
  wire _0362_;
  wire _0363_;
  /* cellift = 32'd1 */
  wire _0364_;
  wire _0365_;
  /* cellift = 32'd1 */
  wire _0366_;
  wire _0367_;
  /* cellift = 32'd1 */
  wire _0368_;
  wire _0369_;
  /* cellift = 32'd1 */
  wire _0370_;
  wire _0371_;
  /* cellift = 32'd1 */
  wire _0372_;
  wire _0373_;
  /* cellift = 32'd1 */
  wire _0374_;
  wire _0375_;
  /* cellift = 32'd1 */
  wire _0376_;
  wire _0377_;
  wire _0378_;
  /* cellift = 32'd1 */
  wire _0379_;
  wire _0380_;
  /* cellift = 32'd1 */
  wire _0381_;
  wire _0382_;
  /* cellift = 32'd1 */
  wire _0383_;
  wire _0384_;
  /* cellift = 32'd1 */
  wire _0385_;
  wire _0386_;
  /* cellift = 32'd1 */
  wire _0387_;
  wire _0388_;
  /* cellift = 32'd1 */
  wire _0389_;
  wire _0390_;
  /* cellift = 32'd1 */
  wire _0391_;
  wire _0392_;
  /* cellift = 32'd1 */
  wire _0393_;
  wire _0394_;
  /* cellift = 32'd1 */
  wire _0395_;
  wire _0396_;
  /* cellift = 32'd1 */
  wire _0397_;
  wire _0398_;
  /* cellift = 32'd1 */
  wire _0399_;
  wire _0400_;
  /* cellift = 32'd1 */
  wire _0401_;
  wire _0402_;
  /* cellift = 32'd1 */
  wire _0403_;
  wire [2:0] _0404_;
  /* cellift = 32'd1 */
  wire [2:0] _0405_;
  wire [2:0] _0406_;
  /* cellift = 32'd1 */
  wire [2:0] _0407_;
  wire [2:0] _0408_;
  /* cellift = 32'd1 */
  wire [2:0] _0409_;
  wire [2:0] _0410_;
  /* cellift = 32'd1 */
  wire [2:0] _0411_;
  wire [2:0] _0412_;
  /* cellift = 32'd1 */
  wire [2:0] _0413_;
  wire [2:0] _0414_;
  /* cellift = 32'd1 */
  wire [2:0] _0415_;
  wire [2:0] _0416_;
  /* cellift = 32'd1 */
  wire [2:0] _0417_;
  wire [2:0] _0418_;
  /* cellift = 32'd1 */
  wire [2:0] _0419_;
  wire _0420_;
  /* cellift = 32'd1 */
  wire _0421_;
  wire _0422_;
  /* cellift = 32'd1 */
  wire _0423_;
  wire _0424_;
  /* cellift = 32'd1 */
  wire _0425_;
  wire _0426_;
  /* cellift = 32'd1 */
  wire _0427_;
  wire _0428_;
  /* cellift = 32'd1 */
  wire _0429_;
  wire _0430_;
  /* cellift = 32'd1 */
  wire _0431_;
  wire _0432_;
  /* cellift = 32'd1 */
  wire _0433_;
  wire _0434_;
  /* cellift = 32'd1 */
  wire _0435_;
  wire [2:0] _0436_;
  /* cellift = 32'd1 */
  wire [2:0] _0437_;
  wire [2:0] _0438_;
  /* cellift = 32'd1 */
  wire [2:0] _0439_;
  wire [2:0] _0440_;
  /* cellift = 32'd1 */
  wire [2:0] _0441_;
  wire [2:0] _0442_;
  /* cellift = 32'd1 */
  wire [2:0] _0443_;
  wire [2:0] _0444_;
  /* cellift = 32'd1 */
  wire [2:0] _0445_;
  wire [2:0] _0446_;
  /* cellift = 32'd1 */
  wire [2:0] _0447_;
  wire [2:0] _0448_;
  /* cellift = 32'd1 */
  wire [2:0] _0449_;
  wire [2:0] _0450_;
  /* cellift = 32'd1 */
  wire [2:0] _0451_;
  wire _0452_;
  /* cellift = 32'd1 */
  wire _0453_;
  wire _0454_;
  /* cellift = 32'd1 */
  wire _0455_;
  wire _0456_;
  /* cellift = 32'd1 */
  wire _0457_;
  wire _0458_;
  /* cellift = 32'd1 */
  wire _0459_;
  wire _0460_;
  /* cellift = 32'd1 */
  wire _0461_;
  wire _0462_;
  /* cellift = 32'd1 */
  wire _0463_;
  wire _0464_;
  /* cellift = 32'd1 */
  wire _0465_;
  wire _0466_;
  /* cellift = 32'd1 */
  wire _0467_;
  wire _0468_;
  /* cellift = 32'd1 */
  wire _0469_;
  wire _0470_;
  /* cellift = 32'd1 */
  wire _0471_;
  wire _0472_;
  /* cellift = 32'd1 */
  wire _0473_;
  wire [1:0] _0474_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.14-517.27" */
  wire _0475_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.22-518.38" */
  wire _0476_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.44-518.60" */
  wire _0477_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.67-518.86" */
  wire _0478_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:524.22-524.35" */
  wire _0479_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:651.38-651.65" */
  wire _0480_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:652.38-652.66" */
  wire _0481_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:666.40-666.69" */
  wire _0482_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:667.40-667.70" */
  wire _0483_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30" */
  wire _0484_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.13-517.39" */
  wire _0485_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54" */
  wire _0486_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.20-518.87" */
  wire _0487_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.21-518.61" */
  wire _0488_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:519.17-519.34" */
  wire _0489_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.18-518.88" */
  wire _0490_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */
  wire [31:0] _0491_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */
  wire [31:0] _0492_;
  wire [3:0] _0493_;
  /* unused_bits = "0 1 2" */
  wire [3:0] _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  /* cellift = 32'd1 */
  wire _0498_;
  wire _0499_;
  /* cellift = 32'd1 */
  wire _0500_;
  wire _0501_;
  wire _0502_;
  /* cellift = 32'd1 */
  wire _0503_;
  wire _0504_;
  /* cellift = 32'd1 */
  wire _0505_;
  wire _0506_;
  /* cellift = 32'd1 */
  wire _0507_;
  wire _0508_;
  /* cellift = 32'd1 */
  wire _0509_;
  wire _0510_;
  /* cellift = 32'd1 */
  wire _0511_;
  wire [31:0] _0512_;
  /* cellift = 32'd1 */
  wire [31:0] _0513_;
  wire [31:0] _0514_;
  /* cellift = 32'd1 */
  wire [31:0] _0515_;
  wire _0516_;
  wire [31:0] _0517_;
  /* cellift = 32'd1 */
  wire [31:0] _0518_;
  wire [31:0] _0519_;
  /* cellift = 32'd1 */
  wire [31:0] _0520_;
  wire [31:0] _0521_;
  /* cellift = 32'd1 */
  wire [31:0] _0522_;
  wire _0523_;
  wire [31:0] _0524_;
  /* cellift = 32'd1 */
  wire [31:0] _0525_;
  wire _0526_;
  wire _0527_;
  wire [31:0] _0528_;
  /* cellift = 32'd1 */
  wire [31:0] _0529_;
  wire [31:0] _0530_;
  /* cellift = 32'd1 */
  wire [31:0] _0531_;
  wire _0532_;
  wire [31:0] _0533_;
  /* cellift = 32'd1 */
  wire [31:0] _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire [31:0] _0540_;
  /* cellift = 32'd1 */
  wire [31:0] _0541_;
  /* unused_bits = "0 1" */
  wire [31:0] _0542_;
  /* cellift = 32'd1 */
  /* unused_bits = "0 1" */
  wire [31:0] _0543_;
  wire _0544_;
  wire _0545_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:643.22-643.28" */
  wire _0546_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:449.13-449.26" */
  input activate_trap;
  wire activate_trap;
  /* cellift = 32'd1 */
  input activate_trap_t0;
  wire activate_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:423.13-423.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:458.13-458.27" */
  output core_interrupt;
  reg core_interrupt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:459.19-459.39" */
  output [3:0] core_interrupt_cause;
  wire [3:0] core_interrupt_cause;
  /* cellift = 32'd1 */
  output [3:0] core_interrupt_cause_t0;
  wire [3:0] core_interrupt_cause_t0;
  /* cellift = 32'd1 */
  output core_interrupt_t0;
  wire core_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:446.20-446.28" */
  output [31:0] csr_data;
  reg [31:0] csr_data;
  /* cellift = 32'd1 */
  output [31:0] csr_data_t0;
  reg [31:0] csr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:465.13-465.24" */
  wire [31:0] csr_rd_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:465.13-465.24" */
  wire [31:0] csr_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:469.7-469.16" */
  wire csr_rd_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:467.7-467.17" */
  wire csr_rd_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:445.14-445.21" */
  output csr_rdy;
  wire csr_rdy;
  /* cellift = 32'd1 */
  output csr_rdy_t0;
  wire csr_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:444.13-444.20" */
  input csr_vld;
  wire csr_vld;
  /* cellift = 32'd1 */
  input csr_vld_t0;
  wire csr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:466.13-466.24" */
  wire [31:0] csr_wr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:466.13-466.24" */
  wire [31:0] csr_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:470.7-470.16" */
  wire csr_wr_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:468.6-468.16" */
  reg csr_wr_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:429.20-429.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:431.19-431.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:430.13-430.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:434.13-434.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:438.13-438.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:441.13-441.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:426.20-426.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:433.13-433.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:435.13-435.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:437.19-437.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:442.13-442.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:443.13-443.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:427.20-427.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:428.20-428.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:425.20-425.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:432.13-432.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:436.13-436.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:440.19-440.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:439.13-439.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:457.13-457.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:448.13-448.20" */
  input instret;
  wire instret;
  /* cellift = 32'd1 */
  input instret_t0;
  wire instret_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:477.13-477.19" */
  reg [31:0] mcause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:477.13-477.19" */
  reg [31:0] mcause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:482.14-482.20" */
  wire [63:0] mcycle;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:481.7-481.20" */
  wire mcycle_rd_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:481.7-481.20" */
  /* unused_bits = "0" */
  wire mcycle_rd_vld_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:482.14-482.20" */
  wire [63:0] mcycle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:480.7-480.19" */
  wire mcycle_wrenh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:479.7-479.19" */
  wire mcycle_wrenl;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:476.13-476.17" */
  reg [31:0] mepc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:476.13-476.17" */
  reg [31:0] mepc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:472.12-472.15" */
  reg [2:0] mie;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:472.12-472.15" */
  reg [2:0] mie_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:486.14-486.22" */
  wire [63:0] minstret;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:485.7-485.22" */
  wire minstret_rd_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:485.7-485.22" */
  /* unused_bits = "0" */
  wire minstret_rd_vld_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:486.14-486.22" */
  wire [63:0] minstret_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:484.7-484.21" */
  wire minstret_wrenh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:483.7-483.21" */
  wire minstret_wrenl;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:473.12-473.15" */
  reg [2:0] mip;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:473.12-473.15" */
  reg [2:0] mip_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:475.13-475.21" */
  reg [31:0] mscratch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:475.13-475.21" */
  reg [31:0] mscratch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:471.12-471.19" */
  wire [3:0] mstatus;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:471.12-471.19" */
  wire [3:0] mstatus_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:478.13-478.18" */
  reg [31:0] mtval;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:478.13-478.18" */
  reg [31:0] mtval_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:474.13-474.18" */
  wire [31:0] mtvec;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:474.13-474.18" */
  wire [31:0] mtvec_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:488.12-488.22" */
  wire [1:0] next_state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:447.13-447.22" */
  output regwr_csr;
  reg regwr_csr;
  /* cellift = 32'd1 */
  output regwr_csr_t0;
  reg regwr_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:450.13-450.24" */
  input return_trap;
  wire return_trap;
  /* cellift = 32'd1 */
  input return_trap_t0;
  wire return_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:424.13-424.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:455.13-455.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:487.12-487.17" */
  reg [1:0] state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:456.13-456.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:451.20-451.30" */
  input [31:0] trap_cause;
  wire [31:0] trap_cause;
  /* cellift = 32'd1 */
  input [31:0] trap_cause_t0;
  wire [31:0] trap_cause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:453.20-453.31" */
  output [31:0] trap_handle;
  reg [31:0] trap_handle;
  /* cellift = 32'd1 */
  output [31:0] trap_handle_t0;
  reg [31:0] trap_handle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:454.13-454.22" */
  output trap_jump;
  reg trap_jump;
  /* cellift = 32'd1 */
  output trap_jump_t0;
  wire trap_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:452.20-452.30" */
  input [31:0] trap_value;
  wire [31:0] trap_value;
  /* cellift = 32'd1 */
  input [31:0] trap_value_t0;
  wire [31:0] trap_value_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:464.14-464.21" */
  wire [31:0] wr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:464.14-464.21" */
  wire [31:0] wr_data_t0;
  assign _0002_ = csr_data & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */ _0060_;
  assign _0004_ = software_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */ mstatus[0];
  assign _0006_ = _0004_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */ mie[0];
  assign _0008_ = timer_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */ mstatus[0];
  assign _0010_ = _0008_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */ mie[1];
  assign _0012_ = external_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */ mstatus[0];
  assign _0014_ = _0012_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */ mie[2];
  assign _0096_ = software_interrupt_t0 & mstatus[0];
  assign _0099_ = _0005_ & mie[0];
  assign _0102_ = timer_interrupt_t0 & mstatus[0];
  assign _0105_ = _0009_ & mie[1];
  assign _0108_ = external_interrupt_t0 & mstatus[0];
  assign _0111_ = _0013_ & mie[2];
  assign _0094_ = wr_data_t0 & csr_data;
  assign _0097_ = mstatus_t0[0] & software_interrupt;
  assign _0100_ = mie_t0[0] & _0004_;
  assign _0103_ = mstatus_t0[0] & timer_interrupt;
  assign _0106_ = mie_t0[1] & _0008_;
  assign _0109_ = mstatus_t0[0] & external_interrupt;
  assign _0112_ = mie_t0[2] & _0012_;
  assign _0098_ = software_interrupt_t0 & mstatus_t0[0];
  assign _0101_ = _0005_ & mie_t0[0];
  assign _0104_ = timer_interrupt_t0 & mstatus_t0[0];
  assign _0107_ = _0009_ & mie_t0[1];
  assign _0110_ = external_interrupt_t0 & mstatus_t0[0];
  assign _0113_ = _0013_ & mie_t0[2];
  assign _0307_ = _0093_ | _0094_;
  assign _0308_ = _0096_ | _0097_;
  assign _0309_ = _0099_ | _0100_;
  assign _0310_ = _0102_ | _0103_;
  assign _0311_ = _0105_ | _0106_;
  assign _0312_ = _0108_ | _0109_;
  assign _0313_ = _0111_ | _0112_;
  assign _0003_ = _0307_ | _0095_;
  assign _0005_ = _0308_ | _0098_;
  assign _0007_ = _0309_ | _0101_;
  assign _0009_ = _0310_ | _0104_;
  assign _0011_ = _0311_ | _0107_;
  assign _0013_ = _0312_ | _0110_;
  assign _0015_ = _0313_ | _0113_;
  assign _0016_ = ~ _0086_;
  assign _0017_ = ~ _0087_;
  assign _0018_ = ~ _0088_;
  assign _0019_ = ~ _0089_;
  assign _0020_ = ~ csr_rd_en;
  assign _0021_ = ~ _0090_;
  assign _0126_ = { _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_, _0086_ } & csr_wr_data_t0;
  assign _0128_ = { _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_, _0087_ } & _0525_;
  assign _0130_ = { _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_, _0088_ } & _0518_;
  assign _0132_ = { _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_, _0089_ } & _0534_;
  assign _0134_ = { csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en } & csr_rd_data_t0;
  assign _0139_ = { _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_, _0090_ } & _0543_[31:2];
  assign _0127_ = { _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_ } & mscratch_t0;
  assign _0129_ = { _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_ } & mepc_t0;
  assign _0131_ = { _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_ } & mcause_t0;
  assign _0133_ = { _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_ } & mtval_t0;
  assign _0135_ = { _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_ } & csr_data_t0;
  assign _0140_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & trap_handle_t0[31:2];
  assign _0319_ = _0126_ | _0127_;
  assign _0320_ = _0128_ | _0129_;
  assign _0321_ = _0130_ | _0131_;
  assign _0322_ = _0132_ | _0133_;
  assign _0323_ = _0134_ | _0135_;
  assign _0325_ = _0139_ | _0140_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mscratch_t0 */
  always_ff @(posedge clk)
    mscratch_t0 <= _0319_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mepc_t0 */
  always_ff @(posedge clk)
    mepc_t0 <= _0320_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mcause_t0 */
  always_ff @(posedge clk)
    mcause_t0 <= _0321_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mtval_t0 */
  always_ff @(posedge clk)
    mtval_t0 <= _0322_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_data_t0 */
  always_ff @(posedge clk)
    csr_data_t0 <= _0323_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle_t0[31:2] */
  always_ff @(posedge clk)
    trap_handle_t0[31:2] <= _0325_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:512.2-522.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_wr_vld */
  always_ff @(posedge clk)
    if (!rstz) csr_wr_vld <= 1'h0;
    else if (_0486_) csr_wr_vld <= _0490_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME core_interrupt */
  always_ff @(posedge clk)
    if (!rstz) core_interrupt <= 1'h0;
    else core_interrupt <= _0546_;
  reg \core_interrupt_cause_reg[2] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_reg[2]  */
  always_ff @(posedge clk)
    if (_0082_)
      if (_0092_) \core_interrupt_cause_reg[2]  <= 1'h0;
      else \core_interrupt_cause_reg[2]  <= _0493_[2];
  assign core_interrupt_cause[2] = \core_interrupt_cause_reg[2] ;
  reg \core_interrupt_cause_reg[3] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_reg[3]  */
  always_ff @(posedge clk)
    if (_0082_)
      if (mip[2]) \core_interrupt_cause_reg[3]  <= 1'h1;
      else \core_interrupt_cause_reg[3]  <= _0494_[3];
  assign core_interrupt_cause[3] = \core_interrupt_cause_reg[3] ;
  reg [1:0] _0621_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _0621_ */
  always_ff @(posedge clk)
    if (!rstz) _0621_ <= 2'h0;
    else if (_0083_) _0621_ <= { _0502_, _0510_ };
  assign mstatus[1:0] = _0621_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[2] */
  always_ff @(posedge clk)
    if (!rstz) mie[2] <= 1'h0;
    else if (_0084_) mie[2] <= csr_wr_data[11];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[1] */
  always_ff @(posedge clk)
    if (!rstz) mie[1] <= 1'h0;
    else if (_0084_) mie[1] <= csr_wr_data[7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[0] */
  always_ff @(posedge clk)
    if (!rstz) mie[0] <= 1'h0;
    else if (_0084_) mie[0] <= csr_wr_data[3];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mip */
  always_ff @(posedge clk)
    if (!rstz) mip <= 3'h0;
    else mip <= { _0014_, _0010_, _0006_ };
  reg [29:0] _0626_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _0626_ */
  always_ff @(posedge clk)
    if (!rstz) _0626_ <= 30'h00000000;
    else if (_0085_) _0626_ <= csr_wr_data[31:2];
  assign mtvec[31:2] = _0626_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mscratch */
  always_ff @(posedge clk)
    if (_0086_) mscratch <= csr_wr_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mepc */
  always_ff @(posedge clk)
    if (_0087_) mepc <= _0524_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mcause */
  always_ff @(posedge clk)
    if (_0088_) mcause <= _0517_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mtval */
  always_ff @(posedge clk)
    if (_0089_) mtval <= _0533_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_jump */
  always_ff @(posedge clk)
    if (!rstz) trap_jump <= 1'h0;
    else trap_jump <= _0539_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:526.2-528.28" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_data */
  always_ff @(posedge clk)
    if (csr_rd_en) csr_data <= csr_rd_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:512.2-522.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME regwr_csr */
  always_ff @(posedge clk)
    if (!rstz) regwr_csr <= 1'h0;
    else if (_0078_) regwr_csr <= _0545_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle[1:0] */
  always_ff @(posedge clk)
    if (_0090_)
      if (activate_trap) trap_handle[1:0] <= 2'h0;
      else trap_handle[1:0] <= _0540_[1:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle[31:2] */
  always_ff @(posedge clk)
    if (_0090_) trap_handle[31:2] <= _0542_[31:2];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:495.2-499.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME state */
  always_ff @(posedge clk)
    if (!rstz) state <= 2'h0;
    else if (_0091_) state <= next_state;
  assign _0022_ = ~ { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ };
  assign _0023_ = ~ { _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_ };
  assign _0024_ = ~ { _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_ };
  assign _0025_ = ~ { _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_ };
  assign _0026_ = ~ { _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_ };
  assign _0027_ = ~ { _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_ };
  assign _0028_ = ~ { _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_ };
  assign _0029_ = ~ { _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_ };
  assign _0030_ = ~ { _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_ };
  assign _0031_ = ~ { _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_ };
  assign _0051_ = ~ _0482_;
  assign _0052_ = ~ _0304_;
  assign _0053_ = ~ _0061_;
  assign _0032_ = ~ { _0483_, _0483_, _0483_ };
  assign _0033_ = ~ { _0480_, _0480_, _0480_ };
  assign _0034_ = ~ { _0482_, _0482_, _0482_ };
  assign _0035_ = ~ { _0304_, _0304_, _0304_ };
  assign _0036_ = ~ { _0516_, _0516_, _0516_ };
  assign _0037_ = ~ { _0526_, _0526_, _0526_ };
  assign _0038_ = ~ { _0305_, _0305_, _0305_ };
  assign _0039_ = ~ { _0061_, _0061_, _0061_ };
  assign _0040_ = ~ _0481_;
  assign _0041_ = ~ _0483_;
  assign _0042_ = ~ _0537_;
  assign _0043_ = ~ _0480_;
  assign _0044_ = ~ _0062_;
  assign _0045_ = ~ _0523_;
  assign _0046_ = ~ _0516_;
  assign _0047_ = ~ _0527_;
  assign _0048_ = ~ _0306_;
  assign _0049_ = ~ _0063_;
  assign _0050_ = ~ _0064_;
  assign _0054_ = ~ activate_trap;
  assign _0055_ = ~ csr_wr_en;
  assign _0057_ = ~ { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en };
  assign _0056_ = ~ { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap };
  assign _0058_ = ~ { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _0141_ = _0022_ & wr_data_t0;
  assign _0143_ = _0023_ & _0328_;
  assign _0145_ = _0024_ & mcycle_t0[63:45];
  assign _0147_ = _0025_ & mtval_t0[31:13];
  assign _0149_ = _0026_ & _0332_;
  assign _0151_ = _0027_ & _0334_;
  assign _0153_ = _0028_ & mepc_t0[31:13];
  assign _0155_ = _0029_ & _0340_;
  assign _0157_ = _0030_ & _0342_;
  assign _0159_ = _0031_ & _0344_;
  assign _0161_ = _0032_ & mcycle_t0[34:32];
  assign _0163_ = _0033_ & mtval_t0[2:0];
  assign _0165_ = _0034_ & _0348_;
  assign _0167_ = _0035_ & _0350_;
  assign _0169_ = _0036_ & mepc_t0[2:0];
  assign _0171_ = _0037_ & _0356_;
  assign _0173_ = _0038_ & _0358_;
  assign _0175_ = _0039_ & _0360_;
  assign _0177_ = _0040_ & minstret_t0[11];
  assign _0179_ = _0041_ & _0362_;
  assign _0181_ = _0042_ & mtval_t0[11];
  assign _0183_ = _0043_ & _0366_;
  assign _0185_ = _0044_ & _0368_;
  assign _0187_ = _0045_ & mscratch_t0[11];
  assign _0189_ = _0046_ & _0372_;
  assign _0191_ = _0047_ & mie_t0[2];
  assign _0193_ = _0049_ & _0379_;
  assign _0195_ = _0050_ & _0381_;
  assign _0197_ = _0040_ & minstret_t0[3];
  assign _0199_ = _0041_ & _0383_;
  assign _0201_ = _0042_ & mtval_t0[3];
  assign _0203_ = _0043_ & _0387_;
  assign _0205_ = _0044_ & _0389_;
  assign _0207_ = _0045_ & mscratch_t0[3];
  assign _0209_ = _0046_ & _0393_;
  assign _0211_ = _0047_ & mie_t0[0];
  assign _0213_ = _0048_ & _0399_;
  assign _0215_ = _0049_ & _0401_;
  assign _0217_ = _0050_ & _0403_;
  assign _0219_ = _0032_ & mcycle_t0[38:36];
  assign _0221_ = _0033_ & mtval_t0[6:4];
  assign _0223_ = _0034_ & _0407_;
  assign _0225_ = _0035_ & _0409_;
  assign _0227_ = _0036_ & mepc_t0[6:4];
  assign _0229_ = _0037_ & _0415_;
  assign _0231_ = _0038_ & _0417_;
  assign _0233_ = _0039_ & _0419_;
  assign _0235_ = _0041_ & mcycle_t0[44];
  assign _0237_ = _0043_ & mtval_t0[12];
  assign _0239_ = _0051_ & _0423_;
  assign _0241_ = _0052_ & _0425_;
  assign _0243_ = _0045_ & mscratch_t0[12];
  assign _0245_ = _0046_ & _0429_;
  assign _0247_ = _0049_ & _0433_;
  assign _0249_ = _0053_ & _0435_;
  assign _0251_ = _0032_ & mcycle_t0[42:40];
  assign _0253_ = _0033_ & mtval_t0[10:8];
  assign _0255_ = _0034_ & _0439_;
  assign _0257_ = _0035_ & _0441_;
  assign _0259_ = _0036_ & mepc_t0[10:8];
  assign _0261_ = _0037_ & _0447_;
  assign _0263_ = _0038_ & _0449_;
  assign _0265_ = _0039_ & _0451_;
  assign _0267_ = _0040_ & minstret_t0[7];
  assign _0269_ = _0041_ & _0453_;
  assign _0271_ = _0042_ & mtval_t0[7];
  assign _0273_ = _0043_ & _0457_;
  assign _0275_ = _0044_ & _0459_;
  assign _0277_ = _0045_ & mscratch_t0[7];
  assign _0279_ = _0046_ & _0463_;
  assign _0281_ = _0047_ & mie_t0[1];
  assign _0283_ = _0048_ & _0469_;
  assign _0285_ = _0049_ & _0471_;
  assign _0287_ = _0050_ & _0473_;
  assign _0290_ = _0055_ & _0498_;
  assign _0507_ = _0054_ & _0505_;
  assign _0292_ = _0055_ & _0507_;
  assign _0294_ = _0057_ & _0513_;
  assign _0296_ = _0057_ & _0520_;
  assign _0298_ = _0057_ & _0529_;
  assign _0300_ = _0056_ & _0541_;
  assign _0302_ = _0058_ & decode_op1_t0;
  assign _0142_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } & _0492_;
  assign _0144_ = { _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_ } & _0003_;
  assign _0146_ = { _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_, _0483_ } & minstret_t0[63:45];
  assign _0148_ = { _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_, _0480_ } & mcycle_t0[31:13];
  assign _0150_ = { _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_, _0482_ } & minstret_t0[31:13];
  assign _0152_ = { _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_, _0304_ } & _0330_;
  assign _0154_ = { _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_ } & mcause_t0[31:13];
  assign _0340_ = { _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_ } & mtvec_t0[31:13];
  assign _0156_ = { _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_, _0526_ } & mscratch_t0[31:13];
  assign _0158_ = { _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_, _0305_ } & _0338_;
  assign _0160_ = { _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_, _0061_ } & _0336_;
  assign _0162_ = { _0483_, _0483_, _0483_ } & minstret_t0[34:32];
  assign _0164_ = { _0480_, _0480_, _0480_ } & mcycle_t0[2:0];
  assign _0166_ = { _0482_, _0482_, _0482_ } & minstret_t0[2:0];
  assign _0168_ = { _0304_, _0304_, _0304_ } & _0346_;
  assign _0170_ = { _0516_, _0516_, _0516_ } & mcause_t0[2:0];
  assign _0356_ = { _0527_, _0527_, _0527_ } & { mtvec_t0[2], 2'h0 };
  assign _0172_ = { _0526_, _0526_, _0526_ } & mscratch_t0[2:0];
  assign _0174_ = { _0305_, _0305_, _0305_ } & _0354_;
  assign _0176_ = { _0061_, _0061_, _0061_ } & _0352_;
  assign _0178_ = _0481_ & mcycle_t0[43];
  assign _0180_ = _0483_ & minstret_t0[43];
  assign _0182_ = _0537_ & mip_t0[2];
  assign _0184_ = _0480_ & mcycle_t0[11];
  assign _0186_ = _0062_ & _0364_;
  assign _0188_ = _0523_ & mepc_t0[11];
  assign _0190_ = _0516_ & mcause_t0[11];
  assign _0192_ = _0527_ & mtvec_t0[11];
  assign _0379_ = _0306_ & _0376_;
  assign _0194_ = _0063_ & _0374_;
  assign _0196_ = _0064_ & _0370_;
  assign _0198_ = _0481_ & mcycle_t0[35];
  assign _0200_ = _0483_ & minstret_t0[35];
  assign _0202_ = _0537_ & mip_t0[0];
  assign _0204_ = _0480_ & mcycle_t0[3];
  assign _0206_ = _0062_ & _0385_;
  assign _0208_ = _0523_ & mepc_t0[3];
  assign _0210_ = _0516_ & mcause_t0[3];
  assign _0212_ = _0527_ & mtvec_t0[3];
  assign _0399_ = _0501_ & mstatus_t0[0];
  assign _0214_ = _0306_ & _0397_;
  assign _0216_ = _0063_ & _0395_;
  assign _0218_ = _0064_ & _0391_;
  assign _0220_ = { _0483_, _0483_, _0483_ } & minstret_t0[38:36];
  assign _0222_ = { _0480_, _0480_, _0480_ } & mcycle_t0[6:4];
  assign _0224_ = { _0482_, _0482_, _0482_ } & minstret_t0[6:4];
  assign _0226_ = { _0304_, _0304_, _0304_ } & _0405_;
  assign _0228_ = { _0516_, _0516_, _0516_ } & mcause_t0[6:4];
  assign _0415_ = { _0527_, _0527_, _0527_ } & mtvec_t0[6:4];
  assign _0230_ = { _0526_, _0526_, _0526_ } & mscratch_t0[6:4];
  assign _0232_ = { _0305_, _0305_, _0305_ } & _0413_;
  assign _0234_ = { _0061_, _0061_, _0061_ } & _0411_;
  assign _0236_ = _0483_ & minstret_t0[44];
  assign _0238_ = _0480_ & mcycle_t0[12];
  assign _0240_ = _0482_ & minstret_t0[12];
  assign _0242_ = _0304_ & _0421_;
  assign _0244_ = _0523_ & mepc_t0[12];
  assign _0246_ = _0516_ & mcause_t0[12];
  assign _0433_ = _0527_ & mtvec_t0[12];
  assign _0248_ = _0063_ & _0431_;
  assign _0250_ = _0061_ & _0427_;
  assign _0252_ = { _0483_, _0483_, _0483_ } & minstret_t0[42:40];
  assign _0254_ = { _0480_, _0480_, _0480_ } & mcycle_t0[10:8];
  assign _0256_ = { _0482_, _0482_, _0482_ } & minstret_t0[10:8];
  assign _0258_ = { _0304_, _0304_, _0304_ } & _0437_;
  assign _0260_ = { _0516_, _0516_, _0516_ } & mcause_t0[10:8];
  assign _0447_ = { _0527_, _0527_, _0527_ } & mtvec_t0[10:8];
  assign _0262_ = { _0526_, _0526_, _0526_ } & mscratch_t0[10:8];
  assign _0264_ = { _0305_, _0305_, _0305_ } & _0445_;
  assign _0266_ = { _0061_, _0061_, _0061_ } & _0443_;
  assign _0268_ = _0481_ & mcycle_t0[39];
  assign _0270_ = _0483_ & minstret_t0[39];
  assign _0272_ = _0537_ & mip_t0[1];
  assign _0274_ = _0480_ & mcycle_t0[7];
  assign _0276_ = _0062_ & _0455_;
  assign _0278_ = _0523_ & mepc_t0[7];
  assign _0280_ = _0516_ & mcause_t0[7];
  assign _0282_ = _0527_ & mtvec_t0[7];
  assign _0469_ = _0501_ & mstatus_t0[1];
  assign _0284_ = _0306_ & _0467_;
  assign _0286_ = _0063_ & _0465_;
  assign _0288_ = _0064_ & _0461_;
  assign _0498_ = activate_trap & mstatus_t0[0];
  assign _0500_ = _0501_ & csr_wr_data_t0[7];
  assign _0291_ = csr_wr_en & _0500_;
  assign _0505_ = return_trap & mstatus_t0[1];
  assign _0509_ = _0501_ & csr_wr_data_t0[3];
  assign _0293_ = csr_wr_en & _0509_;
  assign _0513_ = { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap } & trap_cause_t0;
  assign _0515_ = { _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_, _0516_ } & csr_wr_data_t0;
  assign _0295_ = { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en } & _0515_;
  assign _0520_ = { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap } & { decode_pc_t0[31:2], 2'h0 };
  assign _0522_ = { _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_, _0523_ } & { csr_wr_data_t0[31:2], 2'h0 };
  assign _0297_ = { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en } & _0522_;
  assign _0529_ = { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap } & trap_value_t0;
  assign _0531_ = { _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_ } & csr_wr_data_t0;
  assign _0299_ = { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en } & _0531_;
  assign _0541_ = { return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap } & mepc_t0;
  assign _0301_ = { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap } & { mtvec_t0[31:2], 2'h0 };
  assign _0303_ = { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] } & { 27'h0000000, decode_ir_t0[19:15] };
  assign _0328_ = _0141_ | _0142_;
  assign csr_wr_data_t0 = _0143_ | _0144_;
  assign _0330_ = _0145_ | _0146_;
  assign _0332_ = _0147_ | _0148_;
  assign _0334_ = _0149_ | _0150_;
  assign _0336_ = _0151_ | _0152_;
  assign _0338_ = _0153_ | _0154_;
  assign _0342_ = _0155_ | _0156_;
  assign _0344_ = _0157_ | _0158_;
  assign csr_rd_data_t0[31:13] = _0159_ | _0160_;
  assign _0346_ = _0161_ | _0162_;
  assign _0348_ = _0163_ | _0164_;
  assign _0350_ = _0165_ | _0166_;
  assign _0352_ = _0167_ | _0168_;
  assign _0354_ = _0169_ | _0170_;
  assign _0358_ = _0171_ | _0172_;
  assign _0360_ = _0173_ | _0174_;
  assign csr_rd_data_t0[2:0] = _0175_ | _0176_;
  assign _0362_ = _0177_ | _0178_;
  assign _0364_ = _0179_ | _0180_;
  assign _0366_ = _0181_ | _0182_;
  assign _0368_ = _0183_ | _0184_;
  assign _0370_ = _0185_ | _0186_;
  assign _0372_ = _0187_ | _0188_;
  assign _0374_ = _0189_ | _0190_;
  assign _0376_ = _0191_ | _0192_;
  assign _0381_ = _0193_ | _0194_;
  assign csr_rd_data_t0[11] = _0195_ | _0196_;
  assign _0383_ = _0197_ | _0198_;
  assign _0385_ = _0199_ | _0200_;
  assign _0387_ = _0201_ | _0202_;
  assign _0389_ = _0203_ | _0204_;
  assign _0391_ = _0205_ | _0206_;
  assign _0393_ = _0207_ | _0208_;
  assign _0395_ = _0209_ | _0210_;
  assign _0397_ = _0211_ | _0212_;
  assign _0401_ = _0213_ | _0214_;
  assign _0403_ = _0215_ | _0216_;
  assign csr_rd_data_t0[3] = _0217_ | _0218_;
  assign _0405_ = _0219_ | _0220_;
  assign _0407_ = _0221_ | _0222_;
  assign _0409_ = _0223_ | _0224_;
  assign _0411_ = _0225_ | _0226_;
  assign _0413_ = _0227_ | _0228_;
  assign _0417_ = _0229_ | _0230_;
  assign _0419_ = _0231_ | _0232_;
  assign csr_rd_data_t0[6:4] = _0233_ | _0234_;
  assign _0421_ = _0235_ | _0236_;
  assign _0423_ = _0237_ | _0238_;
  assign _0425_ = _0239_ | _0240_;
  assign _0427_ = _0241_ | _0242_;
  assign _0429_ = _0243_ | _0244_;
  assign _0431_ = _0245_ | _0246_;
  assign _0435_ = _0247_ | _0248_;
  assign csr_rd_data_t0[12] = _0249_ | _0250_;
  assign _0437_ = _0251_ | _0252_;
  assign _0439_ = _0253_ | _0254_;
  assign _0441_ = _0255_ | _0256_;
  assign _0443_ = _0257_ | _0258_;
  assign _0445_ = _0259_ | _0260_;
  assign _0449_ = _0261_ | _0262_;
  assign _0451_ = _0263_ | _0264_;
  assign csr_rd_data_t0[10:8] = _0265_ | _0266_;
  assign _0453_ = _0267_ | _0268_;
  assign _0455_ = _0269_ | _0270_;
  assign _0457_ = _0271_ | _0272_;
  assign _0459_ = _0273_ | _0274_;
  assign _0461_ = _0275_ | _0276_;
  assign _0463_ = _0277_ | _0278_;
  assign _0465_ = _0279_ | _0280_;
  assign _0467_ = _0281_ | _0282_;
  assign _0471_ = _0283_ | _0284_;
  assign _0473_ = _0285_ | _0286_;
  assign csr_rd_data_t0[7] = _0287_ | _0288_;
  assign _0503_ = _0290_ | _0291_;
  assign _0511_ = _0292_ | _0293_;
  assign _0518_ = _0294_ | _0295_;
  assign _0525_ = _0296_ | _0297_;
  assign _0534_ = _0298_ | _0299_;
  assign _0543_ = _0300_ | _0301_;
  assign wr_data_t0 = _0302_ | _0303_;
  assign _0070_ = | mip;
  assign _0071_ = | { csr_wr_en, return_trap, activate_trap };
  assign _0072_ = { _0501_, csr_wr_en } != 2'h1;
  assign _0073_ = | { csr_wr_en, activate_trap };
  assign _0074_ = { _0523_, csr_wr_en } != 2'h1;
  assign _0075_ = { _0516_, csr_wr_en } != 2'h1;
  assign _0076_ = { _0532_, csr_wr_en } != 2'h1;
  assign _0077_ = | { return_trap, activate_trap };
  assign _0078_ = | { csr_rdy, _0486_ };
  assign _0079_ = | { _0479_, _0475_, csr_rdy };
  assign _0080_ = { _0479_, csr_rd_vld } != 2'h2;
  assign _0081_ = { _0475_, _0484_ } != 2'h2;
  assign _0082_ = & { _0070_, rstz };
  assign _0083_ = & { _0071_, _0072_ };
  assign _0084_ = & { _0495_, csr_wr_en };
  assign _0085_ = & { _0527_, csr_wr_en };
  assign _0086_ = & { _0526_, csr_wr_en, rstz };
  assign _0087_ = & { _0074_, _0073_, rstz };
  assign _0088_ = & { _0073_, _0075_, rstz };
  assign _0089_ = & { _0073_, _0076_, rstz };
  assign _0090_ = & { _0077_, rstz };
  assign _0091_ = & { _0079_, _0080_, _0081_ };
  assign _0092_ = | { mip[2], mip[0] };
  assign _0059_ = ~ csr_data;
  assign _0060_ = ~ wr_data;
  assign _0093_ = csr_data_t0 & _0060_;
  assign _0289_ = wr_data_t0 & _0059_;
  assign _0095_ = csr_data_t0 & wr_data_t0;
  assign _0326_ = _0093_ | _0289_;
  assign _0492_ = _0326_ | _0095_;
  assign _0304_ = _0481_ | _0483_;
  assign _0305_ = _0523_ | _0516_;
  assign _0306_ = _0495_ | _0527_;
  assign _0061_ = | { _0304_, _0532_, _0482_, _0480_ };
  assign _0062_ = | { _0483_, _0482_, _0481_ };
  assign _0063_ = | { _0526_, _0523_, _0516_ };
  assign _0064_ = | { _0537_, _0532_, _0483_, _0482_, _0481_, _0480_ };
  assign _0327_ = _0536_ ? _0491_ : wr_data;
  assign csr_wr_data = _0535_ ? _0002_ : _0327_;
  assign _0329_ = _0483_ ? minstret[63:45] : mcycle[63:45];
  assign _0331_ = _0480_ ? mcycle[31:13] : mtval[31:13];
  assign _0333_ = _0482_ ? minstret[31:13] : _0331_;
  assign _0335_ = _0304_ ? _0329_ : _0333_;
  assign _0337_ = _0516_ ? mcause[31:13] : mepc[31:13];
  assign _0339_ = _0527_ ? mtvec[31:13] : 19'h00000;
  assign _0341_ = _0526_ ? mscratch[31:13] : _0339_;
  assign _0343_ = _0305_ ? _0337_ : _0341_;
  assign csr_rd_data[31:13] = _0061_ ? _0335_ : _0343_;
  assign _0345_ = _0483_ ? minstret[34:32] : mcycle[34:32];
  assign _0347_ = _0480_ ? mcycle[2:0] : mtval[2:0];
  assign _0349_ = _0482_ ? minstret[2:0] : _0347_;
  assign _0351_ = _0304_ ? _0345_ : _0349_;
  assign _0353_ = _0516_ ? mcause[2:0] : mepc[2:0];
  assign _0355_ = _0527_ ? { mtvec[2], 2'h0 } : 3'h0;
  assign _0357_ = _0526_ ? mscratch[2:0] : _0355_;
  assign _0359_ = _0305_ ? _0353_ : _0357_;
  assign csr_rd_data[2:0] = _0061_ ? _0351_ : _0359_;
  assign _0361_ = _0481_ ? mcycle[43] : minstret[11];
  assign _0363_ = _0483_ ? minstret[43] : _0361_;
  assign _0365_ = _0537_ ? mip[2] : mtval[11];
  assign _0367_ = _0480_ ? mcycle[11] : _0365_;
  assign _0369_ = _0062_ ? _0363_ : _0367_;
  assign _0371_ = _0523_ ? mepc[11] : mscratch[11];
  assign _0373_ = _0516_ ? mcause[11] : _0371_;
  assign _0375_ = _0527_ ? mtvec[11] : mie[2];
  assign _0378_ = _0306_ ? _0375_ : _0377_;
  assign _0380_ = _0063_ ? _0373_ : _0378_;
  assign csr_rd_data[11] = _0064_ ? _0369_ : _0380_;
  assign _0382_ = _0481_ ? mcycle[35] : minstret[3];
  assign _0384_ = _0483_ ? minstret[35] : _0382_;
  assign _0386_ = _0537_ ? mip[0] : mtval[3];
  assign _0388_ = _0480_ ? mcycle[3] : _0386_;
  assign _0390_ = _0062_ ? _0384_ : _0388_;
  assign _0392_ = _0523_ ? mepc[3] : mscratch[3];
  assign _0394_ = _0516_ ? mcause[3] : _0392_;
  assign _0396_ = _0527_ ? mtvec[3] : mie[0];
  assign _0398_ = _0501_ ? mstatus[0] : 1'h0;
  assign _0400_ = _0306_ ? _0396_ : _0398_;
  assign _0402_ = _0063_ ? _0394_ : _0400_;
  assign csr_rd_data[3] = _0064_ ? _0390_ : _0402_;
  assign _0404_ = _0483_ ? minstret[38:36] : mcycle[38:36];
  assign _0406_ = _0480_ ? mcycle[6:4] : mtval[6:4];
  assign _0408_ = _0482_ ? minstret[6:4] : _0406_;
  assign _0410_ = _0304_ ? _0404_ : _0408_;
  assign _0412_ = _0516_ ? mcause[6:4] : mepc[6:4];
  assign _0414_ = _0527_ ? mtvec[6:4] : 3'h0;
  assign _0416_ = _0526_ ? mscratch[6:4] : _0414_;
  assign _0418_ = _0305_ ? _0412_ : _0416_;
  assign csr_rd_data[6:4] = _0061_ ? _0410_ : _0418_;
  assign _0420_ = _0483_ ? minstret[44] : mcycle[44];
  assign _0422_ = _0480_ ? mcycle[12] : mtval[12];
  assign _0424_ = _0482_ ? minstret[12] : _0422_;
  assign _0426_ = _0304_ ? _0420_ : _0424_;
  assign _0428_ = _0523_ ? mepc[12] : mscratch[12];
  assign _0430_ = _0516_ ? mcause[12] : _0428_;
  assign _0377_ = _0501_ ? 1'h1 : 1'h0;
  assign _0432_ = _0527_ ? mtvec[12] : _0377_;
  assign _0434_ = _0063_ ? _0430_ : _0432_;
  assign csr_rd_data[12] = _0061_ ? _0426_ : _0434_;
  assign _0436_ = _0483_ ? minstret[42:40] : mcycle[42:40];
  assign _0438_ = _0480_ ? mcycle[10:8] : mtval[10:8];
  assign _0440_ = _0482_ ? minstret[10:8] : _0438_;
  assign _0442_ = _0304_ ? _0436_ : _0440_;
  assign _0444_ = _0516_ ? mcause[10:8] : mepc[10:8];
  assign _0446_ = _0527_ ? mtvec[10:8] : 3'h0;
  assign _0448_ = _0526_ ? mscratch[10:8] : _0446_;
  assign _0450_ = _0305_ ? _0444_ : _0448_;
  assign csr_rd_data[10:8] = _0061_ ? _0442_ : _0450_;
  assign _0452_ = _0481_ ? mcycle[39] : minstret[7];
  assign _0454_ = _0483_ ? minstret[39] : _0452_;
  assign _0456_ = _0537_ ? mip[1] : mtval[7];
  assign _0458_ = _0480_ ? mcycle[7] : _0456_;
  assign _0460_ = _0062_ ? _0454_ : _0458_;
  assign _0462_ = _0523_ ? mepc[7] : mscratch[7];
  assign _0464_ = _0516_ ? mcause[7] : _0462_;
  assign _0466_ = _0527_ ? mtvec[7] : mie[1];
  assign _0468_ = _0501_ ? mstatus[1] : 1'h0;
  assign _0470_ = _0306_ ? _0466_ : _0468_;
  assign _0472_ = _0063_ ? _0464_ : _0470_;
  assign csr_rd_data[7] = _0064_ ? _0460_ : _0472_;
  assign _0474_ = _0479_ ? _0001_ : _0000_;
  assign next_state = csr_rdy ? 2'h0 : _0474_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mip_t0 */
  always_ff @(posedge clk)
    if (!rstz) mip_t0 <= 3'h0;
    else mip_t0 <= { _0015_, _0011_, _0007_ };
  assign _0065_ = ~ _0082_;
  assign _0137_ = { _0090_, _0090_ } & _0541_[1:0];
  assign _0114_ = _0065_ & core_interrupt_cause_t0[2];
  assign _0115_ = _0065_ & core_interrupt_cause_t0[3];
  assign _0138_ = { _0021_, _0021_ } & trap_handle_t0[1:0];
  assign _0324_ = _0137_ | _0138_;
  reg \core_interrupt_cause_t0_reg[2] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_t0_reg[2]  */
  always_ff @(posedge clk)
    if (_0092_) \core_interrupt_cause_t0_reg[2]  <= 1'h0;
    else \core_interrupt_cause_t0_reg[2]  <= _0114_;
  assign core_interrupt_cause_t0[2] = \core_interrupt_cause_t0_reg[2] ;
  reg \core_interrupt_cause_t0_reg[3] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_t0_reg[3]  */
  always_ff @(posedge clk)
    if (mip[2]) \core_interrupt_cause_t0_reg[3]  <= 1'h0;
    else \core_interrupt_cause_t0_reg[3]  <= _0115_;
  assign core_interrupt_cause_t0[3] = \core_interrupt_cause_t0_reg[3] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle_t0[1:0] */
  always_ff @(posedge clk)
    if (activate_trap) trap_handle_t0[1:0] <= 2'h0;
    else trap_handle_t0[1:0] <= _0324_;
  assign _0066_ = ~ _0083_;
  assign _0067_ = ~ _0084_;
  assign _0068_ = ~ _0085_;
  assign _0069_ = ~ _0078_;
  assign _0116_ = { _0083_, _0083_ } & { _0503_, _0511_ };
  assign _0118_ = _0084_ & csr_wr_data_t0[11];
  assign _0120_ = _0084_ & csr_wr_data_t0[7];
  assign _0122_ = _0084_ & csr_wr_data_t0[3];
  assign _0124_ = { _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_, _0085_ } & csr_wr_data_t0[31:2];
  assign _0117_ = { _0066_, _0066_ } & mstatus_t0[1:0];
  assign _0119_ = _0067_ & mie_t0[2];
  assign _0121_ = _0067_ & mie_t0[1];
  assign _0123_ = _0067_ & mie_t0[0];
  assign _0125_ = { _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_, _0068_ } & mtvec_t0[31:2];
  assign _0136_ = _0069_ & regwr_csr_t0;
  assign _0314_ = _0116_ | _0117_;
  assign _0315_ = _0118_ | _0119_;
  assign _0316_ = _0120_ | _0121_;
  assign _0317_ = _0122_ | _0123_;
  assign _0318_ = _0124_ | _0125_;
  reg [1:0] _1089_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _1089_ */
  always_ff @(posedge clk)
    if (!rstz) _1089_ <= 2'h0;
    else _1089_ <= _0314_;
  assign mstatus_t0[1:0] = _1089_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[2] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[2] <= 1'h0;
    else mie_t0[2] <= _0315_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[1] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[1] <= 1'h0;
    else mie_t0[1] <= _0316_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[0] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[0] <= 1'h0;
    else mie_t0[0] <= _0317_;
  reg [29:0] _1093_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _1093_ */
  always_ff @(posedge clk)
    if (!rstz) _1093_ <= 30'h00000000;
    else _1093_ <= _0318_;
  assign mtvec_t0[31:2] = _1093_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME regwr_csr_t0 */
  always_ff @(posedge clk)
    if (!rstz) regwr_csr_t0 <= 1'h0;
    else regwr_csr_t0 <= _0136_;
  assign _0476_ = decode_ir[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.22-518.38" */ 3'h2;
  assign _0477_ = decode_ir[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.44-518.60" */ 3'h3;
  assign _0478_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.67-518.86" */ decode_ir[19:15];
  assign _0484_ = csr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30" */ decode_csr;
  assign _0485_ = _0475_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.13-517.39" */ csr_vld;
  assign _0486_ = _0485_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54" */ decode_csr;
  assign _0487_ = _0488_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.20-518.87" */ _0478_;
  assign csr_rd_vld = mcycle_rd_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:523.22-523.54" */ minstret_rd_vld;
  assign csr_rd_en = _0479_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:524.21-524.50" */ csr_rd_vld;
  assign csr_wr_en = csr_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:525.21-525.50" */ csr_wr_vld;
  assign mcycle_wrenl = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:651.24-651.66" */ _0480_;
  assign mcycle_wrenh = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:652.24-652.67" */ _0481_;
  assign minstret_wrenl = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:666.26-666.70" */ _0482_;
  assign minstret_wrenh = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:667.26-667.71" */ _0483_;
  assign _0488_ = _0476_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.21-518.61" */ _0477_;
  assign _0489_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:519.17-519.34" */ decode_ir[11:7];
  assign _0490_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.18-518.88" */ _0487_;
  assign _0491_ = csr_data | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */ wr_data;
  assign _0493_ = mip[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:648.13-648.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:648.9-649.58" */ 4'h7 : 4'hx;
  assign _0494_ = mip[0] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:646.13-646.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:646.9-649.58" */ 4'h3 : _0493_;
  assign _0496_ = return_trap ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.13-628.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.9-631.7" */ 1'h1 : 1'hx;
  assign _0497_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ mstatus[0] : _0496_;
  assign _0499_ = _0501_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data[7] : 1'hx;
  assign _0502_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _0499_ : _0497_;
  assign _0504_ = return_trap ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.13-628.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.9-631.7" */ mstatus[1] : 1'hx;
  assign _0506_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ 1'h0 : _0504_;
  assign _0508_ = _0501_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data[3] : 1'hx;
  assign _0510_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _0508_ : _0506_;
  assign _0512_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ trap_cause : 32'hxxxxxxxx;
  assign _0514_ = _0516_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data : 32'hxxxxxxxx;
  assign _0517_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _0514_ : _0512_;
  assign _0519_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ { decode_pc[31:2], 2'h0 } : 32'hxxxxxxxx;
  assign _0521_ = _0523_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ { csr_wr_data[31:2], 2'h0 } : 32'hxxxxxxxx;
  assign _0524_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _0521_ : _0519_;
  assign _0528_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ trap_value : 32'hxxxxxxxx;
  assign _0530_ = _0532_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data : 32'hxxxxxxxx;
  assign _0533_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _0530_ : _0528_;
  assign _0535_ = decode_ir[13:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:586.3-590.10" */ 2'h3;
  assign _0536_ = decode_ir[13:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:586.3-590.10" */ 2'h2;
  assign _0483_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb82;
  assign _0481_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb80;
  assign _0482_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb02;
  assign _0480_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb00;
  assign _0537_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h344;
  assign _0532_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h343;
  assign _0516_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h342;
  assign _0523_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h341;
  assign _0526_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h340;
  assign _0527_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h305;
  assign _0495_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h304;
  assign _0501_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h300;
  assign _0538_ = return_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.12-536.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.8-541.22" */ 1'h1 : 1'h0;
  assign _0539_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.12-532.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.8-541.22" */ 1'h1 : _0538_;
  assign _0540_ = return_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.12-536.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.8-541.22" */ mepc : 32'hxxxxxxxx;
  assign _0542_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.12-532.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.8-541.22" */ { mtvec[31:2], 2'h0 } : _0540_;
  assign _0544_ = csr_rdy ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:521.12-521.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:521.8-522.22" */ 1'h0 : 1'hx;
  assign _0545_ = _0486_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.8-522.22" */ _0489_ : _0544_;
  assign _0001_ = csr_rd_vld ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:507.9-507.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:507.5-508.24" */ 2'h2 : 2'hx;
  assign _0000_ = _0484_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.5-505.24" */ 2'h1 : 2'hx;
  assign csr_rdy = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ 2'h2;
  assign _0479_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ 2'h1;
  assign _0475_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ state;
  assign _0546_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:643.22-643.28" */ mip;
  assign wr_data = decode_ir[14] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:493.20-493.84" */ { 27'h0000000, decode_ir[19:15] } : decode_op1;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:656.4-665.3" */
  \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  u_hpmcounter0 (
    .clk(clk),
    .count(mcycle),
    .count_t0(mcycle_t0),
    .count_vld(mcycle_rd_vld),
    .count_vld_t0(mcycle_rd_vld_t0),
    .incr(1'h1),
    .incr_t0(1'h0),
    .load_data(csr_wr_data),
    .load_data_t0(csr_wr_data_t0),
    .load_high(mcycle_wrenh),
    .load_high_t0(1'h0),
    .load_low(mcycle_wrenl),
    .load_low_t0(1'h0),
    .rstz(rstz)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:671.4-680.3" */
  \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  u_hpmcounter1 (
    .clk(clk),
    .count(minstret),
    .count_t0(minstret_t0),
    .count_vld(minstret_rd_vld),
    .count_vld_t0(minstret_rd_vld_t0),
    .incr(instret),
    .incr_t0(instret_t0),
    .load_data(csr_wr_data),
    .load_data_t0(csr_wr_data_t0),
    .load_high(minstret_wrenh),
    .load_high_t0(1'h0),
    .load_low(minstret_wrenl),
    .load_low_t0(1'h0),
    .rstz(rstz)
  );
  assign core_interrupt_cause[1:0] = 2'h3;
  assign core_interrupt_cause_t0[1:0] = 2'h0;
  assign core_interrupt_t0 = 1'h0;
  assign csr_rdy_t0 = 1'h0;
  assign mstatus[3:2] = 2'h3;
  assign mstatus_t0[3:2] = 2'h0;
  assign mtvec[1:0] = 2'h0;
  assign mtvec_t0[1:0] = 2'h0;
  assign trap_jump_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_RF" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1723.1-1871.10" */
module kronos_RF(clk, rstz, instr_data, instr_vld, fetch_rdy, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, regwr_data, regwr_sel, regwr_en, fetch_rdy_t0, instr_vld_t0, regrd_rs2_en_t0, immediate_t0, instr_data_t0, regrd_rs1_t0, regrd_rs2_t0, regrd_rs1_en_t0
, regwr_data_t0, regwr_en_t0, regwr_sel_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [4:0] _0000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0001_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire [3:0] _0006_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire [3:0] _0007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0008_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0010_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire [31:0] _0047_;
  wire [31:0] _0048_;
  wire [31:0] _0049_;
  wire [31:0] _0050_;
  wire [31:0] _0051_;
  wire [31:0] _0052_;
  wire [31:0] _0053_;
  wire [31:0] _0054_;
  wire [31:0] _0055_;
  wire [31:0] _0056_;
  wire [31:0] _0057_;
  wire [31:0] _0058_;
  wire [31:0] _0059_;
  wire [31:0] _0060_;
  wire [31:0] _0061_;
  wire [11:0] _0062_;
  wire [7:0] _0063_;
  wire _0064_;
  wire _0065_;
  wire [3:0] _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire [31:0] _0125_;
  wire [31:0] _0126_;
  wire [31:0] _0127_;
  wire [31:0] _0128_;
  wire _0129_;
  wire _0130_;
  wire [10:0] _0131_;
  wire [10:0] _0132_;
  wire [20:0] _0133_;
  wire [20:0] _0134_;
  wire [31:0] _0135_;
  wire [31:0] _0136_;
  wire [31:0] _0137_;
  wire [31:0] _0138_;
  wire [31:0] _0139_;
  wire [31:0] _0140_;
  wire [31:0] _0141_;
  wire [31:0] _0142_;
  wire [31:0] _0143_;
  wire [31:0] _0144_;
  wire [31:0] _0145_;
  wire [31:0] _0146_;
  wire [31:0] _0147_;
  wire [31:0] _0148_;
  wire [31:0] _0149_;
  wire [31:0] _0150_;
  wire [31:0] _0151_;
  wire [31:0] _0152_;
  wire [31:0] _0153_;
  wire [31:0] _0154_;
  wire [31:0] _0155_;
  wire [31:0] _0156_;
  wire [31:0] _0157_;
  wire [31:0] _0158_;
  wire [31:0] _0159_;
  wire [31:0] _0160_;
  wire [31:0] _0161_;
  wire [31:0] _0162_;
  wire [31:0] _0163_;
  wire [31:0] _0164_;
  wire [31:0] _0165_;
  wire [31:0] _0166_;
  wire [31:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire [31:0] _0170_;
  wire [31:0] _0171_;
  wire [31:0] _0172_;
  wire [31:0] _0173_;
  wire [31:0] _0174_;
  wire [31:0] _0175_;
  wire [31:0] _0176_;
  wire [31:0] _0177_;
  wire [31:0] _0178_;
  wire [31:0] _0179_;
  wire [31:0] _0180_;
  wire [31:0] _0181_;
  wire [31:0] _0182_;
  wire [31:0] _0183_;
  wire [31:0] _0184_;
  wire [31:0] _0185_;
  wire [31:0] _0186_;
  wire [31:0] _0187_;
  wire [31:0] _0188_;
  wire [31:0] _0189_;
  wire [31:0] _0190_;
  wire [31:0] _0191_;
  wire [31:0] _0192_;
  wire [31:0] _0193_;
  wire [31:0] _0194_;
  wire [31:0] _0195_;
  wire [31:0] _0196_;
  wire [31:0] _0197_;
  wire [31:0] _0198_;
  wire [31:0] _0199_;
  wire [31:0] _0200_;
  wire [31:0] _0201_;
  wire [31:0] _0202_;
  wire [31:0] _0203_;
  wire [31:0] _0204_;
  wire [31:0] _0205_;
  wire [31:0] _0206_;
  wire [31:0] _0207_;
  wire [31:0] _0208_;
  wire [31:0] _0209_;
  wire [31:0] _0210_;
  wire [31:0] _0211_;
  wire [31:0] _0212_;
  wire [31:0] _0213_;
  wire [31:0] _0214_;
  wire [31:0] _0215_;
  wire [31:0] _0216_;
  wire [31:0] _0217_;
  wire [31:0] _0218_;
  wire [31:0] _0219_;
  wire [31:0] _0220_;
  wire [31:0] _0221_;
  wire [31:0] _0222_;
  wire [31:0] _0223_;
  wire [31:0] _0224_;
  wire [31:0] _0225_;
  wire [31:0] _0226_;
  wire [31:0] _0227_;
  wire [31:0] _0228_;
  wire [31:0] _0229_;
  wire [31:0] _0230_;
  wire [31:0] _0231_;
  wire [31:0] _0232_;
  wire [31:0] _0233_;
  wire [31:0] _0234_;
  wire [31:0] _0235_;
  wire [31:0] _0236_;
  wire [31:0] _0237_;
  wire [31:0] _0238_;
  wire [31:0] _0239_;
  wire [31:0] _0240_;
  wire [31:0] _0241_;
  wire [31:0] _0242_;
  wire [31:0] _0243_;
  wire [31:0] _0244_;
  wire [31:0] _0245_;
  wire [31:0] _0246_;
  wire [31:0] _0247_;
  wire [31:0] _0248_;
  wire [31:0] _0249_;
  wire [31:0] _0250_;
  wire [31:0] _0251_;
  wire [31:0] _0252_;
  wire [31:0] _0253_;
  wire [31:0] _0254_;
  wire [31:0] _0255_;
  wire [31:0] _0256_;
  wire [31:0] _0257_;
  wire [31:0] _0258_;
  wire [31:0] _0259_;
  wire [31:0] _0260_;
  wire [31:0] _0261_;
  wire [31:0] _0262_;
  wire [31:0] _0263_;
  wire [31:0] _0264_;
  wire [31:0] _0265_;
  wire [31:0] _0266_;
  wire [31:0] _0267_;
  wire [31:0] _0268_;
  wire [31:0] _0269_;
  wire [31:0] _0270_;
  wire [31:0] _0271_;
  wire [31:0] _0272_;
  wire [31:0] _0273_;
  wire [31:0] _0274_;
  wire [31:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire [31:0] _0278_;
  wire [31:0] _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire [31:0] _0282_;
  wire [31:0] _0283_;
  wire [31:0] _0284_;
  wire [31:0] _0285_;
  wire [31:0] _0286_;
  wire [31:0] _0287_;
  wire [31:0] _0288_;
  wire [31:0] _0289_;
  wire [31:0] _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire [31:0] _0300_;
  wire [31:0] _0301_;
  wire [31:0] _0302_;
  wire [31:0] _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire [31:0] _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire [31:0] _0309_;
  wire [31:0] _0310_;
  wire [31:0] _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire [31:0] _0315_;
  wire [31:0] _0316_;
  wire [31:0] _0317_;
  wire [31:0] _0318_;
  wire [31:0] _0319_;
  wire [31:0] _0320_;
  wire [31:0] _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  wire [31:0] _0328_;
  wire [31:0] _0329_;
  wire [31:0] _0330_;
  wire [11:0] _0331_;
  wire [11:0] _0332_;
  wire [7:0] _0333_;
  wire [7:0] _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire [3:0] _0339_;
  wire [3:0] _0340_;
  wire _0341_;
  wire _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [10:0] _0345_;
  wire [20:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [31:0] _0356_;
  wire [31:0] _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.16-1791.46" */
  wire _0384_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.52-1791.81" */
  wire _0385_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.88-1791.117" */
  wire _0386_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.15-1795.43" */
  wire _0387_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.49-1795.79" */
  wire _0388_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.22-1831.50" */
  wire _0389_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.58-1831.74" */
  wire _0390_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.80-1831.96" */
  wire _0391_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.103-1831.119" */
  wire _0392_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.69-1833.96" */
  wire _0393_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16" */
  wire _0394_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.26-1844.42" */
  wire _0395_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16" */
  wire _0396_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.26-1850.42" */
  wire _0397_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28" */
  wire _0398_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28" */
  wire _0399_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34" */
  wire _0400_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43" */
  wire _0401_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43" */
  wire _0402_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31" */
  wire _0403_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32" */
  wire _0404_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.15-1791.82" */
  wire _0405_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32" */
  wire _0406_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27" */
  wire _0407_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.57-1831.97" */
  wire _0408_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.56-1831.120" */
  wire _0409_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.32-1833.97" */
  wire _0410_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.31-1833.133" */
  wire _0411_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.30-1833.167" */
  wire _0412_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.29-1833.203" */
  wire _0413_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.28-1833.240" */
  wire _0414_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.28-1834.90" */
  wire _0415_;
  wire [31:0] _0416_;
  /* cellift = 32'd1 */
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  /* cellift = 32'd1 */
  wire [31:0] _0419_;
  wire [31:0] _0420_;
  /* cellift = 32'd1 */
  wire [31:0] _0421_;
  wire [31:0] _0422_;
  /* cellift = 32'd1 */
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  /* cellift = 32'd1 */
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  /* cellift = 32'd1 */
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  /* cellift = 32'd1 */
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  /* cellift = 32'd1 */
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  /* cellift = 32'd1 */
  wire [31:0] _0433_;
  wire [31:0] _0434_;
  /* cellift = 32'd1 */
  wire [31:0] _0435_;
  wire [31:0] _0436_;
  /* cellift = 32'd1 */
  wire [31:0] _0437_;
  wire [31:0] _0438_;
  /* cellift = 32'd1 */
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  /* cellift = 32'd1 */
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  /* cellift = 32'd1 */
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  /* cellift = 32'd1 */
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  /* cellift = 32'd1 */
  wire [31:0] _0447_;
  wire [31:0] _0448_;
  /* cellift = 32'd1 */
  wire [31:0] _0449_;
  wire [31:0] _0450_;
  /* cellift = 32'd1 */
  wire [31:0] _0451_;
  wire [31:0] _0452_;
  /* cellift = 32'd1 */
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  /* cellift = 32'd1 */
  wire [31:0] _0455_;
  wire [31:0] _0456_;
  /* cellift = 32'd1 */
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  /* cellift = 32'd1 */
  wire [31:0] _0459_;
  wire [31:0] _0460_;
  /* cellift = 32'd1 */
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  /* cellift = 32'd1 */
  wire [31:0] _0463_;
  wire [31:0] _0464_;
  /* cellift = 32'd1 */
  wire [31:0] _0465_;
  wire [31:0] _0466_;
  /* cellift = 32'd1 */
  wire [31:0] _0467_;
  wire [31:0] _0468_;
  /* cellift = 32'd1 */
  wire [31:0] _0469_;
  wire [31:0] _0470_;
  /* cellift = 32'd1 */
  wire [31:0] _0471_;
  wire [31:0] _0472_;
  /* cellift = 32'd1 */
  wire [31:0] _0473_;
  wire [31:0] _0474_;
  /* cellift = 32'd1 */
  wire [31:0] _0475_;
  wire [31:0] _0476_;
  /* cellift = 32'd1 */
  wire [31:0] _0477_;
  wire [31:0] _0478_;
  /* cellift = 32'd1 */
  wire [31:0] _0479_;
  wire [31:0] _0480_;
  /* cellift = 32'd1 */
  wire [31:0] _0481_;
  wire [31:0] _0482_;
  /* cellift = 32'd1 */
  wire [31:0] _0483_;
  wire [31:0] _0484_;
  /* cellift = 32'd1 */
  wire [31:0] _0485_;
  wire [31:0] _0486_;
  /* cellift = 32'd1 */
  wire [31:0] _0487_;
  wire [31:0] _0488_;
  /* cellift = 32'd1 */
  wire [31:0] _0489_;
  wire [31:0] _0490_;
  /* cellift = 32'd1 */
  wire [31:0] _0491_;
  wire [31:0] _0492_;
  /* cellift = 32'd1 */
  wire [31:0] _0493_;
  wire [31:0] _0494_;
  /* cellift = 32'd1 */
  wire [31:0] _0495_;
  wire [31:0] _0496_;
  /* cellift = 32'd1 */
  wire [31:0] _0497_;
  wire [31:0] _0498_;
  /* cellift = 32'd1 */
  wire [31:0] _0499_;
  wire [31:0] _0500_;
  /* cellift = 32'd1 */
  wire [31:0] _0501_;
  wire [31:0] _0502_;
  /* cellift = 32'd1 */
  wire [31:0] _0503_;
  wire [31:0] _0504_;
  /* cellift = 32'd1 */
  wire [31:0] _0505_;
  wire [31:0] _0506_;
  /* cellift = 32'd1 */
  wire [31:0] _0507_;
  wire [31:0] _0508_;
  /* cellift = 32'd1 */
  wire [31:0] _0509_;
  wire [31:0] _0510_;
  /* cellift = 32'd1 */
  wire [31:0] _0511_;
  wire [31:0] _0512_;
  /* cellift = 32'd1 */
  wire [31:0] _0513_;
  wire [31:0] _0514_;
  /* cellift = 32'd1 */
  wire [31:0] _0515_;
  wire [31:0] _0516_;
  /* cellift = 32'd1 */
  wire [31:0] _0517_;
  wire [31:0] _0518_;
  /* cellift = 32'd1 */
  wire [31:0] _0519_;
  wire [31:0] _0520_;
  /* cellift = 32'd1 */
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  /* cellift = 32'd1 */
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  /* cellift = 32'd1 */
  wire [31:0] _0525_;
  wire [31:0] _0526_;
  /* cellift = 32'd1 */
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  /* cellift = 32'd1 */
  wire [31:0] _0529_;
  wire [31:0] _0530_;
  /* cellift = 32'd1 */
  wire [31:0] _0531_;
  wire [31:0] _0532_;
  /* cellift = 32'd1 */
  wire [31:0] _0533_;
  wire [31:0] _0534_;
  /* cellift = 32'd1 */
  wire [31:0] _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1847.18-1847.21" */
  wire [31:0] _0568_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1847.18-1847.21" */
  wire [31:0] _0569_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1853.18-1853.21" */
  wire [31:0] _0570_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1853.18-1853.21" */
  wire [31:0] _0571_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.29" */
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire [31:0] _0576_;
  /* cellift = 32'd1 */
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  /* cellift = 32'd1 */
  wire [31:0] _0579_;
  wire [31:0] _0580_;
  /* cellift = 32'd1 */
  wire [31:0] _0581_;
  wire [31:0] _0582_;
  /* cellift = 32'd1 */
  wire [31:0] _0583_;
  wire [31:0] _0584_;
  /* cellift = 32'd1 */
  wire [31:0] _0585_;
  wire [31:0] _0586_;
  /* cellift = 32'd1 */
  wire [31:0] _0587_;
  wire [31:0] _0588_;
  /* cellift = 32'd1 */
  wire [31:0] _0589_;
  wire [31:0] _0590_;
  /* cellift = 32'd1 */
  wire [31:0] _0591_;
  wire [31:0] _0592_;
  /* cellift = 32'd1 */
  wire [31:0] _0593_;
  wire [31:0] _0594_;
  /* cellift = 32'd1 */
  wire [31:0] _0595_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1760.6-1760.10" */
  wire ImmA;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1760.6-1760.10" */
  wire ImmA_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1764.12-1764.16" */
  wire [7:0] ImmE;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1764.12-1764.16" */
  wire [7:0] ImmE_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1765.13-1765.17" */
  wire [11:0] ImmF;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1765.13-1765.17" */
  wire [11:0] ImmF_t0;
  reg [31:0] \REG[0] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[0]_t0 ;
  reg [31:0] \REG[10] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[10]_t0 ;
  reg [31:0] \REG[11] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[11]_t0 ;
  reg [31:0] \REG[12] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[12]_t0 ;
  reg [31:0] \REG[13] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[13]_t0 ;
  reg [31:0] \REG[14] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[14]_t0 ;
  reg [31:0] \REG[15] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[15]_t0 ;
  reg [31:0] \REG[16] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[16]_t0 ;
  reg [31:0] \REG[17] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[17]_t0 ;
  reg [31:0] \REG[18] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[18]_t0 ;
  reg [31:0] \REG[19] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[19]_t0 ;
  reg [31:0] \REG[1] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[1]_t0 ;
  reg [31:0] \REG[20] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[20]_t0 ;
  reg [31:0] \REG[21] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[21]_t0 ;
  reg [31:0] \REG[22] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[22]_t0 ;
  reg [31:0] \REG[23] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[23]_t0 ;
  reg [31:0] \REG[24] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[24]_t0 ;
  reg [31:0] \REG[25] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[25]_t0 ;
  reg [31:0] \REG[26] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[26]_t0 ;
  reg [31:0] \REG[27] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[27]_t0 ;
  reg [31:0] \REG[28] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[28]_t0 ;
  reg [31:0] \REG[29] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[29]_t0 ;
  reg [31:0] \REG[2] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[2]_t0 ;
  reg [31:0] \REG[30] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[30]_t0 ;
  reg [31:0] \REG[31] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[31]_t0 ;
  reg [31:0] \REG[3] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[3]_t0 ;
  reg [31:0] \REG[4] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[4]_t0 ;
  reg [31:0] \REG[5] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[5]_t0 ;
  reg [31:0] \REG[6] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[6]_t0 ;
  reg [31:0] \REG[7] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[7]_t0 ;
  reg [31:0] \REG[8] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[8]_t0 ;
  reg [31:0] \REG[9] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[9]_t0 ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1738.13-1738.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1773.7-1773.16" */
  wire csr_regrd;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1742.13-1742.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1771.6-1771.14" */
  wire format_B;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1768.6-1768.14" */
  wire format_I;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1769.6-1769.14" */
  wire format_J;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1770.6-1770.14" */
  wire format_S;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1772.6-1772.14" */
  wire format_U;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1743.20-1743.29" */
  output [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  output [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1740.20-1740.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1752.7-1752.16" */
  wire instr_rdy;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1741.13-1741.22" */
  input instr_vld;
  wire instr_vld;
  /* cellift = 32'd1 */
  input instr_vld_t0;
  wire instr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1774.7-1774.22" */
  wire is_regrd_rs1_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1775.7-1775.22" */
  wire is_regrd_rs2_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1753.12-1753.19" */
  reg [4:0] reg_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1754.12-1754.19" */
  reg [4:0] reg_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1751.6-1751.13" */
  reg reg_vld;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1744.20-1744.29" */
  output [31:0] regrd_rs1;
  reg [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1746.13-1746.25" */
  output regrd_rs1_en;
  reg regrd_rs1_en;
  /* cellift = 32'd1 */
  output regrd_rs1_en_t0;
  reg regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs1_t0;
  reg [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1745.20-1745.29" */
  output [31:0] regrd_rs2;
  reg [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1747.13-1747.25" */
  output regrd_rs2_en;
  reg regrd_rs2_en;
  /* cellift = 32'd1 */
  output regrd_rs2_en_t0;
  reg regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs2_t0;
  reg [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1748.20-1748.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1750.13-1750.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1749.19-1749.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1739.13-1739.17" */
  input rstz;
  wire rstz;
  assign _0012_ = ~ _0073_;
  assign _0013_ = ~ _0074_;
  assign _0014_ = ~ _0075_;
  assign _0015_ = ~ _0567_;
  assign _0016_ = ~ _0566_;
  assign _0017_ = ~ _0565_;
  assign _0018_ = ~ _0564_;
  assign _0019_ = ~ _0563_;
  assign _0020_ = ~ _0562_;
  assign _0021_ = ~ _0561_;
  assign _0022_ = ~ _0560_;
  assign _0023_ = ~ _0559_;
  assign _0024_ = ~ _0558_;
  assign _0025_ = ~ _0557_;
  assign _0026_ = ~ _0556_;
  assign _0027_ = ~ _0555_;
  assign _0028_ = ~ _0554_;
  assign _0029_ = ~ _0553_;
  assign _0030_ = ~ _0552_;
  assign _0031_ = ~ _0551_;
  assign _0032_ = ~ _0550_;
  assign _0033_ = ~ _0549_;
  assign _0034_ = ~ _0548_;
  assign _0035_ = ~ _0547_;
  assign _0036_ = ~ _0546_;
  assign _0037_ = ~ _0545_;
  assign _0038_ = ~ _0544_;
  assign _0039_ = ~ _0543_;
  assign _0040_ = ~ _0542_;
  assign _0041_ = ~ _0541_;
  assign _0042_ = ~ _0540_;
  assign _0043_ = ~ _0539_;
  assign _0044_ = ~ _0538_;
  assign _0045_ = ~ _0537_;
  assign _0046_ = ~ _0536_;
  assign _0125_ = { _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_, _0073_ } & _0595_;
  assign _0127_ = { _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_, _0074_ } & _0585_;
  assign _0133_ = { _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_ } & { ImmF_t0, ImmE_t0, ImmA_t0 };
  assign _0135_ = { _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_ } & _0002_;
  assign _0137_ = { _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_ } & _0002_;
  assign _0139_ = { _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_ } & _0002_;
  assign _0141_ = { _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_ } & _0002_;
  assign _0143_ = { _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_, _0563_ } & _0002_;
  assign _0145_ = { _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_, _0562_ } & _0002_;
  assign _0147_ = { _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_, _0561_ } & _0002_;
  assign _0149_ = { _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_, _0560_ } & _0002_;
  assign _0151_ = { _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_, _0559_ } & _0002_;
  assign _0153_ = { _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_, _0558_ } & _0002_;
  assign _0155_ = { _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_, _0557_ } & _0002_;
  assign _0157_ = { _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_, _0556_ } & _0002_;
  assign _0159_ = { _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_, _0555_ } & _0002_;
  assign _0161_ = { _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_, _0554_ } & _0002_;
  assign _0163_ = { _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_, _0553_ } & _0002_;
  assign _0165_ = { _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_, _0552_ } & _0002_;
  assign _0167_ = { _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_, _0551_ } & _0002_;
  assign _0169_ = { _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_, _0550_ } & _0002_;
  assign _0171_ = { _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_, _0549_ } & _0002_;
  assign _0173_ = { _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_, _0548_ } & _0002_;
  assign _0175_ = { _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_, _0547_ } & _0002_;
  assign _0177_ = { _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_, _0546_ } & _0002_;
  assign _0179_ = { _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_, _0545_ } & _0002_;
  assign _0181_ = { _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_, _0544_ } & _0002_;
  assign _0183_ = { _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_, _0543_ } & _0002_;
  assign _0185_ = { _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_, _0542_ } & _0002_;
  assign _0187_ = { _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_, _0541_ } & _0002_;
  assign _0189_ = { _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_ } & _0002_;
  assign _0191_ = { _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_ } & _0002_;
  assign _0193_ = { _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_ } & _0002_;
  assign _0195_ = { _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_ } & _0002_;
  assign _0197_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } & _0002_;
  assign _0126_ = { _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_, _0012_ } & regrd_rs1_t0;
  assign _0128_ = { _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_ } & regrd_rs2_t0;
  assign _0129_ = _0014_ & regrd_rs1_en_t0;
  assign _0130_ = _0014_ & regrd_rs2_en_t0;
  assign _0134_ = { _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_ } & { immediate_t0[31:12], immediate_t0[0] };
  assign _0136_ = { _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_ } & \REG[9]_t0 ;
  assign _0138_ = { _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_ } & \REG[8]_t0 ;
  assign _0140_ = { _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_ } & \REG[7]_t0 ;
  assign _0142_ = { _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_ } & \REG[6]_t0 ;
  assign _0144_ = { _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_ } & \REG[5]_t0 ;
  assign _0146_ = { _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_ } & \REG[4]_t0 ;
  assign _0148_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & \REG[3]_t0 ;
  assign _0150_ = { _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_ } & \REG[31]_t0 ;
  assign _0152_ = { _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_ } & \REG[30]_t0 ;
  assign _0154_ = { _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_ } & \REG[2]_t0 ;
  assign _0156_ = { _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_ } & \REG[29]_t0 ;
  assign _0158_ = { _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_ } & \REG[28]_t0 ;
  assign _0160_ = { _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_ } & \REG[27]_t0 ;
  assign _0162_ = { _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_ } & \REG[26]_t0 ;
  assign _0164_ = { _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_ } & \REG[25]_t0 ;
  assign _0166_ = { _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_ } & \REG[24]_t0 ;
  assign _0168_ = { _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_ } & \REG[23]_t0 ;
  assign _0170_ = { _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_ } & \REG[22]_t0 ;
  assign _0172_ = { _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_ } & \REG[21]_t0 ;
  assign _0174_ = { _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_ } & \REG[20]_t0 ;
  assign _0176_ = { _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_ } & \REG[1]_t0 ;
  assign _0178_ = { _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_ } & \REG[19]_t0 ;
  assign _0180_ = { _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_ } & \REG[18]_t0 ;
  assign _0182_ = { _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_ } & \REG[17]_t0 ;
  assign _0184_ = { _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_ } & \REG[16]_t0 ;
  assign _0186_ = { _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_ } & \REG[15]_t0 ;
  assign _0188_ = { _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_ } & \REG[14]_t0 ;
  assign _0190_ = { _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_ } & \REG[13]_t0 ;
  assign _0192_ = { _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_ } & \REG[12]_t0 ;
  assign _0194_ = { _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_ } & \REG[11]_t0 ;
  assign _0196_ = { _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_ } & \REG[10]_t0 ;
  assign _0198_ = { _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_ } & \REG[0]_t0 ;
  assign _0343_ = _0125_ | _0126_;
  assign _0344_ = _0127_ | _0128_;
  assign _0346_ = _0133_ | _0134_;
  assign _0347_ = _0135_ | _0136_;
  assign _0348_ = _0137_ | _0138_;
  assign _0349_ = _0139_ | _0140_;
  assign _0350_ = _0141_ | _0142_;
  assign _0351_ = _0143_ | _0144_;
  assign _0352_ = _0145_ | _0146_;
  assign _0353_ = _0147_ | _0148_;
  assign _0354_ = _0149_ | _0150_;
  assign _0355_ = _0151_ | _0152_;
  assign _0356_ = _0153_ | _0154_;
  assign _0357_ = _0155_ | _0156_;
  assign _0358_ = _0157_ | _0158_;
  assign _0359_ = _0159_ | _0160_;
  assign _0360_ = _0161_ | _0162_;
  assign _0361_ = _0163_ | _0164_;
  assign _0362_ = _0165_ | _0166_;
  assign _0363_ = _0167_ | _0168_;
  assign _0364_ = _0169_ | _0170_;
  assign _0365_ = _0171_ | _0172_;
  assign _0366_ = _0173_ | _0174_;
  assign _0367_ = _0175_ | _0176_;
  assign _0368_ = _0177_ | _0178_;
  assign _0369_ = _0179_ | _0180_;
  assign _0370_ = _0181_ | _0182_;
  assign _0371_ = _0183_ | _0184_;
  assign _0372_ = _0185_ | _0186_;
  assign _0373_ = _0187_ | _0188_;
  assign _0374_ = _0189_ | _0190_;
  assign _0375_ = _0191_ | _0192_;
  assign _0376_ = _0193_ | _0194_;
  assign _0377_ = _0195_ | _0196_;
  assign _0378_ = _0197_ | _0198_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_t0 */
  always_ff @(posedge clk)
    regrd_rs1_t0 <= _0343_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_t0 */
  always_ff @(posedge clk)
    regrd_rs2_t0 <= _0344_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_en_t0 */
  always_ff @(posedge clk)
    regrd_rs1_en_t0 <= _0129_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_en_t0 */
  always_ff @(posedge clk)
    regrd_rs2_en_t0 <= _0130_;
  reg [20:0] _0742_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _0742_ */
  always_ff @(posedge clk)
    _0742_ <= _0346_;
  assign { immediate_t0[31:12], immediate_t0[0] } = _0742_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[9]_t0  */
  always_ff @(posedge clk)
    \REG[9]_t0  <= _0347_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[8]_t0  */
  always_ff @(posedge clk)
    \REG[8]_t0  <= _0348_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[7]_t0  */
  always_ff @(posedge clk)
    \REG[7]_t0  <= _0349_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[6]_t0  */
  always_ff @(posedge clk)
    \REG[6]_t0  <= _0350_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[5]_t0  */
  always_ff @(posedge clk)
    \REG[5]_t0  <= _0351_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[4]_t0  */
  always_ff @(posedge clk)
    \REG[4]_t0  <= _0352_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[3]_t0  */
  always_ff @(posedge clk)
    \REG[3]_t0  <= _0353_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[31]_t0  */
  always_ff @(posedge clk)
    \REG[31]_t0  <= _0354_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[30]_t0  */
  always_ff @(posedge clk)
    \REG[30]_t0  <= _0355_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[2]_t0  */
  always_ff @(posedge clk)
    \REG[2]_t0  <= _0356_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[29]_t0  */
  always_ff @(posedge clk)
    \REG[29]_t0  <= _0357_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[28]_t0  */
  always_ff @(posedge clk)
    \REG[28]_t0  <= _0358_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[27]_t0  */
  always_ff @(posedge clk)
    \REG[27]_t0  <= _0359_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[26]_t0  */
  always_ff @(posedge clk)
    \REG[26]_t0  <= _0360_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[25]_t0  */
  always_ff @(posedge clk)
    \REG[25]_t0  <= _0361_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[24]_t0  */
  always_ff @(posedge clk)
    \REG[24]_t0  <= _0362_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[23]_t0  */
  always_ff @(posedge clk)
    \REG[23]_t0  <= _0363_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[22]_t0  */
  always_ff @(posedge clk)
    \REG[22]_t0  <= _0364_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[21]_t0  */
  always_ff @(posedge clk)
    \REG[21]_t0  <= _0365_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[20]_t0  */
  always_ff @(posedge clk)
    \REG[20]_t0  <= _0366_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[1]_t0  */
  always_ff @(posedge clk)
    \REG[1]_t0  <= _0367_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[19]_t0  */
  always_ff @(posedge clk)
    \REG[19]_t0  <= _0368_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[18]_t0  */
  always_ff @(posedge clk)
    \REG[18]_t0  <= _0369_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[17]_t0  */
  always_ff @(posedge clk)
    \REG[17]_t0  <= _0370_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[16]_t0  */
  always_ff @(posedge clk)
    \REG[16]_t0  <= _0371_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[15]_t0  */
  always_ff @(posedge clk)
    \REG[15]_t0  <= _0372_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[14]_t0  */
  always_ff @(posedge clk)
    \REG[14]_t0  <= _0373_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[13]_t0  */
  always_ff @(posedge clk)
    \REG[13]_t0  <= _0374_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[12]_t0  */
  always_ff @(posedge clk)
    \REG[12]_t0  <= _0375_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[11]_t0  */
  always_ff @(posedge clk)
    \REG[11]_t0  <= _0376_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[10]_t0  */
  always_ff @(posedge clk)
    \REG[10]_t0  <= _0377_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[0]_t0  */
  always_ff @(posedge clk)
    \REG[0]_t0  <= _0378_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1 */
  always_ff @(posedge clk)
    if (_0073_) regrd_rs1 <= _0594_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2 */
  always_ff @(posedge clk)
    if (_0074_) regrd_rs2 <= _0584_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_en */
  always_ff @(posedge clk)
    if (_0075_) regrd_rs1_en <= is_regrd_rs1_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_en */
  always_ff @(posedge clk)
    if (_0075_) regrd_rs2_en <= is_regrd_rs2_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_vld */
  always_ff @(posedge clk)
    if (!rstz) reg_vld <= 1'h0;
    else if (_0076_) reg_vld <= _0575_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs1 */
  always_ff @(posedge clk)
    if (_0075_) reg_rs1 <= instr_data[19:15];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs2 */
  always_ff @(posedge clk)
    if (_0075_) reg_rs2 <= instr_data[24:20];
  reg [10:0] _0782_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _0782_ */
  always_ff @(posedge clk)
    if (_0075_)
      if (format_U) _0782_ <= 11'h000;
      else _0782_ <= { _0008_, instr_data[30:25], _0006_ };
  assign immediate[11:1] = _0782_;
  reg [20:0] _0783_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _0783_ */
  always_ff @(posedge clk)
    if (_0075_) _0783_ <= { ImmF, ImmE, ImmA };
  assign { immediate[31:12], immediate[0] } = _0783_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[9]  */
  always_ff @(posedge clk)
    if (_0567_) \REG[9]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[8]  */
  always_ff @(posedge clk)
    if (_0566_) \REG[8]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[7]  */
  always_ff @(posedge clk)
    if (_0565_) \REG[7]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[6]  */
  always_ff @(posedge clk)
    if (_0564_) \REG[6]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[5]  */
  always_ff @(posedge clk)
    if (_0563_) \REG[5]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[4]  */
  always_ff @(posedge clk)
    if (_0562_) \REG[4]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[3]  */
  always_ff @(posedge clk)
    if (_0561_) \REG[3]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[31]  */
  always_ff @(posedge clk)
    if (_0560_) \REG[31]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[30]  */
  always_ff @(posedge clk)
    if (_0559_) \REG[30]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[2]  */
  always_ff @(posedge clk)
    if (_0558_) \REG[2]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[29]  */
  always_ff @(posedge clk)
    if (_0557_) \REG[29]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[28]  */
  always_ff @(posedge clk)
    if (_0556_) \REG[28]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[27]  */
  always_ff @(posedge clk)
    if (_0555_) \REG[27]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[26]  */
  always_ff @(posedge clk)
    if (_0554_) \REG[26]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[25]  */
  always_ff @(posedge clk)
    if (_0553_) \REG[25]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[24]  */
  always_ff @(posedge clk)
    if (_0552_) \REG[24]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[23]  */
  always_ff @(posedge clk)
    if (_0551_) \REG[23]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[22]  */
  always_ff @(posedge clk)
    if (_0550_) \REG[22]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[21]  */
  always_ff @(posedge clk)
    if (_0549_) \REG[21]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[20]  */
  always_ff @(posedge clk)
    if (_0548_) \REG[20]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[1]  */
  always_ff @(posedge clk)
    if (_0547_) \REG[1]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[19]  */
  always_ff @(posedge clk)
    if (_0546_) \REG[19]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[18]  */
  always_ff @(posedge clk)
    if (_0545_) \REG[18]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[17]  */
  always_ff @(posedge clk)
    if (_0544_) \REG[17]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[16]  */
  always_ff @(posedge clk)
    if (_0543_) \REG[16]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[15]  */
  always_ff @(posedge clk)
    if (_0542_) \REG[15]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[14]  */
  always_ff @(posedge clk)
    if (_0541_) \REG[14]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[13]  */
  always_ff @(posedge clk)
    if (_0540_) \REG[13]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[12]  */
  always_ff @(posedge clk)
    if (_0539_) \REG[12]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[11]  */
  always_ff @(posedge clk)
    if (_0538_) \REG[11]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[10]  */
  always_ff @(posedge clk)
    if (_0537_) \REG[10]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[0]  */
  always_ff @(posedge clk)
    if (_0536_) \REG[0]  <= _0001_;
  assign _0379_ = ~ _0000_[0];
  assign _0380_ = ~ _0000_[1];
  assign _0381_ = ~ _0000_[2];
  assign _0382_ = ~ _0000_[3];
  assign _0383_ = ~ _0000_[4];
  assign _0077_ = _0379_ & _0380_;
  assign _0078_ = _0382_ & _0383_;
  assign _0079_ = _0381_ & _0078_;
  assign _0080_ = _0077_ & _0079_;
  assign _0081_ = _0000_[0] & _0380_;
  assign _0082_ = _0081_ & _0079_;
  assign _0083_ = _0379_ & _0000_[1];
  assign _0084_ = _0083_ & _0079_;
  assign _0085_ = _0000_[0] & _0000_[1];
  assign _0086_ = _0085_ & _0079_;
  assign _0087_ = _0000_[2] & _0078_;
  assign _0088_ = _0077_ & _0087_;
  assign _0089_ = _0081_ & _0087_;
  assign _0090_ = _0083_ & _0087_;
  assign _0091_ = _0085_ & _0087_;
  assign _0092_ = _0000_[3] & _0383_;
  assign _0093_ = _0381_ & _0092_;
  assign _0094_ = _0077_ & _0093_;
  assign _0095_ = _0081_ & _0093_;
  assign _0096_ = _0083_ & _0093_;
  assign _0097_ = _0085_ & _0093_;
  assign _0098_ = _0000_[2] & _0092_;
  assign _0099_ = _0077_ & _0098_;
  assign _0100_ = _0081_ & _0098_;
  assign _0101_ = _0083_ & _0098_;
  assign _0102_ = _0085_ & _0098_;
  assign _0103_ = _0382_ & _0000_[4];
  assign _0104_ = _0381_ & _0103_;
  assign _0105_ = _0077_ & _0104_;
  assign _0106_ = _0081_ & _0104_;
  assign _0107_ = _0083_ & _0104_;
  assign _0108_ = _0085_ & _0104_;
  assign _0109_ = _0000_[2] & _0103_;
  assign _0110_ = _0077_ & _0109_;
  assign _0111_ = _0081_ & _0109_;
  assign _0112_ = _0083_ & _0109_;
  assign _0113_ = _0085_ & _0109_;
  assign _0114_ = _0000_[3] & _0000_[4];
  assign _0115_ = _0381_ & _0114_;
  assign _0116_ = _0077_ & _0115_;
  assign _0117_ = _0081_ & _0115_;
  assign _0118_ = _0083_ & _0115_;
  assign _0119_ = _0085_ & _0115_;
  assign _0120_ = _0000_[2] & _0114_;
  assign _0121_ = _0077_ & _0120_;
  assign _0122_ = _0081_ & _0120_;
  assign _0123_ = _0083_ & _0120_;
  assign _0124_ = _0085_ & _0120_;
  assign _0047_ = ~ { instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24] };
  assign _0048_ = ~ { instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23] };
  assign _0049_ = ~ { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] };
  assign _0050_ = ~ { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] };
  assign _0051_ = ~ { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] };
  assign _0052_ = ~ { instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19] };
  assign _0053_ = ~ { instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18] };
  assign _0054_ = ~ { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] };
  assign _0055_ = ~ { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] };
  assign _0056_ = ~ { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] };
  assign _0057_ = ~ { _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_ };
  assign _0058_ = ~ { _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_, _0396_ };
  assign _0059_ = ~ { _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_ };
  assign _0060_ = ~ { _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_ };
  assign _0061_ = ~ { _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_, _0394_ };
  assign _0062_ = ~ { format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U };
  assign _0063_ = ~ { _0407_, _0407_, _0407_, _0407_, _0407_, _0407_, _0407_, _0407_ };
  assign _0064_ = ~ format_J;
  assign _0065_ = ~ format_B;
  assign _0066_ = ~ { _0406_, _0406_, _0406_, _0406_ };
  assign _0067_ = ~ format_I;
  assign _0199_ = _0047_ & _0417_;
  assign _0201_ = _0048_ & _0421_;
  assign _0203_ = _0048_ & _0425_;
  assign _0205_ = _0049_ & _0429_;
  assign _0207_ = _0049_ & _0433_;
  assign _0209_ = _0049_ & _0437_;
  assign _0211_ = _0049_ & _0441_;
  assign _0213_ = _0050_ & _0445_;
  assign _0215_ = _0050_ & _0449_;
  assign _0217_ = _0050_ & _0453_;
  assign _0219_ = _0050_ & _0457_;
  assign _0221_ = _0050_ & _0461_;
  assign _0223_ = _0050_ & _0465_;
  assign _0225_ = _0050_ & _0469_;
  assign _0227_ = _0050_ & _0473_;
  assign _0229_ = _0051_ & \REG[0]_t0 ;
  assign _0231_ = _0051_ & \REG[20]_t0 ;
  assign _0233_ = _0051_ & \REG[22]_t0 ;
  assign _0235_ = _0051_ & \REG[24]_t0 ;
  assign _0237_ = _0051_ & \REG[26]_t0 ;
  assign _0239_ = _0051_ & \REG[28]_t0 ;
  assign _0241_ = _0051_ & \REG[30]_t0 ;
  assign _0243_ = _0051_ & \REG[2]_t0 ;
  assign _0245_ = _0051_ & \REG[4]_t0 ;
  assign _0247_ = _0051_ & \REG[6]_t0 ;
  assign _0249_ = _0051_ & \REG[8]_t0 ;
  assign _0251_ = _0051_ & \REG[10]_t0 ;
  assign _0253_ = _0051_ & \REG[12]_t0 ;
  assign _0255_ = _0051_ & \REG[14]_t0 ;
  assign _0257_ = _0051_ & \REG[16]_t0 ;
  assign _0259_ = _0051_ & \REG[18]_t0 ;
  assign _0261_ = _0052_ & _0477_;
  assign _0263_ = _0053_ & _0481_;
  assign _0265_ = _0053_ & _0485_;
  assign _0267_ = _0054_ & _0489_;
  assign _0269_ = _0054_ & _0493_;
  assign _0271_ = _0054_ & _0497_;
  assign _0273_ = _0054_ & _0501_;
  assign _0275_ = _0055_ & _0505_;
  assign _0277_ = _0055_ & _0509_;
  assign _0279_ = _0055_ & _0513_;
  assign _0281_ = _0055_ & _0517_;
  assign _0283_ = _0055_ & _0521_;
  assign _0285_ = _0055_ & _0525_;
  assign _0287_ = _0055_ & _0529_;
  assign _0289_ = _0055_ & _0533_;
  assign _0291_ = _0056_ & \REG[0]_t0 ;
  assign _0293_ = _0056_ & \REG[20]_t0 ;
  assign _0295_ = _0056_ & \REG[22]_t0 ;
  assign _0297_ = _0056_ & \REG[24]_t0 ;
  assign _0299_ = _0056_ & \REG[26]_t0 ;
  assign _0301_ = _0056_ & \REG[28]_t0 ;
  assign _0303_ = _0056_ & \REG[30]_t0 ;
  assign _0305_ = _0056_ & \REG[2]_t0 ;
  assign _0307_ = _0056_ & \REG[4]_t0 ;
  assign _0309_ = _0056_ & \REG[6]_t0 ;
  assign _0311_ = _0056_ & \REG[8]_t0 ;
  assign _0313_ = _0056_ & \REG[10]_t0 ;
  assign _0315_ = _0056_ & \REG[12]_t0 ;
  assign _0317_ = _0056_ & \REG[14]_t0 ;
  assign _0319_ = _0056_ & \REG[16]_t0 ;
  assign _0321_ = _0056_ & \REG[18]_t0 ;
  assign _0323_ = _0057_ & _0571_;
  assign _0583_ = _0058_ & _0581_;
  assign _0325_ = _0059_ & _0579_;
  assign _0327_ = _0060_ & _0569_;
  assign _0593_ = _0061_ & _0591_;
  assign _0329_ = _0059_ & _0589_;
  assign _0331_ = _0062_ & { instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31] };
  assign _0333_ = _0063_ & { instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31] };
  assign _0335_ = _0064_ & instr_data_t0[31];
  assign _0337_ = _0065_ & _0011_;
  assign _0339_ = _0066_ & instr_data_t0[11:8];
  assign _0341_ = _0067_ & _0005_;
  assign _0200_ = { instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24] } & _0419_;
  assign _0202_ = { instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23] } & _0423_;
  assign _0204_ = { instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23] } & _0427_;
  assign _0206_ = { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] } & _0431_;
  assign _0208_ = { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] } & _0435_;
  assign _0210_ = { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] } & _0439_;
  assign _0212_ = { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] } & _0443_;
  assign _0214_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0447_;
  assign _0216_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0451_;
  assign _0218_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0455_;
  assign _0220_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0459_;
  assign _0222_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0463_;
  assign _0224_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0467_;
  assign _0226_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0471_;
  assign _0228_ = { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] } & _0475_;
  assign _0230_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[1]_t0 ;
  assign _0232_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[21]_t0 ;
  assign _0234_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[23]_t0 ;
  assign _0236_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[25]_t0 ;
  assign _0238_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[27]_t0 ;
  assign _0240_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[29]_t0 ;
  assign _0242_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[31]_t0 ;
  assign _0244_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[3]_t0 ;
  assign _0246_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[5]_t0 ;
  assign _0248_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[7]_t0 ;
  assign _0250_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[9]_t0 ;
  assign _0252_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[11]_t0 ;
  assign _0254_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[13]_t0 ;
  assign _0256_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[15]_t0 ;
  assign _0258_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[17]_t0 ;
  assign _0260_ = { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] } & \REG[19]_t0 ;
  assign _0262_ = { instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19] } & _0479_;
  assign _0264_ = { instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18] } & _0483_;
  assign _0266_ = { instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18] } & _0487_;
  assign _0268_ = { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] } & _0491_;
  assign _0270_ = { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] } & _0495_;
  assign _0272_ = { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] } & _0499_;
  assign _0274_ = { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] } & _0503_;
  assign _0276_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0507_;
  assign _0278_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0511_;
  assign _0280_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0515_;
  assign _0282_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0519_;
  assign _0284_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0523_;
  assign _0286_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0527_;
  assign _0288_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0531_;
  assign _0290_ = { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] } & _0535_;
  assign _0292_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[1]_t0 ;
  assign _0294_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[21]_t0 ;
  assign _0296_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[23]_t0 ;
  assign _0298_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[25]_t0 ;
  assign _0300_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[27]_t0 ;
  assign _0302_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[29]_t0 ;
  assign _0304_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[31]_t0 ;
  assign _0306_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[3]_t0 ;
  assign _0308_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[5]_t0 ;
  assign _0310_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[7]_t0 ;
  assign _0312_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[9]_t0 ;
  assign _0314_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[11]_t0 ;
  assign _0316_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[13]_t0 ;
  assign _0318_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[15]_t0 ;
  assign _0320_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[17]_t0 ;
  assign _0322_ = { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] } & \REG[19]_t0 ;
  assign _0002_ = { regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en } & regwr_data_t0;
  assign _0577_ = { _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_, _0399_ } & regwr_data_t0;
  assign _0579_ = { _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_ } & _0577_;
  assign _0324_ = { _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_, _0402_ } & regwr_data_t0;
  assign _0326_ = { _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_ } & _0583_;
  assign _0587_ = { _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_, _0398_ } & regwr_data_t0;
  assign _0589_ = { _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_, _0403_ } & _0587_;
  assign _0328_ = { _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_, _0401_ } & regwr_data_t0;
  assign _0330_ = { _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_, _0400_ } & _0593_;
  assign _0332_ = { format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U } & instr_data_t0[31:20];
  assign _0334_ = { _0407_, _0407_, _0407_, _0407_, _0407_, _0407_, _0407_, _0407_ } & instr_data_t0[19:12];
  assign _0336_ = format_J & instr_data_t0[20];
  assign _0338_ = format_B & instr_data_t0[7];
  assign _0340_ = { _0406_, _0406_, _0406_, _0406_ } & instr_data_t0[24:21];
  assign _0005_ = format_S & instr_data_t0[7];
  assign _0342_ = format_I & instr_data_t0[20];
  assign _0571_ = _0199_ | _0200_;
  assign _0417_ = _0201_ | _0202_;
  assign _0419_ = _0203_ | _0204_;
  assign _0421_ = _0205_ | _0206_;
  assign _0423_ = _0207_ | _0208_;
  assign _0425_ = _0209_ | _0210_;
  assign _0427_ = _0211_ | _0212_;
  assign _0429_ = _0213_ | _0214_;
  assign _0431_ = _0215_ | _0216_;
  assign _0433_ = _0217_ | _0218_;
  assign _0435_ = _0219_ | _0220_;
  assign _0437_ = _0221_ | _0222_;
  assign _0439_ = _0223_ | _0224_;
  assign _0441_ = _0225_ | _0226_;
  assign _0443_ = _0227_ | _0228_;
  assign _0445_ = _0229_ | _0230_;
  assign _0465_ = _0231_ | _0232_;
  assign _0467_ = _0233_ | _0234_;
  assign _0469_ = _0235_ | _0236_;
  assign _0471_ = _0237_ | _0238_;
  assign _0473_ = _0239_ | _0240_;
  assign _0475_ = _0241_ | _0242_;
  assign _0447_ = _0243_ | _0244_;
  assign _0449_ = _0245_ | _0246_;
  assign _0451_ = _0247_ | _0248_;
  assign _0453_ = _0249_ | _0250_;
  assign _0455_ = _0251_ | _0252_;
  assign _0457_ = _0253_ | _0254_;
  assign _0459_ = _0255_ | _0256_;
  assign _0461_ = _0257_ | _0258_;
  assign _0463_ = _0259_ | _0260_;
  assign _0569_ = _0261_ | _0262_;
  assign _0477_ = _0263_ | _0264_;
  assign _0479_ = _0265_ | _0266_;
  assign _0481_ = _0267_ | _0268_;
  assign _0483_ = _0269_ | _0270_;
  assign _0485_ = _0271_ | _0272_;
  assign _0487_ = _0273_ | _0274_;
  assign _0489_ = _0275_ | _0276_;
  assign _0491_ = _0277_ | _0278_;
  assign _0493_ = _0279_ | _0280_;
  assign _0495_ = _0281_ | _0282_;
  assign _0497_ = _0283_ | _0284_;
  assign _0499_ = _0285_ | _0286_;
  assign _0501_ = _0287_ | _0288_;
  assign _0503_ = _0289_ | _0290_;
  assign _0505_ = _0291_ | _0292_;
  assign _0525_ = _0293_ | _0294_;
  assign _0527_ = _0295_ | _0296_;
  assign _0529_ = _0297_ | _0298_;
  assign _0531_ = _0299_ | _0300_;
  assign _0533_ = _0301_ | _0302_;
  assign _0535_ = _0303_ | _0304_;
  assign _0507_ = _0305_ | _0306_;
  assign _0509_ = _0307_ | _0308_;
  assign _0511_ = _0309_ | _0310_;
  assign _0513_ = _0311_ | _0312_;
  assign _0515_ = _0313_ | _0314_;
  assign _0517_ = _0315_ | _0316_;
  assign _0519_ = _0317_ | _0318_;
  assign _0521_ = _0319_ | _0320_;
  assign _0523_ = _0321_ | _0322_;
  assign _0581_ = _0323_ | _0324_;
  assign _0585_ = _0325_ | _0326_;
  assign _0591_ = _0327_ | _0328_;
  assign _0595_ = _0329_ | _0330_;
  assign ImmF_t0 = _0331_ | _0332_;
  assign ImmE_t0 = _0333_ | _0334_;
  assign _0011_ = _0335_ | _0336_;
  assign _0009_ = _0337_ | _0338_;
  assign _0007_ = _0339_ | _0340_;
  assign ImmA_t0 = _0341_ | _0342_;
  assign _0068_ = | { _0403_, _0400_ };
  assign _0069_ = { _0398_, _0403_, _0400_ } != 3'h2;
  assign _0070_ = { _0399_, _0403_, _0400_ } != 3'h2;
  assign _0071_ = | { _0404_, _0403_, _0400_ };
  assign _0072_ = { _0403_, _0400_ } != 2'h2;
  assign _0073_ = & { _0069_, _0068_, rstz };
  assign _0074_ = & { _0068_, _0070_, rstz };
  assign _0075_ = & { _0400_, rstz };
  assign _0076_ = & { _0072_, _0071_ };
  assign _0131_ = { _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_, _0075_ } & { _0009_, instr_data_t0[30:25], _0007_ };
  assign _0132_ = { _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_ } & immediate_t0[11:1];
  assign _0345_ = _0131_ | _0132_;
  reg [10:0] _1126_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _1126_ */
  always_ff @(posedge clk)
    if (format_U) _1126_ <= 11'h000;
    else _1126_ <= _0345_;
  assign immediate_t0[11:1] = _1126_;
  assign format_J = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1792.14-1792.42" */ 5'h1b;
  assign _0387_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.15-1795.43" */ 5'h0d;
  assign _0388_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.49-1795.79" */ 5'h05;
  assign _0389_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.22-1831.50" */ 5'h1c;
  assign _0390_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.58-1831.74" */ 3'h1;
  assign _0391_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.80-1831.96" */ 3'h2;
  assign _0392_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.103-1831.119" */ 3'h3;
  assign _0384_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.33-1833.63" */ 5'h04;
  assign _0385_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.103-1833.132" */ 5'h19;
  assign _0386_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.173-1833.202" */ instr_data[6:2];
  assign _0393_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.29-1834.56" */ 5'h0c;
  assign format_B = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.62-1834.89" */ 5'h18;
  assign format_S = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.96-1834.126" */ 5'h08;
  assign _0394_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16" */ instr_data[19:15];
  assign _0395_ = instr_data[19:15] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.26-1844.42" */ regwr_sel;
  assign _0396_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16" */ instr_data[24:20];
  assign _0397_ = instr_data[24:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.26-1850.42" */ regwr_sel;
  assign _0398_ = reg_rs1 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28" */ regwr_sel;
  assign _0399_ = reg_rs2 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28" */ regwr_sel;
  assign csr_regrd = _0389_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.21-1831.121" */ _0409_;
  assign _0400_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34" */ instr_rdy;
  assign _0401_ = regwr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43" */ _0395_;
  assign _0402_ = regwr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43" */ _0397_;
  assign _0403_ = reg_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31" */ regwr_en;
  assign _0404_ = reg_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32" */ fetch_rdy;
  assign _0405_ = _0384_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.15-1791.82" */ _0385_;
  assign format_I = _0405_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.14-1791.118" */ _0386_;
  assign format_U = _0387_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.14-1795.80" */ _0388_;
  assign _0406_ = format_I || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32" */ format_J;
  assign _0407_ = format_U || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27" */ format_J;
  assign _0408_ = _0390_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.57-1831.97" */ _0391_;
  assign _0409_ = _0408_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.56-1831.120" */ _0392_;
  assign _0410_ = _0384_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.32-1833.97" */ _0393_;
  assign _0411_ = _0410_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.31-1833.133" */ _0385_;
  assign _0412_ = _0411_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.30-1833.167" */ format_B;
  assign _0413_ = _0412_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.29-1833.203" */ _0386_;
  assign _0414_ = _0413_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.28-1833.240" */ format_S;
  assign is_regrd_rs1_en = _0414_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.27-1833.254" */ csr_regrd;
  assign _0415_ = _0393_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.28-1834.90" */ format_B;
  assign is_regrd_rs2_en = _0415_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.27-1834.127" */ format_S;
  assign _0570_ = instr_data[24] ? _0418_ : _0416_;
  assign _0416_ = instr_data[23] ? _0422_ : _0420_;
  assign _0418_ = instr_data[23] ? _0426_ : _0424_;
  assign _0420_ = instr_data[22] ? _0430_ : _0428_;
  assign _0422_ = instr_data[22] ? _0434_ : _0432_;
  assign _0424_ = instr_data[22] ? _0438_ : _0436_;
  assign _0426_ = instr_data[22] ? _0442_ : _0440_;
  assign _0428_ = instr_data[21] ? _0446_ : _0444_;
  assign _0430_ = instr_data[21] ? _0450_ : _0448_;
  assign _0432_ = instr_data[21] ? _0454_ : _0452_;
  assign _0434_ = instr_data[21] ? _0458_ : _0456_;
  assign _0436_ = instr_data[21] ? _0462_ : _0460_;
  assign _0438_ = instr_data[21] ? _0466_ : _0464_;
  assign _0440_ = instr_data[21] ? _0470_ : _0468_;
  assign _0442_ = instr_data[21] ? _0474_ : _0472_;
  assign _0444_ = instr_data[20] ? \REG[1]  : \REG[0] ;
  assign _0464_ = instr_data[20] ? \REG[21]  : \REG[20] ;
  assign _0466_ = instr_data[20] ? \REG[23]  : \REG[22] ;
  assign _0468_ = instr_data[20] ? \REG[25]  : \REG[24] ;
  assign _0470_ = instr_data[20] ? \REG[27]  : \REG[26] ;
  assign _0472_ = instr_data[20] ? \REG[29]  : \REG[28] ;
  assign _0474_ = instr_data[20] ? \REG[31]  : \REG[30] ;
  assign _0446_ = instr_data[20] ? \REG[3]  : \REG[2] ;
  assign _0448_ = instr_data[20] ? \REG[5]  : \REG[4] ;
  assign _0450_ = instr_data[20] ? \REG[7]  : \REG[6] ;
  assign _0452_ = instr_data[20] ? \REG[9]  : \REG[8] ;
  assign _0454_ = instr_data[20] ? \REG[11]  : \REG[10] ;
  assign _0456_ = instr_data[20] ? \REG[13]  : \REG[12] ;
  assign _0458_ = instr_data[20] ? \REG[15]  : \REG[14] ;
  assign _0460_ = instr_data[20] ? \REG[17]  : \REG[16] ;
  assign _0462_ = instr_data[20] ? \REG[19]  : \REG[18] ;
  assign _0568_ = instr_data[19] ? _0478_ : _0476_;
  assign _0476_ = instr_data[18] ? _0482_ : _0480_;
  assign _0478_ = instr_data[18] ? _0486_ : _0484_;
  assign _0480_ = instr_data[17] ? _0490_ : _0488_;
  assign _0482_ = instr_data[17] ? _0494_ : _0492_;
  assign _0484_ = instr_data[17] ? _0498_ : _0496_;
  assign _0486_ = instr_data[17] ? _0502_ : _0500_;
  assign _0488_ = instr_data[16] ? _0506_ : _0504_;
  assign _0490_ = instr_data[16] ? _0510_ : _0508_;
  assign _0492_ = instr_data[16] ? _0514_ : _0512_;
  assign _0494_ = instr_data[16] ? _0518_ : _0516_;
  assign _0496_ = instr_data[16] ? _0522_ : _0520_;
  assign _0498_ = instr_data[16] ? _0526_ : _0524_;
  assign _0500_ = instr_data[16] ? _0530_ : _0528_;
  assign _0502_ = instr_data[16] ? _0534_ : _0532_;
  assign _0504_ = instr_data[15] ? \REG[1]  : \REG[0] ;
  assign _0524_ = instr_data[15] ? \REG[21]  : \REG[20] ;
  assign _0526_ = instr_data[15] ? \REG[23]  : \REG[22] ;
  assign _0528_ = instr_data[15] ? \REG[25]  : \REG[24] ;
  assign _0530_ = instr_data[15] ? \REG[27]  : \REG[26] ;
  assign _0532_ = instr_data[15] ? \REG[29]  : \REG[28] ;
  assign _0534_ = instr_data[15] ? \REG[31]  : \REG[30] ;
  assign _0506_ = instr_data[15] ? \REG[3]  : \REG[2] ;
  assign _0508_ = instr_data[15] ? \REG[5]  : \REG[4] ;
  assign _0510_ = instr_data[15] ? \REG[7]  : \REG[6] ;
  assign _0512_ = instr_data[15] ? \REG[9]  : \REG[8] ;
  assign _0514_ = instr_data[15] ? \REG[11]  : \REG[10] ;
  assign _0516_ = instr_data[15] ? \REG[13]  : \REG[12] ;
  assign _0518_ = instr_data[15] ? \REG[15]  : \REG[14] ;
  assign _0520_ = instr_data[15] ? \REG[17]  : \REG[16] ;
  assign _0522_ = instr_data[15] ? \REG[19]  : \REG[18] ;
  assign _0536_ = _0080_ & _0003_[31];
  assign _0537_ = _0096_ & _0003_[31];
  assign _0538_ = _0097_ & _0003_[31];
  assign _0539_ = _0099_ & _0003_[31];
  assign _0540_ = _0100_ & _0003_[31];
  assign _0541_ = _0101_ & _0003_[31];
  assign _0542_ = _0102_ & _0003_[31];
  assign _0543_ = _0105_ & _0003_[31];
  assign _0544_ = _0106_ & _0003_[31];
  assign _0545_ = _0107_ & _0003_[31];
  assign _0546_ = _0108_ & _0003_[31];
  assign _0547_ = _0082_ & _0003_[31];
  assign _0548_ = _0110_ & _0003_[31];
  assign _0549_ = _0111_ & _0003_[31];
  assign _0550_ = _0112_ & _0003_[31];
  assign _0551_ = _0113_ & _0003_[31];
  assign _0552_ = _0116_ & _0003_[31];
  assign _0553_ = _0117_ & _0003_[31];
  assign _0554_ = _0118_ & _0003_[31];
  assign _0555_ = _0119_ & _0003_[31];
  assign _0556_ = _0121_ & _0003_[31];
  assign _0557_ = _0122_ & _0003_[31];
  assign _0558_ = _0084_ & _0003_[31];
  assign _0559_ = _0123_ & _0003_[31];
  assign _0560_ = _0124_ & _0003_[31];
  assign _0561_ = _0086_ & _0003_[31];
  assign _0562_ = _0088_ & _0003_[31];
  assign _0563_ = _0089_ & _0003_[31];
  assign _0564_ = _0090_ & _0003_[31];
  assign _0565_ = _0091_ & _0003_[31];
  assign _0566_ = _0094_ & _0003_[31];
  assign _0567_ = _0095_ & _0003_[31];
  assign _0572_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.29" */ reg_vld;
  assign instr_rdy = _0572_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.41" */ fetch_rdy;
  assign _0003_[31] = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ 1'h1 : 1'h0;
  assign _0001_ = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ regwr_data : 32'hxxxxxxxx;
  assign _0000_ = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ regwr_sel : 5'hxx;
  assign _0573_ = _0404_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.8-1866.20" */ 1'h0 : 1'hx;
  assign _0574_ = _0403_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ 1'hx : _0573_;
  assign _0575_ = _0400_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ 1'h1 : _0574_;
  assign _0576_ = _0399_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.4-1863.29" */ regwr_data : 32'hxxxxxxxx;
  assign _0578_ = _0403_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ _0576_ : 32'hxxxxxxxx;
  assign _0580_ = _0402_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.9-1853.27" */ regwr_data : _0570_;
  assign _0582_ = _0396_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.4-1853.27" */ 32'd0 : _0580_;
  assign _0584_ = _0400_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ _0582_ : _0578_;
  assign _0586_ = _0398_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.4-1861.29" */ regwr_data : 32'hxxxxxxxx;
  assign _0588_ = _0403_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ _0586_ : 32'hxxxxxxxx;
  assign _0590_ = _0401_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.9-1847.27" */ regwr_data : _0568_;
  assign _0592_ = _0394_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.4-1847.27" */ 32'd0 : _0590_;
  assign _0594_ = _0400_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ _0592_ : _0588_;
  assign ImmF = format_U ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1824.7-1824.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1824.3-1827.23" */ instr_data[31:20] : { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] };
  assign ImmE = _0407_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.3-1823.22" */ instr_data[19:12] : { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] };
  assign _0010_ = format_J ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1816.12-1816.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1816.8-1819.16" */ instr_data[20] : instr_data[31];
  assign _0008_ = format_B ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1814.12-1814.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1814.8-1819.16" */ instr_data[7] : _0010_;
  assign _0006_ = _0406_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.8-1807.20" */ instr_data[24:21] : instr_data[11:8];
  assign _0004_ = format_S ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1798.12-1798.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1798.8-1801.16" */ instr_data[7] : 1'h0;
  assign ImmA = format_I ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1796.7-1796.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1796.3-1801.16" */ instr_data[20] : _0004_;
  assign _0003_[30:0] = { _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31] };
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_alu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1.1-98.10" */
module kronos_alu(op1, op2, aluop, result, aluop_t0, op1_t0, op2_t0, result_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */
  wire [32:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */
  wire [32:0] _001_;
  wire [32:0] _002_;
  wire [32:0] _003_;
  wire [32:0] _004_;
  wire [31:0] _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire [31:0] _008_;
  wire [31:0] _009_;
  wire [31:0] _010_;
  wire _011_;
  wire [31:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire [31:0] _019_;
  wire _020_;
  wire _021_;
  wire [32:0] _022_;
  wire [32:0] _023_;
  wire [32:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire [31:0] _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire [31:0] _041_;
  wire _042_;
  wire _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  wire [31:0] _046_;
  wire [31:0] _047_;
  wire [31:0] _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [32:0] _058_;
  wire [32:0] _059_;
  wire [32:0] _060_;
  wire [32:0] _061_;
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire [32:0] _064_;
  wire [32:0] _065_;
  wire [32:0] _066_;
  wire [32:0] _067_;
  wire [32:0] _068_;
  wire [32:0] _069_;
  wire [31:0] _070_;
  /* cellift = 32'd1 */
  wire [31:0] _071_;
  wire [31:0] _072_;
  /* cellift = 32'd1 */
  wire [31:0] _073_;
  wire [31:0] _074_;
  /* cellift = 32'd1 */
  wire [31:0] _075_;
  wire [31:0] _076_;
  /* cellift = 32'd1 */
  wire [31:0] _077_;
  wire _078_;
  wire [2:0] _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire [1:0] _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:34.6-34.12" */
  wire R_sign;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:34.6-34.12" */
  wire R_sign_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:30.13-30.20" */
  wire [31:0] adder_B;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:30.13-30.20" */
  wire [31:0] adder_B_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:9.19-9.24" */
  input [3:0] aluop;
  wire [3:0] aluop;
  /* cellift = 32'd1 */
  input [3:0] aluop_t0;
  wire [3:0] aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:21.7-21.10" */
  wire cin;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:31.6-31.10" */
  wire cout;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:31.6-31.10" */
  wire cout_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:38.14-38.18" */
  wire [31:0] data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:38.14-38.18" */
  wire [31:0] data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:7.20-7.23" */
  input [31:0] op1;
  wire [31:0] op1;
  /* cellift = 32'd1 */
  input [31:0] op1_t0;
  wire [31:0] op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:8.20-8.23" */
  input [31:0] op2;
  wire [31:0] op2;
  /* cellift = 32'd1 */
  input [31:0] op2_t0;
  wire [31:0] op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:41.14-41.16" */
  wire [31:0] p0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:41.14-41.16" */
  wire [31:0] p0_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:42.14-42.16" */
  wire [31:0] p1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:42.14-42.16" */
  wire [31:0] p1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:43.14-43.16" */
  wire [31:0] p2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:43.14-43.16" */
  wire [31:0] p2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:44.14-44.16" */
  wire [31:0] p3;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:44.14-44.16" */
  wire [31:0] p3_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:45.14-45.16" */
  wire [31:0] p4;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:45.14-45.16" */
  wire [31:0] p4_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:24.13-24.20" */
  wire [31:0] r_adder;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:24.13-24.20" */
  wire [31:0] r_adder_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:25.13-25.18" */
  wire [31:0] r_and;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:25.13-25.18" */
  wire [31:0] r_and_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:37.6-37.12" */
  wire r_comp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:37.6-37.12" */
  wire r_comp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:35.6-35.10" */
  wire r_lt;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:35.6-35.10" */
  wire r_lt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:36.6-36.11" */
  wire r_ltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:26.13-26.17" */
  wire [31:0] r_or;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:26.13-26.17" */
  wire [31:0] r_or_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:28.14-28.21" */
  wire [31:0] r_shift;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:28.14-28.21" */
  wire [31:0] r_shift_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:27.13-27.18" */
  wire [31:0] r_xor;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:27.13-27.18" */
  wire [31:0] r_xor_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:10.20-10.26" */
  output [31:0] result;
  wire [31:0] result;
  /* cellift = 32'd1 */
  output [31:0] result_t0;
  wire [31:0] result_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:40.7-40.15" */
  wire shift_in;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:40.7-40.15" */
  wire shift_in_t0;
  assign _000_ = { 1'h0, op1 } + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */ { 1'h0, adder_B };
  assign { cout, R_sign, r_adder[30:0] } = _000_ + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.21-52.62" */ cin;
  assign r_and = op1 & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:55.11-55.20" */ op2;
  assign shift_in = cin & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:73.20-73.33" */ op1[31];
  assign _002_ = ~ { 1'h0, op1_t0 };
  assign _003_ = ~ _001_;
  assign _004_ = ~ { 1'h0, adder_B_t0 };
  assign _022_ = { 1'h0, op1 } & _002_;
  assign _024_ = _000_ & _003_;
  assign _023_ = { 1'h0, adder_B } & _004_;
  assign _066_ = _022_ + _023_;
  assign _068_ = _024_ + { 32'h00000000, cin };
  assign _058_ = { 1'h0, op1 } | { 1'h0, op1_t0 };
  assign _061_ = _000_ | _001_;
  assign _059_ = { 1'h0, adder_B } | { 1'h0, adder_B_t0 };
  assign _067_ = _058_ + _059_;
  assign _069_ = _061_ + { 32'h00000000, cin };
  assign _064_ = _066_ ^ _067_;
  assign _065_ = _068_ ^ _069_;
  assign _060_ = _064_ | { 1'h0, op1_t0 };
  assign { cout_t0, R_sign_t0, r_adder_t0[30:0] } = _065_ | _001_;
  assign _001_ = _060_ | { 1'h0, adder_B_t0 };
  assign _025_ = op1_t0 & op2;
  assign _026_ = op2_t0 & op1;
  assign shift_in_t0 = op1_t0[31] & cin;
  assign _062_ = _025_ | _026_;
  assign r_and_t0 = _062_ | _027_;
  assign _005_ = ~ { _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_ };
  assign _006_ = ~ { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ };
  assign _007_ = ~ { _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_ };
  assign _008_ = ~ { _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_ };
  assign _009_ = ~ { _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_ };
  assign _010_ = ~ { cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin };
  assign _011_ = ~ aluop[0];
  assign _012_ = ~ { aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2] };
  assign _013_ = ~ { op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0] };
  assign _014_ = ~ { op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1] };
  assign _015_ = ~ { op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2] };
  assign _016_ = ~ { op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3] };
  assign _017_ = ~ { op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4] };
  assign _028_ = _005_ & r_or_t0;
  assign _030_ = _006_ & _071_;
  assign _032_ = _007_ & { R_sign_t0, r_adder_t0[30:0] };
  assign _034_ = _008_ & _075_;
  assign _036_ = _009_ & _077_;
  assign _040_ = _010_ & op2_t0;
  assign _042_ = _011_ & r_lt_t0;
  assign _044_ = _012_ & { op1_t0[0], op1_t0[1], op1_t0[2], op1_t0[3], op1_t0[4], op1_t0[5], op1_t0[6], op1_t0[7], op1_t0[8], op1_t0[9], op1_t0[10], op1_t0[11], op1_t0[12], op1_t0[13], op1_t0[14], op1_t0[15], op1_t0[16], op1_t0[17], op1_t0[18], op1_t0[19], op1_t0[20], op1_t0[21], op1_t0[22], op1_t0[23], op1_t0[24], op1_t0[25], op1_t0[26], op1_t0[27], op1_t0[28], op1_t0[29], op1_t0[30], op1_t0[31] };
  assign _046_ = _013_ & data_t0;
  assign _048_ = _014_ & p0_t0;
  assign _050_ = _015_ & p1_t0;
  assign _052_ = _016_ & p2_t0;
  assign _054_ = _017_ & p3_t0;
  assign _056_ = _012_ & { p4_t0[0], p4_t0[1], p4_t0[2], p4_t0[3], p4_t0[4], p4_t0[5], p4_t0[6], p4_t0[7], p4_t0[8], p4_t0[9], p4_t0[10], p4_t0[11], p4_t0[12], p4_t0[13], p4_t0[14], p4_t0[15], p4_t0[16], p4_t0[17], p4_t0[18], p4_t0[19], p4_t0[20], p4_t0[21], p4_t0[22], p4_t0[23], p4_t0[24], p4_t0[25], p4_t0[26], p4_t0[27], p4_t0[28], p4_t0[29], p4_t0[30], p4_t0[31] };
  assign _029_ = { _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_, _081_ } & r_and_t0;
  assign _031_ = { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ } & r_shift_t0;
  assign _033_ = { _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_, _085_ } & { 31'h00000000, r_comp_t0 };
  assign _035_ = { _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_, _083_ } & r_xor_t0;
  assign _037_ = { _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_, _020_ } & _073_;
  assign r_lt_t0 = _021_ & R_sign_t0;
  assign _041_ = { cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin } & op2_t0;
  assign _043_ = aluop[0] & cout_t0;
  assign _045_ = { aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2] } & op1_t0;
  assign _047_ = { op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0] } & { shift_in_t0, data_t0[31:1] };
  assign _049_ = { op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1] } & { shift_in_t0, shift_in_t0, p0_t0[31:2] };
  assign _051_ = { op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2] } & { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p1_t0[31:4] };
  assign _053_ = { op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3] } & { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p2_t0[31:8] };
  assign _055_ = { op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4] } & { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p3_t0[31:16] };
  assign _057_ = { aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2] } & p4_t0;
  assign _071_ = _028_ | _029_;
  assign _073_ = _030_ | _031_;
  assign _075_ = _032_ | _033_;
  assign _077_ = _034_ | _035_;
  assign result_t0 = _036_ | _037_;
  assign adder_B_t0 = _040_ | _041_;
  assign r_comp_t0 = _042_ | _043_;
  assign data_t0 = _044_ | _045_;
  assign p0_t0 = _046_ | _047_;
  assign p1_t0 = _048_ | _049_;
  assign p2_t0 = _050_ | _051_;
  assign p3_t0 = _052_ | _053_;
  assign p4_t0 = _054_ | _055_;
  assign r_shift_t0 = _056_ | _057_;
  assign _021_ = | { _088_, _086_ };
  assign _018_ = ~ op1;
  assign _019_ = ~ op2;
  assign _038_ = op1_t0 & _019_;
  assign _039_ = op2_t0 & _018_;
  assign _027_ = op1_t0 & op2_t0;
  assign _063_ = _038_ | _039_;
  assign r_or_t0 = _063_ | _027_;
  assign _020_ = | { _082_, _081_, _079_ };
  assign _070_ = _081_ ? r_and : r_or;
  assign _072_ = _080_ ? r_shift : _070_;
  assign _074_ = _085_ ? { 31'h00000000, r_comp } : { R_sign, r_adder[30:0] };
  assign _076_ = _083_ ? r_xor : _074_;
  assign result = _020_ ? _072_ : _076_;
  assign _078_ = _087_ ? 1'h1 : 1'h0;
  assign r_lt = _021_ ? R_sign : _078_;
  assign r_xor_t0 = op1_t0 | op2_t0;
  assign cin = aluop[3] || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:46.15-46.35" */ aluop[1];
  assign r_ltu = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:69.11-69.16" */ cout;
  assign r_or = op1 | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:56.10-56.19" */ op2;
  assign _080_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ _079_;
  assign _079_[0] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h1;
  assign _079_[1] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h5;
  assign _079_[2] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'hd;
  assign _081_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h7;
  assign _082_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h6;
  assign _083_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h4;
  assign _085_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ _084_;
  assign _084_[0] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h2;
  assign _084_[1] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h3;
  assign _086_ = { op1[31], op2[31] } == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ 2'h3;
  assign _087_ = { op1[31], op2[31] } == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ 2'h2;
  assign _088_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ { op1[31], op2[31] };
  assign adder_B = cin ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:51.14-51.30" */ _019_ : op2;
  assign r_comp = aluop[0] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:70.13-70.31" */ r_ltu : r_lt;
  assign data = aluop[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:72.17-72.46" */ op1 : { op1[0], op1[1], op1[2], op1[3], op1[4], op1[5], op1[6], op1[7], op1[8], op1[9], op1[10], op1[11], op1[12], op1[13], op1[14], op1[15], op1[16], op1[17], op1[18], op1[19], op1[20], op1[21], op1[22], op1[23], op1[24], op1[25], op1[26], op1[27], op1[28], op1[29], op1[30], op1[31] };
  assign p0 = op2[0] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:75.15-75.55" */ { shift_in, data[31:1] } : data;
  assign p1 = op2[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:76.15-76.57" */ { shift_in, shift_in, p0[31:2] } : p0;
  assign p2 = op2[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:77.15-77.57" */ { shift_in, shift_in, shift_in, shift_in, p1[31:4] } : p1;
  assign p3 = op2[3] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:78.15-78.57" */ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p2[31:8] } : p2;
  assign p4 = op2[4] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:79.15-79.59" */ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p3[31:16] } : p3;
  assign r_shift = aluop[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:80.20-80.47" */ p4 : { p4[0], p4[1], p4[2], p4[3], p4[4], p4[5], p4[6], p4[7], p4[8], p4[9], p4[10], p4[11], p4[12], p4[13], p4[14], p4[15], p4[16], p4[17], p4[18], p4[19], p4[20], p4[21], p4[22], p4[23], p4[24], p4[25], p4[26], p4[27], p4[28], p4[29], p4[30], p4[31] };
  assign r_xor = op1 ^ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:57.11-57.20" */ op2;
  assign r_adder[31] = R_sign;
  assign r_adder_t0[31] = R_sign_t0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_branch" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:99.1-126.10" */
module kronos_branch(op, rs1, rs2, branch, branch_t0, op_t0, rs1_t0, rs2_t0);
  wire _00_;
  wire _01_;
  wire _02_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.21-114.30" */
  wire _03_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.33-114.60" */
  wire _04_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:122.31-122.34" */
  wire _05_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:123.50-123.53" */
  wire _06_;
  wire [1:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:108.13-108.19" */
  output branch;
  wire branch;
  /* cellift = 32'd1 */
  output branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:110.7-110.9" */
  wire eq;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:111.7-111.9" */
  wire lt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:105.19-105.21" */
  input [2:0] op;
  wire [2:0] op;
  /* cellift = 32'd1 */
  input [2:0] op_t0;
  wire [2:0] op_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:106.20-106.23" */
  input [31:0] rs1;
  wire [31:0] rs1;
  /* cellift = 32'd1 */
  input [31:0] rs1_t0;
  wire [31:0] rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:107.20-107.23" */
  input [31:0] rs2;
  wire [31:0] rs2;
  /* cellift = 32'd1 */
  input [31:0] rs2_t0;
  wire [31:0] rs2_t0;
  assign _00_ = _09_ | _08_;
  assign _01_ = _08_ ? _06_ : _05_;
  assign _02_ = _10_ ? eq : lt;
  assign branch = _00_ ? _01_ : _02_;
  assign eq = rs1 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:113.14-113.24" */ rs2;
  assign _03_ = rs1 < /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.21-114.30" */ rs2;
  assign _04_ = $signed(rs1) < /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.33-114.60" */ $signed(rs2);
  assign _05_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:122.31-122.34" */ eq;
  assign _06_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:123.50-123.53" */ lt;
  assign _08_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ _07_;
  assign _07_[0] = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h5;
  assign _07_[1] = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h7;
  assign _09_ = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h1;
  assign _10_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ op;
  assign lt = op[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.15-114.60" */ _03_ : _04_;
  assign branch_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_core" */
/* top =  1  */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:127.1-319.10" */
module kronos_core(clk, rstz, instr_addr, instr_data, instr_req, instr_ack, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, software_interrupt, timer_interrupt, external_interrupt, instr_data_t0, instr_ack_t0, instr_addr_t0, instr_req_t0, data_ack_t0
, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, external_interrupt_t0, software_interrupt_t0, timer_interrupt_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:174.7-174.13" */
  wire branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:174.7-174.13" */
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:173.14-173.27" */
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:173.14-173.27" */
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:152.13-152.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:164.13-164.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:158.21-158.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:161.20-161.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:159.20-159.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:163.14-163.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:160.21-160.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:162.14-162.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:185.14-185.25" */
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:185.14-185.25" */
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:187.13-187.25" */
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:187.13-187.25" */
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:186.7-186.19" */
  wire decode_basic;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:186.7-186.19" */
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:190.7-190.20" */
  wire decode_branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:190.7-190.20" */
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:194.7-194.17" */
  wire decode_csr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:194.7-194.17" */
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:197.7-197.21" */
  wire decode_illegal;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:197.7-197.21" */
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:182.14-182.23" */
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:182.14-182.23" */
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:189.7-189.18" */
  wire decode_jump;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:189.7-189.18" */
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:191.7-191.18" */
  wire decode_load;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:191.7-191.18" */
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:193.13-193.24" */
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:193.13-193.24" */
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:198.7-198.28" */
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:198.7-198.28" */
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:199.7-199.29" */
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:199.7-199.29" */
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:183.14-183.24" */
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:183.14-183.24" */
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:184.14-184.24" */
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:184.14-184.24" */
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:181.14-181.23" */
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:181.14-181.23" */
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:203.7-203.17" */
  wire decode_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:203.7-203.17" */
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:188.7-188.23" */
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:188.7-188.23" */
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:192.7-192.19" */
  wire decode_store;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:192.7-192.19" */
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:196.13-196.25" */
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:196.13-196.25" */
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:195.7-195.20" */
  wire decode_system;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:195.7-195.20" */
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:202.7-202.17" */
  wire decode_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:202.7-202.17" */
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:167.13-167.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:180.14-180.22" */
  wire [31:0] fetch_ir;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:180.14-180.22" */
  wire [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:179.14-179.22" */
  wire [31:0] fetch_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:179.14-179.22" */
  wire [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:201.7-201.16" */
  wire fetch_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:201.7-201.16" */
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:200.7-200.16" */
  wire fetch_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:200.7-200.16" */
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:168.14-168.23" */
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:168.14-168.23" */
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:157.13-157.22" */
  input instr_ack;
  wire instr_ack;
  /* cellift = 32'd1 */
  input instr_ack_t0;
  wire instr_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:154.21-154.31" */
  output [31:0] instr_addr;
  wire [31:0] instr_addr;
  /* cellift = 32'd1 */
  output [31:0] instr_addr_t0;
  wire [31:0] instr_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:155.20-155.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:156.14-156.23" */
  output instr_req;
  wire instr_req;
  /* cellift = 32'd1 */
  output instr_req_t0;
  wire instr_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:169.14-169.23" */
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:171.7-171.19" */
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:171.7-171.19" */
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:169.14-169.23" */
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:170.14-170.23" */
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:172.7-172.19" */
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:172.7-172.19" */
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:170.14-170.23" */
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:175.14-175.24" */
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:175.14-175.24" */
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:177.7-177.15" */
  wire regwr_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:177.7-177.15" */
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:204.7-204.20" */
  wire regwr_pending;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:204.7-204.20" */
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:176.13-176.22" */
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:176.13-176.22" */
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:153.13-153.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:165.13-165.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:166.13-166.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:277.4-317.3" */
  \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  u_ex (
    .branch(branch),
    .branch_t0(branch_t0),
    .branch_target(branch_target),
    .branch_target_t0(branch_target_t0),
    .clk(clk),
    .data_ack(data_ack),
    .data_ack_t0(data_ack_t0),
    .data_addr(data_addr),
    .data_addr_t0(data_addr_t0),
    .data_mask(data_mask),
    .data_mask_t0(data_mask_t0),
    .data_rd_data(data_rd_data),
    .data_rd_data_t0(data_rd_data_t0),
    .data_req(data_req),
    .data_req_t0(data_req_t0),
    .data_wr_data(data_wr_data),
    .data_wr_data_t0(data_wr_data_t0),
    .data_wr_en(data_wr_en),
    .data_wr_en_t0(data_wr_en_t0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .external_interrupt(external_interrupt),
    .external_interrupt_t0(external_interrupt_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz),
    .software_interrupt(software_interrupt),
    .software_interrupt_t0(software_interrupt_t0),
    .timer_interrupt(timer_interrupt),
    .timer_interrupt_t0(timer_interrupt_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:234.4-272.3" */
  \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  u_id (
    .clk(clk),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .fetch_ir(fetch_ir),
    .fetch_ir_t0(fetch_ir_t0),
    .fetch_pc(fetch_pc),
    .fetch_pc_t0(fetch_pc_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .flush(branch),
    .flush_t0(branch_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:208.4-229.3" */
  \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  u_if (
    .branch(branch),
    .branch_t0(branch_t0),
    .branch_target(branch_target),
    .branch_target_t0(branch_target_t0),
    .clk(clk),
    .fetch_ir(fetch_ir),
    .fetch_ir_t0(fetch_ir_t0),
    .fetch_pc(fetch_pc),
    .fetch_pc_t0(fetch_pc_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .instr_ack(instr_ack),
    .instr_ack_t0(instr_ack_t0),
    .instr_addr(instr_addr),
    .instr_addr_t0(instr_addr_t0),
    .instr_data(instr_data),
    .instr_data_t0(instr_data_t0),
    .instr_req(instr_req),
    .instr_req_t0(instr_req_t0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_hcu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1005.1-1066.10" */
module kronos_hcu(clk, rstz, flush, instr, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, decode_vld, decode_rdy, regwr_sel, regwr_en, regwr_pending, stall, fetch_rdy_t0, regrd_rs2_en_t0, regrd_rs1_en_t0, regwr_en_t0, regwr_sel_t0, fetch_vld_t0, decode_rdy_t0
, decode_vld_t0, flush_t0, instr_t0, regwr_pending_t0, stall_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */
  wire _00_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */
  wire _01_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */
  wire _02_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */
  wire _03_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */
  wire _04_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.56-1060.68" */
  wire _24_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.56-1061.68" */
  wire _25_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.60-1062.84" */
  wire _26_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1064.7-1064.29" */
  wire _27_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.58-1062.85" */
  wire _28_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.45-1062.86" */
  wire _29_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */
  wire _30_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */
  wire _31_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1021.13-1021.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1030.13-1030.23" */
  input decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  input decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1029.13-1029.23" */
  input decode_vld;
  wire decode_vld;
  /* cellift = 32'd1 */
  input decode_vld_t0;
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1028.13-1028.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1027.13-1027.22" */
  input fetch_vld;
  wire fetch_vld;
  /* cellift = 32'd1 */
  input fetch_vld_t0;
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1023.13-1023.18" */
  input flush;
  wire flush;
  /* cellift = 32'd1 */
  input flush_t0;
  wire flush_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1024.20-1024.25" */
  input [31:0] instr;
  wire [31:0] instr;
  /* cellift = 32'd1 */
  input [31:0] instr_t0;
  wire [31:0] instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1025.13-1025.25" */
  input regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  input regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1026.13-1026.25" */
  input regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  input regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1032.13-1032.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1033.13-1033.26" */
  input regwr_pending;
  wire regwr_pending;
  /* cellift = 32'd1 */
  input regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1031.19-1031.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1044.12-1044.17" */
  reg [4:0] rpend;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1042.7-1042.17" */
  wire rs1_hazard;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1042.7-1042.17" */
  wire rs1_hazard_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1043.7-1043.17" */
  wire rs2_hazard;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1043.7-1043.17" */
  wire rs2_hazard_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1022.13-1022.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1034.14-1034.19" */
  output stall;
  wire stall;
  /* cellift = 32'd1 */
  output stall_t0;
  wire stall_t0;
  assign _00_ = regrd_rs1_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */ regwr_pending;
  assign rs1_hazard = _00_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.22-1060.69" */ _24_;
  assign _02_ = regrd_rs2_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */ regwr_pending;
  assign rs2_hazard = _02_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.22-1061.69" */ _25_;
  assign _04_ = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */ _28_;
  assign stall = _30_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.17-1062.86" */ _29_;
  assign _08_ = regrd_rs1_en_t0 & regwr_pending;
  assign rs1_hazard_t0 = _01_ & _24_;
  assign _11_ = regrd_rs2_en_t0 & regwr_pending;
  assign rs2_hazard_t0 = _03_ & _25_;
  assign _05_ = regwr_en_t0 & _28_;
  assign _14_ = _31_ & _29_;
  assign _09_ = regwr_pending_t0 & regrd_rs1_en;
  assign _12_ = regwr_pending_t0 & regrd_rs2_en;
  assign _15_ = _05_ & _30_;
  assign _10_ = regrd_rs1_en_t0 & regwr_pending_t0;
  assign _13_ = regrd_rs2_en_t0 & regwr_pending_t0;
  assign _16_ = _31_ & _05_;
  assign _20_ = _08_ | _09_;
  assign _21_ = _11_ | _12_;
  assign _22_ = _14_ | _15_;
  assign _01_ = _20_ | _10_;
  assign _03_ = _21_ | _13_;
  assign stall_t0 = _22_ | _16_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1063.2-1065.16" */
/* PC_TAINT_INFO MODULE_NAME kronos_hcu */
/* PC_TAINT_INFO STATE_NAME rpend */
  always_ff @(posedge clk)
    if (_27_) rpend <= instr[11:7];
  assign _06_ = ~ rs1_hazard;
  assign _07_ = ~ rs2_hazard;
  assign _17_ = rs1_hazard_t0 & _07_;
  assign _18_ = rs2_hazard_t0 & _06_;
  assign _19_ = rs1_hazard_t0 & rs2_hazard_t0;
  assign _23_ = _17_ | _18_;
  assign _31_ = _23_ | _19_;
  assign _24_ = rpend == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.56-1060.68" */ instr[19:15];
  assign _25_ = rpend == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.56-1061.68" */ instr[24:20];
  assign _26_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.60-1062.84" */ decode_rdy;
  assign _27_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1064.7-1064.29" */ fetch_rdy;
  assign _28_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.58-1062.85" */ _26_;
  assign _29_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.45-1062.86" */ _04_;
  assign _30_ = rs1_hazard | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */ rs2_hazard;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_lsu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1614.1-1722.10" */
module kronos_lsu(decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst, lsu_vld, lsu_rdy
, load_data, regwr_lsu, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0
, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0, data_ack_t0, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, load_data_t0, lsu_rdy_t0, lsu_vld_t0, regwr_lsu_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1715.2-1721.26" */
  wire [31:0] _00_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1715.2-1721.26" */
  wire [31:0] _01_;
  wire [31:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  wire [31:0] _12_;
  wire [31:0] _13_;
  wire [31:0] _14_;
  wire [31:0] _15_;
  wire [31:0] _16_;
  wire [31:0] _17_;
  wire [31:0] _18_;
  wire [31:0] _19_;
  wire [31:0] _20_;
  wire [31:0] _21_;
  wire _22_;
  wire [31:0] _23_;
  /* cellift = 32'd1 */
  wire [31:0] _24_;
  wire [31:0] _25_;
  /* cellift = 32'd1 */
  wire [31:0] _26_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37" */
  wire _27_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42" */
  wire _28_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.23-1691.46" */
  wire _29_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.21-1692.60" */
  wire _30_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.37-1694.54" */
  wire _31_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.51-1691.60" */
  wire _32_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.33-1692.59" */
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1683.13-1683.22" */
  wire [31:0] byte_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1683.13-1683.22" */
  wire [31:0] byte_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1675.13-1675.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1669.21-1669.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1672.20-1672.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1670.20-1670.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1674.14-1674.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1671.21-1671.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1673.14-1673.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1650.20-1650.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1652.19-1652.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1651.13-1651.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1655.13-1655.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1659.13-1659.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1662.13-1662.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1647.20-1647.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1654.13-1654.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1656.13-1656.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1658.19-1658.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1663.13-1663.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1664.13-1664.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1648.20-1648.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1649.20-1649.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1646.20-1646.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1653.13-1653.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1657.13-1657.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1661.19-1661.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1660.13-1660.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1682.13-1682.22" */
  wire [31:0] half_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1682.13-1682.22" */
  wire [31:0] half_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1667.20-1667.29" */
  output [31:0] load_data;
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  output [31:0] load_data_t0;
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1666.14-1666.21" */
  output lsu_rdy;
  wire lsu_rdy;
  /* cellift = 32'd1 */
  output lsu_rdy_t0;
  wire lsu_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1665.13-1665.20" */
  input lsu_vld;
  wire lsu_vld;
  /* cellift = 32'd1 */
  input lsu_vld_t0;
  wire lsu_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1668.14-1668.23" */
  output regwr_lsu;
  wire regwr_lsu;
  /* cellift = 32'd1 */
  output regwr_lsu_t0;
  wire regwr_lsu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1681.13-1681.22" */
  wire [31:0] word_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1681.13-1681.22" */
  wire [31:0] word_data_t0;
  assign _02_ = ~ { _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_ };
  assign _03_ = ~ { _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_ };
  assign _04_ = ~ { _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_ };
  assign _05_ = ~ { _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_ };
  assign _06_ = ~ { _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_ };
  assign _07_ = ~ { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _08_ = _02_ & { data_rd_data_t0[15:0], data_rd_data_t0[31:16] };
  assign _10_ = _03_ & data_rd_data_t0;
  assign _12_ = _04_ & _26_;
  assign _14_ = _05_ & word_data_t0;
  assign _16_ = _06_ & _01_;
  assign _18_ = _07_ & { word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15:0] };
  assign _20_ = _07_ & { word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7:0] };
  assign _09_ = { _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_, _34_ } & { data_rd_data_t0[23:0], data_rd_data_t0[31:24] };
  assign _11_ = { _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_, _36_ } & { data_rd_data_t0[7:0], data_rd_data_t0[31:8] };
  assign _13_ = { _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_, _22_ } & _24_;
  assign _15_ = { _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_, _28_ } & half_data_t0;
  assign _17_ = { _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_, _27_ } & byte_data_t0;
  assign _19_ = { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] } & { 16'h0000, word_data_t0[15:0] };
  assign _21_ = { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] } & { 24'h000000, word_data_t0[7:0] };
  assign _24_ = _08_ | _09_;
  assign _26_ = _10_ | _11_;
  assign word_data_t0 = _12_ | _13_;
  assign _01_ = _14_ | _15_;
  assign load_data_t0 = _16_ | _17_;
  assign half_data_t0 = _18_ | _19_;
  assign byte_data_t0 = _20_ | _21_;
  assign _22_ = _35_ | _34_;
  assign _23_ = _34_ ? { data_rd_data[23:0], data_rd_data[31:24] } : { data_rd_data[15:0], data_rd_data[31:16] };
  assign _25_ = _36_ ? { data_rd_data[7:0], data_rd_data[31:8] } : data_rd_data;
  assign word_data = _22_ ? _23_ : _25_;
  assign _27_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37" */ decode_ir[13:12];
  assign _28_ = decode_ir[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42" */ 2'h1;
  assign _29_ = lsu_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.23-1691.46" */ decode_store;
  assign data_wr_en = _29_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.22-1691.60" */ _32_;
  assign _30_ = lsu_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.21-1692.60" */ _33_;
  assign data_req = _30_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.20-1692.74" */ _32_;
  assign regwr_lsu = decode_load && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.21-1694.55" */ _31_;
  assign _31_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.37-1694.54" */ decode_ir[11:7];
  assign _32_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.65-1692.74" */ data_ack;
  assign _33_ = decode_load | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.33-1692.59" */ decode_store;
  assign _00_ = _28_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.8-1721.26" */ half_data : word_data;
  assign load_data = _27_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.3-1721.26" */ byte_data : _00_;
  assign half_data = decode_ir[14] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1708.7-1708.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1708.3-1711.56" */ { 16'h0000, word_data[15:0] } : { word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15:0] };
  assign byte_data = decode_ir[14] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1704.7-1704.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1704.3-1707.54" */ { 24'h000000, word_data[7:0] } : { word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7:0] };
  assign _34_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h3;
  assign _35_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h2;
  assign _36_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h1;
  assign data_addr = { decode_addr[31:2], 2'h0 };
  assign data_addr_t0 = { decode_addr_t0[31:2], 2'h0 };
  assign data_mask = decode_mask;
  assign data_mask_t0 = decode_mask_t0;
  assign data_req_t0 = 1'h0;
  assign data_wr_data = decode_op2;
  assign data_wr_data_t0 = decode_op2_t0;
  assign data_wr_en_t0 = 1'h0;
  assign lsu_rdy = data_ack;
  assign lsu_rdy_t0 = data_ack_t0;
  assign regwr_lsu_t0 = 1'h0;
endmodule
