{"files":[{"patch":"@@ -2051,0 +2051,12 @@\n+\/\/ Multiply and multiply-accumulate unsigned 64-bit registers.\n+void MacroAssembler::wide_mul(Register prod_lo, Register prod_hi, Register n, Register m) {\n+  mul(prod_lo, n, m);\n+  mulhu(prod_hi, n, m);\n+}\n+void MacroAssembler::wide_madd(Register sum_lo, Register sum_hi, Register n,\n+                Register m, Register tmp1, Register tmp2) {\n+  wide_mul(tmp1, tmp2, n, m);\n+  cad(sum_lo, sum_lo, tmp1, tmp1);  \/\/ Add tmp1 to sum_lo with carry output to tmp1\n+  adc(sum_hi, sum_hi, tmp2, tmp1);  \/\/ Add tmp2 with carry to sum_hi\n+}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":12,"deletions":0,"binary":false,"changes":12,"status":"modified"},{"patch":"@@ -201,0 +201,4 @@\n+  void wide_mul(Register prod_lo, Register prod_hi, Register n, Register m);\n+  void wide_madd(Register sum_lo, Register sum_hi, Register n,\n+                Register m, Register tmp1, Register tmp2);\n+\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":4,"deletions":0,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -4467,12 +4467,0 @@\n-  \/\/ Multiply and multiply-accumulate unsigned 64-bit registers.\n-  void wide_mul(Register prod_lo, Register prod_hi, Register n, Register m) {\n-    __ mul(prod_lo, n, m);\n-    __ mulhu(prod_hi, n, m);\n-  }\n-  void wide_madd(Register sum_lo, Register sum_hi, Register n,\n-                 Register m, Register tmp1, Register tmp2) {\n-    wide_mul(tmp1, tmp2, n, m);\n-    __ cad(sum_lo, sum_lo, tmp1, tmp1);  \/\/ Add tmp1 to sum_lo with carry output to tmp1\n-    __ adc(sum_hi, sum_hi, tmp2, tmp1);  \/\/ Add tmp2 with carry to sum_hi\n-  }\n-\n@@ -4549,3 +4537,3 @@\n-      wide_mul(U_0, U_0HI, S_0, R_0);\n-      wide_madd(U_0, U_0HI, S_1, RR_1, t1, t2);\n-      wide_madd(U_0, U_0HI, S_2, RR_0, t1, t2);\n+      __ wide_mul(U_0, U_0HI, S_0, R_0);\n+      __ wide_madd(U_0, U_0HI, S_1, RR_1, t1, t2);\n+      __ wide_madd(U_0, U_0HI, S_2, RR_0, t1, t2);\n@@ -4553,3 +4541,3 @@\n-      wide_mul(U_1, U_1HI, S_0, R_1);\n-      wide_madd(U_1, U_1HI, S_1, R_0, t1, t2);\n-      wide_madd(U_1, U_1HI, S_2, RR_1, t1, t2);\n+      __ wide_mul(U_1, U_1HI, S_0, R_1);\n+      __ wide_madd(U_1, U_1HI, S_1, R_0, t1, t2);\n+      __ wide_madd(U_1, U_1HI, S_2, RR_1, t1, t2);\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":6,"deletions":18,"binary":false,"changes":24,"status":"modified"}]}