
---------- Begin Simulation Statistics ----------
final_tick                               592358438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60717                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702528                       # Number of bytes of host memory used
host_op_rate                                    60919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10088.04                       # Real time elapsed on the host
host_tick_rate                               58718902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612518639                       # Number of instructions simulated
sim_ops                                     614556230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.592358                       # Number of seconds simulated
sim_ticks                                592358438000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.898615                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78173022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89958881                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7260564                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120419706                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10574382                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10779668                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          205286                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154460854                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062436                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5053935                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143198483                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16562816                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058510                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39468760                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580256650                       # Number of instructions committed
system.cpu0.commit.committedOps             581276145                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1081049829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.537696                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    796677753     73.69%     73.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173246799     16.03%     89.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39881097      3.69%     93.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36070367      3.34%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10992022      1.02%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4139994      0.38%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1467402      0.14%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2011579      0.19%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16562816      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1081049829                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887191                       # Number of function calls committed.
system.cpu0.commit.int_insts                561255385                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179946613                       # Number of loads committed
system.cpu0.commit.membars                    2037595                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037601      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322210696     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180964812     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70909395     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581276145                       # Class of committed instruction
system.cpu0.commit.refs                     251874231                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580256650                       # Number of Instructions Simulated
system.cpu0.committedOps                    581276145                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.018184                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.018184                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195742329                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2215161                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77425539                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633650453                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447069713                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438030146                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5060484                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4415030                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3119305                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154460854                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109683298                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    639547324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3018973                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643075993                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14534266                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131898                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442207126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88747404                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549138                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1089021977                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               630776179     57.92%     57.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339265317     31.15%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71440112      6.56%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38256723      3.51%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4411799      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2766766      0.25%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   59794      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021769      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1023518      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1089021977                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       82042810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5127833                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147160613                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.522075                       # Inst execution rate
system.cpu0.iew.exec_refs                   268896137                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74961820                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157520296                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194831541                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021101                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2427952                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76661122                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620721983                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193934317                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5339416                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611383084                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                678365                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5343788                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5060484                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7369335                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        97349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8651418                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33320                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7772                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2404145                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14884928                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4733504                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7772                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       854619                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4273214                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                252043252                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605294446                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885269                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223126054                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516875                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605348842                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745513956                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387818939                       # number of integer regfile writes
system.cpu0.ipc                              0.495495                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495495                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038481      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337840615     54.78%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138637      0.67%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018053      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196770072     31.91%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74916593     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616722501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               106                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1273114                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002064                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 236051     18.54%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                945149     74.24%     92.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                91912      7.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615957082                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2323832537                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605294398                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        660174606                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 617663092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616722501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058891                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39445834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            92547                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           381                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16871832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1089021977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799993                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          640683358     58.83%     58.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312835347     28.73%     87.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111493879     10.24%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18270473      1.68%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3688356      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1284635      0.12%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             532258      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             151538      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              82133      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1089021977                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526634                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10202102                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1970401                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194831541                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76661122                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1171064787                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13652504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172648302                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370552724                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7076309                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453289152                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7729590                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20863                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767793796                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628393139                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403604206                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434188789                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8544527                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5060484                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23747083                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33051474                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767793756                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88167                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2839                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15083467                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2837                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1685220998                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1249474450                       # The number of ROB writes
system.cpu0.timesIdled                       14508742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.421563                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4551347                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5147327                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           823402                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7825112                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         377575                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157699                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8774446                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3179                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488479                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095294                       # Number of branches committed
system.cpu1.commit.bw_lim_events               831620                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054427                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4719275                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261989                       # Number of instructions committed
system.cpu1.commit.committedOps              33280085                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    204814908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.162489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.802871                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    191048927     93.28%     93.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6929320      3.38%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2298884      1.12%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1999347      0.98%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517968      0.25%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       170726      0.08%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950318      0.46%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67798      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       831620      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    204814908                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320776                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046785                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248370                       # Number of loads committed
system.cpu1.commit.membars                    2035966                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035966      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081988     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266294     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895699      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280085                       # Class of committed instruction
system.cpu1.commit.refs                      12162005                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261989                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280085                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.381277                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.381277                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            184870652                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338455                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4358448                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39870853                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5181736                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12799274                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488683                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613686                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2322151                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8774446                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5244032                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    199141732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52809                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40896436                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1647212                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042621                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5697140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4771223                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198649                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         205662496                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.203805                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.630899                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180311443     87.67%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14744620      7.17%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6221129      3.02%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2958823      1.44%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1284493      0.62%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138702      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3016      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           205662496                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         210179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              517052                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7709966                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.176696                       # Inst execution rate
system.cpu1.iew.exec_refs                    13014707                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2948694                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              159775378                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10302669                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018559                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           318687                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985673                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37991968                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10066013                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           586588                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36376860                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                752929                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2357443                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488683                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4320474                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          173938                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5228                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1054299                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        72038                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92056                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424996                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21236505                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36074986                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.874681                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18575173                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.175230                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36085135                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44720699                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24601867                       # number of integer regfile writes
system.cpu1.ipc                              0.156708                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156708                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036070      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21837507     59.08%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11150153     30.17%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1939575      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36963448                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1106333                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029930                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199172     18.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                810783     73.29%     91.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96376      8.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36033697                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280767383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36074974                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42703952                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34937276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36963448                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054692                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4711882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71684                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1905407                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    205662496                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634914                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          183282423     89.12%     89.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14452626      7.03%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4418437      2.15%     98.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1502657      0.73%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1424749      0.69%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             192101      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             257732      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              94084      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37687      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      205662496                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179545                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6170878                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525703                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10302669                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985673                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       205872675                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   978834795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              171226067                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412200                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6815824                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6414479                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2230291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17112                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48070601                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38992947                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26905418                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13193084                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4886727                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488683                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14315045                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4493218                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48070589                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25138                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14131912                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           593                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   241982375                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76848161                       # The number of ROB writes
system.cpu1.timesIdled                           2178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6530797                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3637737                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10703193                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             108034                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1692335                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7453592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14878113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1104628                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36584                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33418519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2375333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66816200                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2411917                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6074044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1609328                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5815063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1378604                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1378599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6074044                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           482                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22330752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22330752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    579966144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               579966144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7453718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7453718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7453718                       # Request fanout histogram
system.membus.respLayer1.occupancy        38287169924                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22810900927                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   592358438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   592358438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       682625700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1193909876.284806                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3631249500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   585532181000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6826257000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91904687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91904687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91904687                       # number of overall hits
system.cpu0.icache.overall_hits::total       91904687                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17778610                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17778610                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17778610                       # number of overall misses
system.cpu0.icache.overall_misses::total     17778610                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234572505996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234572505996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234572505996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234572505996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109683297                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109683297                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109683297                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109683297                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162090                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162090                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162090                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162090                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13194.085814                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13194.085814                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13194.085814                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13194.085814                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3985                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          481                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.126761                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   240.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16768922                       # number of writebacks
system.cpu0.icache.writebacks::total         16768922                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1009655                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1009655                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1009655                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1009655                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16768955                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16768955                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16768955                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16768955                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208284341500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208284341500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208284341500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208284341500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152885                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152885                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152885                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152885                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12420.830129                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12420.830129                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12420.830129                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12420.830129                       # average overall mshr miss latency
system.cpu0.icache.replacements              16768922                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91904687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91904687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17778610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17778610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234572505996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234572505996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109683297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109683297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162090                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162090                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13194.085814                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13194.085814                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1009655                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1009655                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16768955                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16768955                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208284341500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208284341500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152885                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152885                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12420.830129                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12420.830129                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999924                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108673207                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16768922                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.480632                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236135548                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236135548                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227695325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227695325                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227695325                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227695325                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25659528                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25659528                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25659528                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25659528                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 684648255580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 684648255580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 684648255580                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 684648255580                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253354853                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253354853                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253354853                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253354853                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101279                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101279                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101279                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101279                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26682.028429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26682.028429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26682.028429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26682.028429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5756172                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       329782                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           108259                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3184                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.170378                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.574749                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15577430                       # number of writebacks
system.cpu0.dcache.writebacks::total         15577430                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10475369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10475369                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10475369                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10475369                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15184159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15184159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15184159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15184159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 284275316901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 284275316901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 284275316901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 284275316901                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059932                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059932                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059932                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059932                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18721.834835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18721.834835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18721.834835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18721.834835                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15577430                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163545454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163545454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18901841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18901841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 433023481500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 433023481500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182447295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182447295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22909.063805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22909.063805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6566796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6566796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12335045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12335045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 200741640000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 200741640000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16274.090609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16274.090609                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64149871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64149871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6757687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6757687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 251624774080                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 251624774080                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70907558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70907558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37235.340151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37235.340151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3908573                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3908573                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2849114                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2849114                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83533676901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83533676901                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040181                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040181                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29319.176734                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29319.176734                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1472                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1472                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          439                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          439                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5715500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5715500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.229723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.229723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13019.362187                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13019.362187                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          422                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          422                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008896                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008896                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51382.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51382.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       643000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1850                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1850                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4625.899281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4625.899281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       504000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       504000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3625.899281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3625.899281                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612320                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612320                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405887                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30952706500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30952706500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398629                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398629                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76259.418262                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76259.418262                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30546819500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30546819500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398629                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398629                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75259.418262                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75259.418262                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968645                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243900758                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15589824                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.644869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999020                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999020                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524343498                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524343498                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16698674                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14301779                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              167695                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31168753                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16698674                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14301779                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                605                       # number of overall hits
system.l2.overall_hits::.cpu1.data             167695                       # number of overall hits
system.l2.overall_hits::total                31168753                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             70277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1274216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            876316                       # number of demand (read+write) misses
system.l2.demand_misses::total                2222492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            70277                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1274216                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1683                       # number of overall misses
system.l2.overall_misses::.cpu1.data           876316                       # number of overall misses
system.l2.overall_misses::total               2222492                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5830111497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 132052946211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    167886490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94696075050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     232747019248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5830111497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 132052946211                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    167886490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94696075050                       # number of overall miss cycles
system.l2.overall_miss_latency::total    232747019248                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16768951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15575995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044011                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391245                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16768951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15575995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044011                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391245                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.735577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.735577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82959.026381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103634.663362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99754.301842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108061.561183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104723.445235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82959.026381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103634.663362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99754.301842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108061.561183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104723.445235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             467363                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17022                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.456409                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5154017                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1609328                       # number of writebacks
system.l2.writebacks::total                   1609328                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         114485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51774                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              166330                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        114485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51774                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             166330                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        70216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1159731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       824542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2056162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        70216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1159731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       824542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5472716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7528878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5124045997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 111337995569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    150543990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81471515740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 198084101296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5124045997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 111337995569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    150543990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81471515740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 496696315984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 694780417280                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.731206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.731206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72975.475632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96003.293496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89984.453078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98808.205937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96336.816504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72975.475632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96003.293496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89984.453078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98808.205937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90758.649998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92282.066103                       # average overall mshr miss latency
system.l2.replacements                        9745241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4248255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4248255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4248255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4248255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29058103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29058103                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29058103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29058103                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5472716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5472716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 496696315984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 496696315984                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90758.649998                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90758.649998                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8096.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4576.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       389500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       907000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19903.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19475                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19717.391304                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       281000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       340500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20029.411765                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2440508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2525864                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         808269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         654255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1462524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81270929205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67629353687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148900282892                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3248777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3988388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.248792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100549.358203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103368.493457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101810.488506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85823                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       750071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       626630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1376701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68604330336                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58320882759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 126925213095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.847243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91463.781877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93070.684070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92195.192053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16698674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16699279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        70277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            71960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5830111497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    167886490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5997997987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16768951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16771239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.735577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82959.026381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99754.301842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83351.834172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        70216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71889                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5124045997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    150543990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5274589987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.731206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72975.475632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89984.453078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73371.308364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11861271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        82339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11943610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       465947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       222061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          688008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50782017006                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27066721363                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  77848738369                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12327218                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       304400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12631618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.729504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108986.680901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121888.676368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113150.920293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24149                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80436                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       409660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       197912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       607572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42733665233                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23150632981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65884298214                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.650171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104314.956874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116974.377405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108438.667704                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                58                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          570                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             644                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10417981                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1145993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11563974                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          621                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           702                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.917874                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.913580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917379                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18277.159649                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15486.391892                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17956.481366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          149                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          421                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          481                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8391480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1226490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9617970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.677939                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.685185                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19932.256532                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20441.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19995.779626                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999875                       # Cycle average of tags in use
system.l2.tags.total_refs                    71917820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9745461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.379622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.407642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.491280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.287880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.325001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.487008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.366985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 543332589                       # Number of tag accesses
system.l2.tags.data_accesses                543332589                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4493760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74335168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        107072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52813184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    345219968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          476969152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4493760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       107072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4600832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102996992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102996992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          70215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1161487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         825206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5394062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7452643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1609328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1609328                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7586218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125490182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           180755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89157477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    582788977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             805203609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7586218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       180755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7766973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173876129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173876129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173876129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7586218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125490182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          180755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89157477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    582788977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            979079738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1559848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     70212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1101713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    807942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5385285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004335862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95420                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12523381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1469483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7452643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1609328                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7452643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1609328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  85818                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49480                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            372501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            365942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            430123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            748087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            493326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            556808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            556234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            502254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            508702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            460240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           429658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           398635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           411461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           381443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           373515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           377896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            124039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            176051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 301378894248                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                36834125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            439506862998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40910.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59660.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6091505                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  988672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7452643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1609328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1126246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1120888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  816620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  640365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  466173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  450350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  427686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  395808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  344886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  239916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 241101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 484844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 269525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 101224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  84818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  69765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  29207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1846451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.406047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.895949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.362135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       547932     29.67%     29.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       582028     31.52%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       156802      8.49%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130072      7.04%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120451      6.52%     83.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52392      2.84%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25621      1.39%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21308      1.15%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       209845     11.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1846451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.203521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.554321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.144680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95419    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95420                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80685     84.56%     84.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2278      2.39%     86.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8605      9.02%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2513      2.63%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              875      0.92%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              299      0.31%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95420                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              471476800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5492352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99828288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               476969152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102996992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    805.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  592358405500                       # Total gap between requests
system.mem_ctrls.avgGap                      65367.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4493568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70509632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       107072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51708288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    344658240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99828288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7585893.458649440669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119032037.828420370817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 180755.422952209221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87292228.291006475687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 581840686.128624081612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168526826.995245754719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        70215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1161487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       825206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5394062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1609328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2224164886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63744817665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80495576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47337126744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 326120258127                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14178500087643                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31676.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54882.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48114.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57364.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60459.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8810199.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6356342160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3378449415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23858667000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3716613900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46759967280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     135473480040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     113382709920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       332926229715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.035093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 293211753843                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19780020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 279366664157                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6827417940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3628832130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28740463500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4425630840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46759967280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190585451370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66972628800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       347940391860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.381507                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 172028261110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19780020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 400550156890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5892679331.325301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28194463854.211342                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     96.39%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223520420500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103266053500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 489092384500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5241336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5241336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5241336                       # number of overall hits
system.cpu1.icache.overall_hits::total        5241336                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2696                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2696                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2696                       # number of overall misses
system.cpu1.icache.overall_misses::total         2696                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    201333999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    201333999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    201333999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    201333999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5244032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5244032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5244032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5244032                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74678.783012                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74678.783012                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74678.783012                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74678.783012                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2256                       # number of writebacks
system.cpu1.icache.writebacks::total             2256                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          408                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          408                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2288                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2288                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178655999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178655999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178655999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178655999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78083.915647                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78083.915647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78083.915647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78083.915647                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2256                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5241336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5241336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2696                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    201333999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    201333999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5244032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5244032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74678.783012                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74678.783012                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          408                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178655999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178655999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78083.915647                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78083.915647                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982121                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5243087                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2256                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2324.063387                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329859500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982121                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10490352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10490352                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9410129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9410129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9410129                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9410129                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2289193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2289193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2289193                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2289193                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 235633811358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 235633811358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 235633811358                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 235633811358                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11699322                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11699322                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11699322                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11699322                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195669                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102933.134671                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102933.134671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102933.134671                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102933.134671                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1372272                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       142277                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23294                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1186                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.910964                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   119.963744                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1043333                       # number of writebacks
system.cpu1.dcache.writebacks::total          1043333                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1658556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1658556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1658556                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1658556                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       630637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       630637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       630637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       630637                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62982399843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62982399843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62982399843                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62982399843                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053904                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053904                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053904                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053904                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99871.082482                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99871.082482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99871.082482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99871.082482                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1043333                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8419457                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8419457                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1384587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1384587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 131015700500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 131015700500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9804044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9804044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94624.390161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94624.390161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1079972                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1079972                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       304615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       304615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28639752500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28639752500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031070                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031070                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94019.508232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94019.508232                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       990672                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        990672                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       904606                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       904606                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 104618110858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 104618110858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895278                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895278                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.477295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.477295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115650.471982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115650.471982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       578584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       578584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34342647343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34342647343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105338.435268                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105338.435268                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7187500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7187500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317881                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317881                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49913.194444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49913.194444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105960                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105960                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70104.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70104.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       861000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       861000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7486.956522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7486.956522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       746000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       746000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267442                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6486.956522                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6486.956522                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591967                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591967                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425957                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425957                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36082121000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36082121000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418457                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418457                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84708.364929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84708.364929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425957                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425957                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35656164000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35656164000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418457                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418457                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83708.364929                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83708.364929                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.368511                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11055702                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1056486                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.464599                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329871000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.368511                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26492771                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26492771                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 592358438000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29403641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5857583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29143680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8135913                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9287308                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4013268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4013268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16771243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12632399                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          702                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50306827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46744280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3144225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100202164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146423808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1993819200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       290816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133589952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274123776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19058739                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104639872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52453910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48913770     93.25%     93.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3501535      6.68%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37134      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1471      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52453910                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66802928195                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23386197274                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25174634009                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1585233157                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3435493                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               938487584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128600                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704116                       # Number of bytes of host memory used
host_op_rate                                   128914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6496.37                       # Real time elapsed on the host
host_tick_rate                               53280407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835432147                       # Number of instructions simulated
sim_ops                                     837471139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.346129                       # Number of seconds simulated
sim_ticks                                346129146000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.830234                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64338001                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64447411                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4359682                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75687603                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5641                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22583                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16942                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77343287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1620                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           750                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4357793                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40095158                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10026076                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106571328                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175352927                       # Number of instructions committed
system.cpu0.commit.committedOps             175353548                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    660717846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.265399                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.226767                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    613960170     92.92%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13309143      2.01%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13537823      2.05%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2262688      0.34%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       915050      0.14%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1195787      0.18%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       244811      0.04%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5266298      0.80%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10026076      1.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    660717846                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10345                       # Number of function calls committed.
system.cpu0.commit.int_insts                174136121                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52401180                       # Number of loads committed
system.cpu0.commit.membars                        987                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1038      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121573762     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52401874     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375522      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175353548                       # Class of committed instruction
system.cpu0.commit.refs                      53777490                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175352927                       # Number of Instructions Simulated
system.cpu0.committedOps                    175353548                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.874849                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.874849                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            489720720                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1931                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55905130                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303935203                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43983204                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129442581                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4359829                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4470                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10603153                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77343287                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66703644                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    605252498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1398614                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345925580                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8723436                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113829                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68495054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64343642                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.509114                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         678109487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.510134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.811972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               432073961     63.72%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166758820     24.59%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69464778     10.24%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4012616      0.59%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3288531      0.48%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21325      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2487662      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1367      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           678109487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1356680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4611023                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52335373                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.461813                       # Inst execution rate
system.cpu0.iew.exec_refs                   148512294                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1484079                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               75925771                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83830996                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1982                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3802824                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2252458                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280009960                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            147028215                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3776711                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            313786062                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                606979                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            267897125                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4359829                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            268677558                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8682726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150120                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1830                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31429816                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       876148                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1830                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1400144                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3210879                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190940056                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230884755                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753130                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143802661                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.339803                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231719233                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               390769532                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177906402                       # number of integer regfile writes
system.cpu0.ipc                              0.258075                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.258075                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1299      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166793597     52.52%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1946      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  263      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           149097011     46.95%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1668336      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             317562772                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               355                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16085590                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050653                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1325809      8.24%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14758503     91.75%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1278      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             333646743                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1332228487                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230884437                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        384667807                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280006903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                317562772                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3057                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104656415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2908505                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           253                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65605378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    678109487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.468306                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.127311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          527781861     77.83%     77.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77701777     11.46%     89.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29661807      4.37%     93.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12730041      1.88%     95.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16774392      2.47%     98.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8324834      1.23%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3106520      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1239640      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             788615      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      678109487                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.467371                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4830604                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          499915                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83830996                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2252458                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    584                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       679466167                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12792125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              352765147                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133887988                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12604508                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51350637                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             132727182                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               293116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393160140                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293057253                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225386053                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                130288843                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1099294                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4359829                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            139262059                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91498073                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              326                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393159814                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82972                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1146                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57368605                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1137                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   932613513                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581266612                       # The number of ROB writes
system.cpu0.timesIdled                          16609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  261                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.537397                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11625956                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11679988                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1540163                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21343998                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2832                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13046                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10214                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23392330                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          318                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           461                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1539663                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10984489                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2310638                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37233968                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47560581                       # Number of instructions committed
system.cpu1.commit.committedOps              47561361                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    144554566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.329020                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.238163                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    127318395     88.08%     88.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8098107      5.60%     93.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3937749      2.72%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       971497      0.67%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       583840      0.40%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       699273      0.48%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        89033      0.06%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       546034      0.38%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2310638      1.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    144554566                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46345245                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10875194                       # Number of loads committed
system.cpu1.commit.membars                       1134                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1134      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35231198     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10875655     22.87%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1453134      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47561361                       # Class of committed instruction
system.cpu1.commit.refs                      12328789                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47560581                       # Number of Instructions Simulated
system.cpu1.committedOps                     47561361                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.170856                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.170856                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93326561                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  514                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10246365                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93531796                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11881043                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41333460                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1552966                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1667                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2455254                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23392330                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13051366                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    135521030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               372392                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     107235974                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3106932                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155114                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13474788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11628788                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.711077                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         150549284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.712309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.124438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                88503415     58.79%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35629689     23.67%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16601501     11.03%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5409964      3.59%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2111399      1.40%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   31531      0.02%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2261235      1.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     494      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           150549284                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         258447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1697708                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14962091                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.462981                       # Inst execution rate
system.cpu1.iew.exec_refs                    18255969                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1627776                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               50538526                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19815934                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1576                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1905600                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2366617                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84588734                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16628193                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1350027                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69821115                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                278927                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             19961797                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1552966                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             20438925                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       173025                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81927                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13148                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8940740                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       913022                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13148                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1049058                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        648650                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52448564                       # num instructions consuming a value
system.cpu1.iew.wb_count                     67021484                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.743293                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38984632                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.444417                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67409487                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91875241                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50822654                       # number of integer regfile writes
system.cpu1.ipc                              0.315372                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.315372                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1323      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52335631     73.53%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1674      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17157574     24.11%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1674780      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71171142                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     338488                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004756                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  99116     29.28%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                239345     70.71%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   27      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71508307                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293308382                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     67021484                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121629225                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84585843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71171142                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2891                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37027373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78326                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           305                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24199566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    150549284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.472743                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.004341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          112333819     74.62%     74.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19359613     12.86%     87.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11002911      7.31%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3965982      2.63%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2507255      1.67%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             796511      0.53%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             313491      0.21%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             142376      0.09%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             127326      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      150549284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.471933                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3710728                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          993349                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19815934                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2366617                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    189                       # number of misc regfile reads
system.cpu1.numCycles                       150807731                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   541353196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               77529080                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35125568                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3410422                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13709336                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12169867                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               249753                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122171960                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90264333                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67972284                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41304375                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1105779                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1552966                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16407721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32846716                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122171960                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         45806                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1184                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8991386                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1182                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227038854                       # The number of ROB reads
system.cpu1.rob.rob_writes                  175592951                       # The number of ROB writes
system.cpu1.timesIdled                           2636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         18290693                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3470334                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22174112                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3787                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1121587                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26813336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53506146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       275440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       120582                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13846522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11175035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27692444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11295617                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           26788796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       537267                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26155945                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1531                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            439                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22163                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      26788798                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80317105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               80317105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1750286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1750286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1286                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26812931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26812931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26812931                       # Request fanout histogram
system.membus.respLayer1.occupancy       138155157859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62144681157                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   346129146000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   346129146000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    336635368.421053                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   149671357.046850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    405296000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   339733074000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6396072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66686499                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66686499                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66686499                       # number of overall hits
system.cpu0.icache.overall_hits::total       66686499                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17143                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17143                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17143                       # number of overall misses
system.cpu0.icache.overall_misses::total        17143                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1134050999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1134050999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1134050999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1134050999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66703642                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66703642                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66703642                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66703642                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66152.423671                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66152.423671                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66152.423671                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66152.423671                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2595                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.741379                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15390                       # number of writebacks
system.cpu0.icache.writebacks::total            15390                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1752                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1752                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1752                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15391                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15391                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15391                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15391                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1025983999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1025983999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1025983999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1025983999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66661.295497                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66661.295497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66661.295497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66661.295497                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15390                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66686499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66686499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1134050999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1134050999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66703642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66703642                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66152.423671                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66152.423671                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15391                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15391                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1025983999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1025983999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66661.295497                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66661.295497                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66702323                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15422                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4325.140903                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133422674                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133422674                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47357045                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47357045                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47357045                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47357045                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23324420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23324420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23324420                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23324420                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1724248921996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1724248921996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1724248921996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1724248921996                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70681465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70681465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70681465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70681465                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.329993                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329993                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.329993                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329993                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73924.621577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73924.621577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73924.621577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73924.621577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    374839501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232064                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8913710                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4122                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.052019                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.298884                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12661254                       # number of writebacks
system.cpu0.dcache.writebacks::total         12661254                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10661322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10661322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10661322                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10661322                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12663098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12663098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12663098                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12663098                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1023715147239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1023715147239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1023715147239                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1023715147239                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179157                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80842.393168                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80842.393168                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80842.393168                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80842.393168                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12661249                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46380385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46380385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22926275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22926275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1698800167000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1698800167000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69306660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69306660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74098.394397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74098.394397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10308554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10308554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12617721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12617721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1021098612500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1021098612500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80925.756125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80925.756125                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       976660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        976660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       398145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       398145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25448754996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25448754996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.289601                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.289601                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63918.308646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63918.308646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       352768                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       352768                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2616534739                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2616534739                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57662.135862                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57662.135862                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7403000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7403000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.179177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.179177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50020.270270                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50020.270270                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        58600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1084500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1084500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.321854                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.321854                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4462.962963                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4462.962963                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.321854                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.321854                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3462.962963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3462.962963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           90                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           90                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       373500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       373500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          750                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          750                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.120000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.120000                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         4150                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         4150                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           90                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           90                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       283500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       283500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.120000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.120000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3150                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3150                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998537                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60024484                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12661997                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.740523                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998537                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154029557                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154029557                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2557533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              189097                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2751342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4225                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2557533                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                487                       # number of overall hits
system.l2.overall_hits::.cpu1.data             189097                       # number of overall hits
system.l2.overall_hits::total                 2751342                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10102729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            963360                       # number of demand (read+write) misses
system.l2.demand_misses::total               11079422                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11166                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10102729                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2167                       # number of overall misses
system.l2.overall_misses::.cpu1.data           963360                       # number of overall misses
system.l2.overall_misses::total              11079422                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    956356496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 970590329023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    193821999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109538932753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1081279440271                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    956356496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 970590329023                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    193821999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109538932753                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1081279440271                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12660262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13830764                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12660262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13830764                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.725489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.797987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.816503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.835918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.725489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.797987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.816503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.835918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85648.978685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96072.093889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89442.546839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113705.087146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97593.488205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85648.978685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96072.093889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89442.546839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113705.087146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97593.488205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1093640                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57051                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.169515                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  16056757                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              537267                       # number of writebacks
system.l2.writebacks::total                    537267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         629148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53051                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              682264                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        629148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53051                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             682264                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9473581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       910309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10397158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9473581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       910309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16599175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26996333                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    842106997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 839851207666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171168501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96994115604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 937858598768                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    842106997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 839851207666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171168501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96994115604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1329292226068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2267150824836                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.722175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.748293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.811228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.751741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.722175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.748293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.811228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.951905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75763.112641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88651.926623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79502.322805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106550.759801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90203.361223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75763.112641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88651.926623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79502.322805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106550.759801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80081.824914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83979.954790                       # average overall mshr miss latency
system.l2.replacements                       37758504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       634439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           634439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       634439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       634439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12927489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12927489                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12927492                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12927492                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16599175                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16599175                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1329292226068                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1329292226068                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80081.824914                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80081.824914                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             140                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  163                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           532                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                671                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2996500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1003500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4000000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          672                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              834                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.858025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.804556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5632.518797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7219.424460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5961.251863                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          531                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10643500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2851000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.790179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20044.256121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21118.518519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20262.012012                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       255500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19653.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34818                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2307999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2104304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4412303500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.583345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.585942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89388.032533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90804.543885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90058.037719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26912                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        12290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1266838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1076809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2343647500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.277665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.247585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.263471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103078.763222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109968.290441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106133.842043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    956356496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    193821999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1150178495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.725489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.816503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85648.978685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89442.546839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86265.543764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    842106997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171168501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1013275498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.722175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.811228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.735273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75763.112641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79502.322805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76369.874736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2539091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       172721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2711812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10076909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       940186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11017095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 968282330023                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107434628253                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1075716958276                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12616000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13728907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.798740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96089.220417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114269.546933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97640.708215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       615618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        39669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       655287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9461291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       900517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10361808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 838584369666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  95917306104                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 934501675770                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.749944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.809157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88633.186493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106513.598415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90187.125236                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    43134545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37758568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.142378                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.551263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.694931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.239986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.508480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.477363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.073358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.445445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 256908392                       # Number of tag accesses
system.l2.tags.data_accesses                256908392                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     607392320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58317312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1049342464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1715901440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       711360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       137984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        849344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34385088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34385088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9490505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16395976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26810960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       537267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             537267                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2055187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1754814141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           398649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        168484257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3031650111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4957402345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2055187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       398649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2453836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99341787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99341787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99341787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2055187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1754814141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          398649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       168484257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3031650111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5056744132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9421913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    900395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16365774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018655361250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42769234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             477192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26810961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     537270                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26810961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   537270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109607                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31724                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            758272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            719104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            719520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            743124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3528174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4688326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3491839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2956887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2132177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1792192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1220803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           815897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           787223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           803669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           798290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           745857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 820464318077                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               133506770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1321114705577                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30727.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49477.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22854789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26810961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               537270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2606887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3413509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3564985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3447578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2855652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2263620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1737163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1382118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1094606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  919995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 819157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1063588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 716782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 300375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 214312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  96578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3921689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    444.002441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.702030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.890440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       344567      8.79%      8.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1195103     30.47%     39.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       520131     13.26%     52.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       371023      9.46%     61.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       346543      8.84%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       159780      4.07%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       118937      3.03%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105290      2.68%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       760315     19.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3921689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     861.580846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.320598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17921.421465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30975     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199           13      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.312639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26649     85.99%     85.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              741      2.39%     88.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2602      8.40%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              618      1.99%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              211      0.68%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               81      0.26%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1708886656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7014848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32354880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1715901504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34385280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4937.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4957.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    38.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  346129155000                       # Total gap between requests
system.mem_ctrls.avgGap                      12656.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       711424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    603002432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       137984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57625280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1047409536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32354880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2055371.551981352037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1742131337.301482200623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 398648.890434670320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 166484910.808406770229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3026065698.610656738281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93476323.429867997766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9490505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16395976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       537270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    381336624                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 446698057034                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     81440529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59190415946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 814763455444                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8558283555550                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34305.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47067.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37773.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64958.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49692.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15929204.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10471581120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5565792540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64946211120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1281786660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27323206560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153653413440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3521244000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266763235440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        770.704341                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7752894418                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11558040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 326818211582                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17529256920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9317017215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        125701456440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357158240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27323206560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     156553517580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1079051040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       338860663995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        979.000665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1461249473                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11558040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 333109856527                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                316                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1702675216.981132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3402631284.318508                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9096815000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    75403786500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 270725359500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13048532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13048532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13048532                       # number of overall hits
system.cpu1.icache.overall_hits::total       13048532                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2834                       # number of overall misses
system.cpu1.icache.overall_misses::total         2834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    215819000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    215819000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    215819000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    215819000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13051366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13051366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13051366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13051366                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76153.493296                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76153.493296                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76153.493296                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76153.493296                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2654                       # number of writebacks
system.cpu1.icache.writebacks::total             2654                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          180                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          180                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2654                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2654                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2654                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    203734000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    203734000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    203734000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    203734000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76764.883195                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76764.883195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76764.883195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76764.883195                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2654                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13048532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13048532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    215819000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    215819000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13051366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13051366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76153.493296                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76153.493296                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          180                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2654                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    203734000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    203734000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76764.883195                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76764.883195                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13051723                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2686                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4859.167163                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26105386                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26105386                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13090667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13090667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13090667                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13090667                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3663734                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3663734                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3663734                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3663734                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 305898489982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 305898489982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 305898489982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 305898489982                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16754401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16754401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16754401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16754401                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218673                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83493.640636                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83493.640636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83493.640636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83493.640636                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     12423065                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        67462                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           184144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            916                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.463860                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.648472                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153111                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153111                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2508827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2508827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2508827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2508827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1154907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1154907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1154907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1154907                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 113890132483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 113890132483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 113890132483                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 113890132483                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068932                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068932                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068932                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068932                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98614.115667                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98614.115667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98614.115667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98614.115667                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153110                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12028709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12028709                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3273360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3273360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 280702489500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 280702489500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15302069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15302069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.213916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.213916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85753.626091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85753.626091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2158257                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2158257                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111535856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111535856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100022.918062                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100022.918062                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1061958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1061958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       390374                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       390374                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25196000482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25196000482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1452332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1452332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.268791                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.268791                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64543.234134                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64543.234134                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       350570                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       350570                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39804                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39804                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2354276483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2354276483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027407                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027407                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59146.731057                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59146.731057                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          693                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          693                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          139                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11213500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11213500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.167067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.167067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 80672.661871                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80672.661871                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6480500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6480500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100962                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100962                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77148.809524                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77148.809524                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          601                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          601                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          197                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1055000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1055000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5355.329949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5355.329949                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.246867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.246867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4355.329949                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4355.329949                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       846000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       846000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.334056                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.334056                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5493.506494                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5493.506494                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       692000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       692000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.334056                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.334056                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4493.506494                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4493.506494                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.089506                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14251567                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1154704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.342182                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.089506                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34667661                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34667661                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 346129146000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13750722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13197969                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37221237                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         25889137                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1694                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            83970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           83970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18045                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13732678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37985639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3461084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41500856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1969920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620577664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       339712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147556288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770443584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63652866                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34637184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77495970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.362262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65923233     85.07%     85.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11452155     14.78%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120582      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77495970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27689700814                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18995346180                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23088493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1734417358                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3981499                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
