
*** Running vivado
    with args -log design_1_fft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fft_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_fft_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/ELD_2024/ELDProjectAplus'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_fft_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 764.719 ; gain = 176.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fft_0_0' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fft' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:12]
	Parameter ap_ST_fsm_state1 bound to: 55'b0000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 55'b0000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 55'b0000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 55'b0000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 55'b0000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 55'b0000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 55'b0000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 55'b0000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 55'b0000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 55'b0000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 55'b0000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 55'b0000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 55'b0000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 55'b0000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 55'b0000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 55'b0000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 55'b0000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 55'b0000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 55'b0000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 55'b0000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 55'b0000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 55'b0000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 55'b0000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 55'b0000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 55'b0000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 55'b0000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 55'b0000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 55'b0000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 55'b0000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 55'b0000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 55'b0000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 55'b0000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 55'b0000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 55'b0000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 55'b0000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 55'b0000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 55'b0000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 55'b0000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 55'b0000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 55'b0000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 55'b0000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 55'b0000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 55'b0000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 55'b0000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 55'b0000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 55'b0000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 55'b0000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 55'b0000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 55'b0000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 55'b0000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 55'b0000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 55'b0001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 55'b0010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 55'b0100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 55'b1000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:153]
INFO: [Synth 8-6157] synthesizing module 'fft_rev8' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_rev8_rom' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:18]
INFO: [Synth 8-3876] $readmem data file './fft_rev8_rom.dat' is read successfully [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fft_rev8_rom' (1#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_rev8' (2#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_rev8.v:39]
INFO: [Synth 8-6157] synthesizing module 'fft_input_array_Mbkb' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_input_array_Mbkb.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_input_array_Mbkb_ram' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_input_array_Mbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_input_array_Mbkb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_array_Mbkb_ram' (3#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_input_array_Mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_input_array_Mbkb' (4#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_input_array_Mbkb.v:40]
INFO: [Synth 8-6157] synthesizing module 'fft_reversed_arradEe' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_reversed_arradEe.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_reversed_arradEe_ram' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_reversed_arradEe.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_reversed_arradEe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fft_reversed_arradEe_ram' (5#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_reversed_arradEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_reversed_arradEe' (6#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_reversed_arradEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'fft_FFT_output_M_fYi' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_FFT_output_M_fYi.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_FFT_output_M_fYi_ram' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_FFT_output_M_fYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_FFT_output_M_fYi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_FFT_output_M_fYi_ram' (7#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_FFT_output_M_fYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_FFT_output_M_fYi' (8#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_FFT_output_M_fYi.v:56]
INFO: [Synth 8-6157] synthesizing module 'fft_temp1_M_real' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_temp1_M_real.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_temp1_M_real_ram' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_temp1_M_real.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_temp1_M_real.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fft_temp1_M_real_ram' (9#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_temp1_M_real.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_temp1_M_real' (10#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_temp1_M_real.v:58]
INFO: [Synth 8-6157] synthesizing module 'fft_faddfsub_32nshbi' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_faddfsub_32nshbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fft_ap_faddfsub_3_full_dsp_32' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_faddfsub_3_full_dsp_32' (28#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'fft_faddfsub_32nshbi' (29#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_faddfsub_32nshbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_fadd_32ns_32nibs' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fadd_32ns_32nibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fft_ap_fadd_3_full_dsp_32' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_fadd_3_full_dsp_32' (30#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fft_fadd_32ns_32nibs' (31#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fadd_32ns_32nibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_fsub_32ns_32njbC' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fsub_32ns_32njbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fft_ap_fsub_3_full_dsp_32' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_fsub_3_full_dsp_32' (32#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fft_fsub_32ns_32njbC' (33#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fsub_32ns_32njbC.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_fmul_32ns_32nkbM' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fmul_32ns_32nkbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fft_ap_fmul_2_max_dsp_32' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_fmul_2_max_dsp_32' (41#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/ip/fft_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fft_fmul_32ns_32nkbM' (42#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_fmul_32ns_32nkbM.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_mux_42_32_1_1' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_mux_42_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_mux_42_32_1_1' (43#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft_mux_42_32_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2409]
INFO: [Synth 8-6155] done synthesizing module 'fft' (44#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fft_0_0' (45#1) [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 960.266 ; gain = 372.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 960.266 ; gain = 372.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 960.266 ; gain = 372.402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ip/design_1_fft_0_0/constraints/fft_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ip/design_1_fft_0_0/constraints/fft_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.runs/design_1_fft_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.runs/design_1_fft_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 998.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDE => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1006.348 ; gain = 7.773
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.348 ; gain = 418.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.348 ; gain = 418.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.runs/design_1_fft_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1006.348 ; gain = 418.484
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln69_reg_1321_reg[63:4]' into 'zext_ln60_reg_1281_reg[63:4]' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2475]
INFO: [Synth 8-4471] merging register 'zext_ln77_1_reg_1403_reg[63:4]' into 'zext_ln60_reg_1281_reg[63:4]' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2480]
INFO: [Synth 8-4471] merging register 'zext_ln77_reg_1436_reg[63:4]' into 'zext_ln60_reg_1281_reg[63:4]' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2481]
INFO: [Synth 8-4471] merging register 'zext_ln84_reg_1488_reg[63:3]' into 'zext_ln84_1_reg_1460_reg[63:3]' [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:2483]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln60_reg_1281_reg' and it is trimmed from '4' to '3' bits. [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:1147]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln77_reg_1436_reg' and it is trimmed from '4' to '3' bits. [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:1160]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln77_1_reg_1403_reg' and it is trimmed from '4' to '3' bits. [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:1141]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_1398_reg' and it is trimmed from '2' to '1' bits. [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:1140]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln69_reg_1321_reg' and it is trimmed from '4' to '3' bits. [c:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.srcs/sources_1/bd/design_1/ipshared/28f4/hdl/verilog/fft.v:1023]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "fft_FFT_output_M_fYi_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_temp1_M_real_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1006.348 ; gain = 418.484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fft_faddfsub_32nshbi_U1/fft_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fft_faddfsub_32nshbi_U1/fft_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fft_faddfsub_32nshbi_U1/fft_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fft_faddfsub_32nshbi_U1/fft_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fft_fadd_32ns_32nibs_U2/fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fft_fadd_32ns_32nibs_U2/fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fft_fadd_32ns_32nibs_U2/fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fft_fadd_32ns_32nibs_U2/fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fsub_32ns_32njbC:/fft_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fsub_32ns_32njbC:/fft_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fsub_32ns_32njbC:/fft_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fsub_32ns_32njbC:/fft_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fmul_32ns_32nkbM:/fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fmul_32ns_32nkbM:/fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fft_fmul_32ns_32nkbM:/fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fft_fmul_32ns_32nkbM:/fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3971] The signal "inst/FFT_output_M_real_U/fft_FFT_output_M_fYi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_output_M_imag_U/fft_FFT_output_M_fYi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/temp1_M_real_U/fft_temp1_M_real_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/temp1_M_imag_U/fft_temp1_M_real_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[31]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[31]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[31]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[31]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[31]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_2_reg_1353_reg[0]' (FDE) to 'inst/zext_ln69_reg_1321_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[23]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[23]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[24]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[24]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[25]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[25]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[26]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[26] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[27]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[27]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[28]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[28]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[29]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[30]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[23]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[23]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[24]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[24]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[25]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[25]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[26]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[26]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[27]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[27]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[28]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[28]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[29]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[29]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[30]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[0]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[1]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[4]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[5]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[6]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[7]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[8]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[10]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[12]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[13]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[16]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[18]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[19]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[20]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[21]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/din0_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[0]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[1]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[2]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[3]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[4]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[5]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[6]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[7]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[8]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[9]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[10]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[11]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[12]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[13]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[14]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[15]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[16]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[17]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[18]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[19]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[20]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[21]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U5/din1_buf1_reg[22]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[0]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[1]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[4]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[5]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[6]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[7]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[10]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[16]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[18]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[19] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[20]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[21]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/din0_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[0]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[1]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[2]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[3]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[4]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[5]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[6]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[7]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[8]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[9]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[10]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[11]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[12]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[13]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[14]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[15]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/fft_fmul_32ns_32nkbM_U6/din1_buf1_reg[16]' (FDE) to 'inst/fft_fmul_32ns_32nkbM_U8/din1_buf1_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_6_fu_1088_p2_inferred/\i7_0_reg_645_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln69_1_reg_1337_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln77_2_reg_1385_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U6/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U7/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fmul_32ns_32nkbM_U8/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_faddfsub_32nshbi_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fsub_32ns_32njbC_U3/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fadd_32ns_32nibs_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fft_fsub_32ns_32njbC_U4/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln77_2_reg_1385_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1006.348 ; gain = 418.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_8_0/FFT_output_M_real_U/fft_FFT_output_M_fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_1/FFT_output_M_imag_U/fft_FFT_output_M_fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_2/temp1_M_real_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_2/temp1_M_real_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_3/temp1_M_imag_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_3/temp1_M_imag_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1041.008 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1068.500 ; gain = 480.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/FFT_output_M_real_U/fft_FFT_output_M_fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/FFT_output_M_imag_U/fft_FFT_output_M_fYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/temp1_M_real_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/temp1_M_real_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/temp1_M_imag_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/temp1_M_imag_U/fft_temp1_M_real_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1074.062 ; gain = 486.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1078.625 ; gain = 490.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1078.625 ; gain = 490.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1078.625 ; gain = 490.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1078.625 ; gain = 490.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1079.645 ; gain = 491.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1079.645 ; gain = 491.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     4|
|4     |DSP48E1_2  |     4|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     4|
|7     |LUT1       |    28|
|8     |LUT2       |   352|
|9     |LUT3       |   682|
|10    |LUT4       |   470|
|11    |LUT5       |   387|
|12    |LUT6       |   455|
|13    |MUXCY      |   280|
|14    |RAM16X1D   |    64|
|15    |RAM16X1S   |   128|
|16    |RAMB36E1   |     2|
|17    |RAMB36E1_1 |     2|
|18    |XORCY      |   100|
|19    |FDE        |    12|
|20    |FDRE       |  2129|
|21    |FDSE       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1079.645 ; gain = 491.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 215 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1079.645 ; gain = 445.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1079.645 ; gain = 491.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1091.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 280 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 76 instances
  FDE => FDRE: 12 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1091.719 ; gain = 775.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1091.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fft_0_0, cache-ID = 850a09f7f65a04bd
INFO: [Coretcl 2-1174] Renamed 415 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1091.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/ELD_2024/LAB12/LAB12.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fft_0_0_utilization_synth.rpt -pb design_1_fft_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 00:27:27 2024...
