#
# This software is Copyright (c) 2018 Denis Burykin
# [denis_burykin yahoo com], [denis-burykin2014 yandex ru]
# and it is hereby released to the general public under the following terms:
# Redistribution and use in source and binary forms, with or without
# modification, are permitted.
#

NET "CLK" TNM_NET = "CLK";
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.000 ns HIGH 50%; # 250
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.082 ns HIGH 50%; # 245
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.166 ns HIGH 50%; # 240
TIMESPEC "TS_CLK" = PERIOD "CLK" 4.255 ns HIGH 50%; # 235
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.347 ns HIGH 50%; # 230
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.444 ns HIGH 50%; # 225
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.545 ns HIGH 50%; # 220
#TIMESPEC "TS_CLK" = PERIOD "CLK" 4.651 ns HIGH 50%; # 215
#TIMESPEC "TS_CLK" = PERIOD "CLK" 5.000 ns HIGH 50%; # 200
#TIMESPEC "TS_CLK" = PERIOD "CLK" 5.263 ns HIGH 50%; # 190
#TIMESPEC "TS_CLK" = PERIOD "CLK" 5.555 ns HIGH 50%; # 180
#TIMESPEC "TS_CLK" = PERIOD "CLK" 5.714 ns HIGH 50%; # 175
#TIMESPEC "TS_CLK" = PERIOD "CLK" 6.250 ns HIGH 50%; # 160

#AREA_GROUP "area1" RANGE=SLICE_X14Y16:SLICE_X41Y23; # (*ctrl) 28x8=896
#AREA_GROUP "area1" RANGE=SLICE_X14Y16:SLICE_X41Y24; # (*ctrl) 28x9=1008


AREA_GROUP "u0_0" RANGE=SLICE_X114Y181:SLICE_X127Y189; # (*core) 14x8=448
AREA_GROUP "u0_0" RANGE=RAMB8_X5Y90:RAMB8_X5Y93;
INST "cores[0].core" AREA_GROUP="u0_0";

AREA_GROUP "u0_1" RANGE=SLICE_X100Y181:SLICE_X113Y189; # (*core) 14x8=448
AREA_GROUP "u0_1" RANGE=RAMB8_X4Y90:RAMB8_X4Y93;
INST "cores[1].core" AREA_GROUP="u0_1";

#AREA_GROUP "u0_2" RANGE=SLICE_X114Y164:SLICE_X127Y171; # (*core) 14x8=448
#AREA_GROUP "u0_2" RANGE=SLICE_X114Y163:SLICE_X127Y171; # (*core) 14x9=504
#AREA_GROUP "u0_2" RANGE=RAMB8_X5Y82:RAMB8_X5Y85;
#INST "cores[2].core" AREA_GROUP="u0_2";

AREA_GROUP "u0_2" RANGE=SLICE_X86Y168:SLICE_X99Y175,SLICE_X86Y167:SLICE_X91Y167; # (*core) X3 14x8.5
#AREA_GROUP "u0_2" RANGE=SLICE_X86Y167:SLICE_X99Y175; # (*core) X3 14x9
#AREA_GROUP "u0_2" RANGE=SLICE_X86Y167:SLICE_X99Y175,SLICE_X86Y166:SLICE_X91Y166; # (*core) X3 14x9.5
AREA_GROUP "u0_2" RANGE=RAMB8_X3Y84:RAMB8_X3Y87;
INST "cores[2].core" AREA_GROUP="u0_2";

#AREA_GROUP "c0" RANGE=SLICE_X100Y172:SLICE_X127Y180; # 28x9
#AREA_GROUP "c0" RANGE=SLICE_X100Y163:SLICE_X113Y180; # 14x18
AREA_GROUP "c0" RANGE=SLICE_X100Y164:SLICE_X113Y180; # 14x17
AREA_GROUP "c0" RANGE=RAMB8_X4Y86:RAMB8_X5Y89;
AREA_GROUP "c0" RANGE=RAMB16_X4Y86:RAMB16_X5Y88;
INST "ctrl" AREA_GROUP="c0";


#AREA_GROUP "area1" RANGE=SLICE_X0Y16:SLICE_X13Y24,SLICE_X0Y25:SLICE_X7Y25; # (*core) 14x9+1/2
#AREA_GROUP "area1" RANGE=SLICE_X0Y16:SLICE_X13Y25; # (*core) 14x10=560
#AREA_GROUP "area1" RANGE=RAMB8_X0Y8:RAMB8_X0Y11;

#AREA_GROUP "area1" RANGE=SLICE_X114Y181:SLICE_X127Y189; # (*core) 14x8=448
#AREA_GROUP "area1" RANGE=RAMB8_X5Y90:RAMB8_X5Y93;
#INST "*" AREA_GROUP="area1";
