$date
	Tue Dec  9 13:07:19 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module sf1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
1$
1'
#20
0$
0'
1#
1&
#30
1$
1'
#40
1!
0$
0'
0#
0&
1"
1%
#50
1$
1'
#60
0!
0$
0'
1#
1&
#70
1$
1'
#80
