# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWA.srcs/sources_1/new/D_ff_arst.vhd" \
"../../../../PWA.srcs/sim_1/new/D_ff_arst_tb.vhd" \

# Do not sort compile order
nosort
