Classic Timing Analyzer report for Ozy11
Mon Aug 31 21:21:51 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'IFCLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Ignored Timing Assignments
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To                                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.966 ns                         ; FLAGA         ; SLOE~reg0                                                                                                                       ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.970 ns                         ; SLEN          ; FX2_FD[12]                                                                                                                      ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.355 ns                         ; FX2_PE3       ; TMS                                                                                                                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.412 ns                        ; FLAGC         ; Tx_read_clock                                                                                                                   ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 105.24 MHz ( period = 9.502 ns ) ; Tx_read_clock ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;                                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 105.24 MHz ( period = 9.502 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 105.24 MHz ( period = 9.502 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 115.19 MHz ( period = 8.681 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; 118.85 MHz ( period = 8.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; 122.00 MHz ( period = 8.197 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10] ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 122.58 MHz ( period = 8.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 123.05 MHz ( period = 8.127 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 123.21 MHz ( period = 8.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; 123.72 MHz ( period = 8.083 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 123.89 MHz ( period = 8.072 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 124.50 MHz ( period = 8.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 125.74 MHz ( period = 7.953 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10] ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 126.73 MHz ( period = 7.891 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 127.71 MHz ( period = 7.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 127.94 MHz ( period = 7.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12] ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 129.40 MHz ( period = 7.728 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 130.07 MHz ( period = 7.688 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10] ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; 130.67 MHz ( period = 7.653 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 130.77 MHz ( period = 7.647 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 131.60 MHz ( period = 7.599 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10] ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.377 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 132.35 MHz ( period = 7.556 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.329 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.303 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.293 ns                ;
; N/A                                     ; 133.87 MHz ( period = 7.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 134.59 MHz ( period = 7.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 135.24 MHz ( period = 7.394 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 135.37 MHz ( period = 7.387 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 135.43 MHz ( period = 7.384 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 137.89 MHz ( period = 7.252 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 137.89 MHz ( period = 7.252 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 138.66 MHz ( period = 7.212 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11] ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; 140.37 MHz ( period = 7.124 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[11]                                ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 140.61 MHz ( period = 7.112 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[11]                                ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.295 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 143.68 MHz ( period = 6.960 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[3]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[3]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 144.49 MHz ( period = 6.921 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11] ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; 148.99 MHz ( period = 6.712 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[4]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[4]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 149.25 MHz ( period = 6.700 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[8]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[8]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 149.61 MHz ( period = 6.684 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11] ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_mgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11] ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.963 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Tx_read_clock                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 159.95 MHz ( period = 6.252 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 159.95 MHz ( period = 6.252 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 160.64 MHz ( period = 6.225 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 160.64 MHz ( period = 6.225 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 161.16 MHz ( period = 6.205 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 161.16 MHz ( period = 6.205 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 161.19 MHz ( period = 6.204 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[5]                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; 161.24 MHz ( period = 6.202 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[5]                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 161.63 MHz ( period = 6.187 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 161.63 MHz ( period = 6.187 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 162.34 MHz ( period = 6.160 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 162.34 MHz ( period = 6.160 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 162.79 MHz ( period = 6.143 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.877 ns                ;
; N/A                                     ; 162.79 MHz ( period = 6.143 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.877 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[3]                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.838 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+-------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To               ; To Clock ;
+-------+--------------+------------+-------+------------------+----------+
; N/A   ; None         ; 6.966 ns   ; FLAGA ; SLOE~reg0        ; IFCLK    ;
; N/A   ; None         ; 6.680 ns   ; FLAGA ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A   ; None         ; 6.443 ns   ; FLAGA ; state_FX[2]      ; IFCLK    ;
; N/A   ; None         ; 6.368 ns   ; FLAGA ; state_FX[0]      ; IFCLK    ;
; N/A   ; None         ; 5.679 ns   ; FLAGC ; state_FX[3]      ; IFCLK    ;
; N/A   ; None         ; 5.678 ns   ; FLAGC ; Tx_read_clock    ; IFCLK    ;
+-------+--------------+------------+-------+------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 9.970 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 9.784 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.306 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.306 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 9.296 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.182 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.034 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.034 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 9.009 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.000 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.993 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.906 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.906 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.862 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.672 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.649 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.603 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.578 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.568 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.519 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.340 ns   ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 8.285 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.273 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.266 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.255 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.211 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 8.197 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.184 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.092 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.057 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 7.920 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.880 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.679 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.666 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.666 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.639 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 9.355 ns        ; FX2_PE3 ; TMS     ;
; N/A   ; None              ; 5.532 ns        ; FX2_PE2 ; TCK     ;
; N/A   ; None              ; 5.517 ns        ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 5.185 ns        ; FX2_PE0 ; TDO     ;
+-------+-------------------+-----------------+---------+---------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+-------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To               ; To Clock ;
+---------------+-------------+-----------+-------+------------------+----------+
; N/A           ; None        ; -5.412 ns ; FLAGC ; Tx_read_clock    ; IFCLK    ;
; N/A           ; None        ; -5.413 ns ; FLAGC ; state_FX[3]      ; IFCLK    ;
; N/A           ; None        ; -6.102 ns ; FLAGA ; state_FX[0]      ; IFCLK    ;
; N/A           ; None        ; -6.177 ns ; FLAGA ; state_FX[2]      ; IFCLK    ;
; N/A           ; None        ; -6.414 ns ; FLAGA ; FIFO_ADR[1]~reg0 ; IFCLK    ;
; N/A           ; None        ; -6.700 ns ; FLAGA ; SLOE~reg0        ; IFCLK    ;
+---------------+-------------+-----------+-------+------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                            ;
+-----------------+---------+-----------------+---------------------------+-------------+---------------------------------------------------------------+
; Option          ; Setting ; From            ; To                        ; Entity Name ; Help                                                          ;
+-----------------+---------+-----------------+---------------------------+-------------+---------------------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_60n1 ; Node named delayed_wrptr_g removed during synthesis           ;
; Cut Timing Path ; On      ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_60n1 ; Node named ws_dgrp|dffpipe15|dffe16a removed during synthesis ;
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_mgk1 ; Node named delayed_wrptr_g removed during synthesis           ;
; Cut Timing Path ; On      ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_mgk1 ; Node named rdptr_g removed during synthesis                   ;
+-----------------+---------+-----------------+---------------------------+-------------+---------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Aug 31 21:21:51 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SLRD~reg0" as buffer
Info: Clock "IFCLK" has Internal fmax of 105.24 MHz between source register "Tx_read_clock" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]" (period= 9.502 ns)
    Info: + Longest register to memory delay is 4.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'
        Info: 2: + IC(0.746 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X12_Y9_N2; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq'
        Info: 3: + IC(2.750 ns) + CELL(0.762 ns) = 4.464 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]'
        Info: Total cell delay = 0.968 ns ( 21.68 % )
        Info: Total interconnect delay = 3.496 ns ( 78.32 % )
    Info: - Smallest clock skew is 0.063 ns
        Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.895 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.801 ns) + CELL(0.815 ns) = 2.895 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]'
            Info: Total cell delay = 1.955 ns ( 67.53 % )
            Info: Total interconnect delay = 0.940 ns ( 32.47 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.832 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'
            Info: Total cell delay = 1.806 ns ( 63.77 % )
            Info: Total interconnect delay = 1.026 ns ( 36.23 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "SLOE~reg0" (data pin = "FLAGA", clock pin = "IFCLK") is 6.966 ns
    Info: + Longest pin to register delay is 9.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'FLAGA'
        Info: 2: + IC(6.193 ns) + CELL(0.624 ns) = 7.802 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 4; COMB Node = 'always0~0'
        Info: 3: + IC(0.694 ns) + CELL(0.366 ns) = 8.862 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 1; COMB Node = 'SLOE~1'
        Info: 4: + IC(0.654 ns) + CELL(0.206 ns) = 9.722 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = 'SLOE~2'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.830 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 2.289 ns ( 23.29 % )
        Info: Total interconnect delay = 7.541 ns ( 76.71 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.824 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 1.806 ns ( 63.95 % )
        Info: Total interconnect delay = 1.018 ns ( 36.05 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[12]" through register "SLEN" is 9.970 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'
        Info: Total cell delay = 1.806 ns ( 64.02 % )
        Info: Total interconnect delay = 1.015 ns ( 35.98 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.845 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'
        Info: 2: + IC(3.487 ns) + CELL(3.358 ns) = 6.845 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'FX2_FD[12]'
        Info: Total cell delay = 3.358 ns ( 49.06 % )
        Info: Total interconnect delay = 3.487 ns ( 50.94 % )
Info: Longest tpd from source pin "FX2_PE3" to destination pin "TMS" is 9.355 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FX2_PE3'
    Info: 2: + IC(5.234 ns) + CELL(3.116 ns) = 9.355 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'TMS'
    Info: Total cell delay = 4.121 ns ( 44.05 % )
    Info: Total interconnect delay = 5.234 ns ( 55.95 % )
Info: th for register "Tx_read_clock" (data pin = "FLAGC", clock pin = "IFCLK") is -5.412 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'
        Info: Total cell delay = 1.806 ns ( 63.77 % )
        Info: Total interconnect delay = 1.026 ns ( 36.23 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'FLAGC'
        Info: 2: + IC(6.228 ns) + CELL(0.650 ns) = 7.863 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 8.442 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'Tx_read_clock~3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.550 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'
        Info: Total cell delay = 1.949 ns ( 22.80 % )
        Info: Total interconnect delay = 6.601 ns ( 77.20 % )
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Mon Aug 31 21:21:51 2009
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


