{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/.././rtl/infer_single_port_ram_M144K.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "data_out_a_00",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_01",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_02",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_03",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_04",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_05",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_06",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_07",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_08",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_09",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_10",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_11",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_12",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_13",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_14",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_a_15",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_00",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_01",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_02",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_03",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_04",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_05",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_06",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_07",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_08",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_09",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_10",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_11",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_12",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_13",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_14",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_out_b_15",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "infer_mixed_width_ram_q",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 17,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "inst00",
                   "line": 71,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst01",
                   "line": 83,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_single_clock",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst02",
                   "line": 92,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_dual_clock",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst03",
                   "line": 105,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_single_clock",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst04",
                   "line": 117,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_dual_clock",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst05",
                   "line": 134,
                   "module":  "infer_single_port_rom",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst06",
                   "line": 144,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_dual_port_rom",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst07",
                   "line": 167,
                   "module":  "$paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\\infer_mixed_width_ram",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst08",
                   "line": 180,
                   "module":  "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst09",
                   "line": 192,
                   "module":  "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram_new_rw",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst10",
                   "line": 207,
                   "module":  "$paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\\infer_byte_enabled_simple_dual_port_ram",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst11",
                   "line": 219,
                   "module":  "$paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\\infer_byte_enabled_true_dual_port_ram",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst12",
                   "line": 234,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram_MLAB",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst13",
                   "line": 242,
                   "module":  "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_async_ram_MLAB",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst14",
                   "line": 255,
                   "module":  "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_simple_dual_port_ram_dual_clock",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "inst15",
                   "line": 266,
                   "module":  "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_single_port_ram_M144K",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "sel",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "memory_test"
      }
  ],
  "modules": {
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_async_ram_MLAB": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 1,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_async_ram_MLAB",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_dual_port_rom": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_dual_port_rom",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_dual_clock": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_dual_clock",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write_clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_single_clock": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_single_clock",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "addr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram_MLAB": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "addr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram_MLAB",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_dual_clock": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_dual_clock",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_single_clock": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_single_clock",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_a",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q_b",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_simple_dual_port_ram_dual_clock": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 5,
          "module": "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_simple_dual_port_ram_dual_clock",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "read_clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "write_clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_single_port_ram_M144K": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "addr_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 4,
          "module": "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_single_port_ram_M144K",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\\infer_byte_enabled_true_dual_port_ram": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "data_reg1",
                  "range": {
                      "lsb": 0,
                      "msb": 2039
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_reg2",
                  "range": {
                      "lsb": 0,
                      "msb": 2039
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ram",
                  "range": {
                      "lsb": 0,
                      "msb": 522239
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 9,
          "module": "$paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\\infer_byte_enabled_true_dual_port_ram",
          "parameters": [
              {
                  "name": "ADDRESS_WIDTH",
                  "value": 0 
              },
              {
                  "name": "BYTES",
                  "value": 0 
              },
              {
                  "name": "BYTE_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH_R",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr2",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "be1",
                  "range": {
                      "lsb": 0,
                      "msb": 254
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "be2",
                  "range": {
                      "lsb": 0,
                      "msb": 254
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in2",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 2039
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 2039
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "data_reg1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_reg2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ram",
                  "range": {
                      "lsb": 0,
                      "msb": 2047
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 15,
          "module": "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram",
          "parameters": [
              {
                  "name": "ADDRESS_WIDTH1",
                  "value": 0 
              },
              {
                  "name": "ADDRESS_WIDTH2",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH1",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr2",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram_new_rw": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "data_reg1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_reg2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ram",
                  "range": {
                      "lsb": 0,
                      "msb": 2047
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 15,
          "module": "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram_new_rw",
          "parameters": [
              {
                  "name": "ADDRESS_WIDTH1",
                  "value": 0 
              },
              {
                  "name": "ADDRESS_WIDTH2",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH1",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "addr2",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\\infer_byte_enabled_simple_dual_port_ram": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "ram",
                  "range": {
                      "lsb": 0,
                      "msb": 522239
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 6,
          "module": "$paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\\infer_byte_enabled_simple_dual_port_ram",
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "BYTES",
                  "value": 0 
              },
              {
                  "name": "BYTE_WIDTH",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "be",
                  "range": {
                      "lsb": 0,
                      "msb": 254
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wdata",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 2039
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\\infer_mixed_width_ram": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "ram",
                  "range": {
                      "lsb": 0,
                      "msb": 1023
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 8,
          "module": "$paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\\infer_mixed_width_ram",
          "parameters": [
              {
                  "name": "RW",
                  "value": 0 
              },
              {
                  "name": "WORDS",
                  "value": 0 
              },
              {
                  "name": "WW",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "we",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wdata",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "infer_single_port_rom": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 4,
          "module": "infer_single_port_rom",
          "ports": [
              {
                  "direction": "Input",
                  "name": "addr",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
