$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  3 % out [2:0] $end
  $scope module adfd $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  3 % out [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
b000 %
#2
1#
b001 %
#3
0#
#4
1#
b010 %
#5
0#
#6
1#
b011 %
#7
0#
#8
1#
b100 %
#9
0#
#10
1#
b101 %
#11
0#
#12
1#
b110 %
#13
