Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Sat Nov 12 00:37:35 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FGPA_impl_1.twr FGPA_impl_1.udb -gui

-----------------------------------------
Design:          top_wrapper
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock dut/int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {dut/int_osc} -period 166.667 [get_pins {dut/hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "dut/int_osc"
=======================
create_clock -name {dut/int_osc} -period 166.667 [get_pins {dut/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock dut/int_osc            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From dut/int_osc                       |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
dut/hf_osc/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 28.6957%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/counter_17__i0/SR                    |  158.049 ns 
{dut/counter_17__i1/SR   dut/counter_17__i2/SR}              
                                         |  158.049 ns 
{dut/counter_17__i3/SR   dut/counter_17__i4/SR}              
                                         |  158.049 ns 
dut/counter_17__i5/SR                    |  158.049 ns 
dut/counter_17__i5/D                     |  160.471 ns 
dut/counter_17__i4/D                     |  160.748 ns 
dut/counter_17__i3/D                     |  161.025 ns 
dut/counter_17__i2/D                     |  161.302 ns 
dut/counter_17__i1/D                     |  161.579 ns 
dut/counter_17__i0/D                     |  162.583 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/clk_c/D                              |    1.715 ns 
dut/counter_17__i0/D                     |    1.882 ns 
dut/counter_17__i1/D                     |    1.882 ns 
dut/counter_17__i2/D                     |    1.882 ns 
dut/counter_17__i3/D                     |    1.882 ns 
dut/counter_17__i4/D                     |    1.882 ns 
dut/counter_17__i5/D                     |    2.187 ns 
{dut/counter_17__i1/SR   dut/counter_17__i2/SR}              
                                         |    3.894 ns 
{dut/counter_17__i3/SR   dut/counter_17__i4/SR}              
                                         |    3.894 ns 
dut/counter_17__i5/SR                    |    3.894 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
dut/clk_c/Q                             |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 3 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
enable12                                |                    output
a3                                      |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         3
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 9 Instance(s)          |           Type           
-------------------------------------------------------------------
dut/dut/counter_19__i11                 |                  No Clock
dut/dut/counter_19__i10                 |                  No Clock
dut/dut/counter_19__i6                  |                  No Clock
dut/dut/counter_19__i8                  |                  No Clock
dut/dut/counter_19__i4                  |                  No Clock
dut/dut/counter_19__i0                  |                  No Clock
dut/dut/counter_19__i2                  |                  No Clock
dut/dut/a3                              |                  No Clock
dut/dut/enable12                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         9
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i1/Q  (SLICE_R16C28B)
Path End         : dut/counter_17__i0/SR  (SLICE_R16C28A)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 158.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  6       
dut/int_osc                                                  NET DELAY        5.499                  5.499  6       


Data Path

dut/counter_17__i1/CK->dut/counter_17__i1/Q
                                          SLICE_R16C28B      CLK_TO_Q0_DELAY  1.388                  6.887  2       
dut/counter[1]                                               NET DELAY        2.141                  9.028  2       
dut/i3_4_lut/A->dut/i3_4_lut/Z            SLICE_R17C28B      A0_TO_F0_DELAY   0.476                  9.504  1       
dut/n208                                                     NET DELAY        0.304                  9.808  1       
dut/i2_3_lut/A->dut/i2_3_lut/Z            SLICE_R17C28B      C1_TO_F1_DELAY   0.449                 10.257  4       
dut/n79 ( LSR )                                              NET DELAY        3.331                 13.588  4       


Destination Clock Path

                                                             CONSTRAINT       0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                172.165  6       
                                                             Uncertainty      0.000                172.165  
                                                             Setup time       0.529                171.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                      171.636  
Arrival Time                                                                                       -13.587  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                               158.048  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i1/Q  (SLICE_R16C28B)
Path End         : {dut/counter_17__i1/SR   dut/counter_17__i2/SR}  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 158.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                  5.499  6       


Data Path

dut/counter_17__i1/CK->dut/counter_17__i1/Q
                                          SLICE_R16C28B      CLK_TO_Q0_DELAY  1.388                  6.887  2       
dut/counter[1]                                               NET DELAY        2.141                  9.028  2       
dut/i3_4_lut/A->dut/i3_4_lut/Z            SLICE_R17C28B      A0_TO_F0_DELAY   0.476                  9.504  1       
dut/n208                                                     NET DELAY        0.304                  9.808  1       
dut/i2_3_lut/A->dut/i2_3_lut/Z            SLICE_R17C28B      C1_TO_F1_DELAY   0.449                 10.257  4       
dut/n79 ( LSR )                                              NET DELAY        3.331                 13.588  4       


Destination Clock Path

                                                             CONSTRAINT       0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                172.165  6       
                                                             Uncertainty      0.000                172.165  
                                                             Setup time       0.529                171.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                      171.636  
Arrival Time                                                                                       -13.587  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                               158.048  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i1/Q  (SLICE_R16C28B)
Path End         : {dut/counter_17__i3/SR   dut/counter_17__i4/SR}  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 158.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  6       
dut/int_osc                                                  NET DELAY        5.499                  5.499  6       


Data Path

dut/counter_17__i1/CK->dut/counter_17__i1/Q
                                          SLICE_R16C28B      CLK_TO_Q0_DELAY  1.388                  6.887  2       
dut/counter[1]                                               NET DELAY        2.141                  9.028  2       
dut/i3_4_lut/A->dut/i3_4_lut/Z            SLICE_R17C28B      A0_TO_F0_DELAY   0.476                  9.504  1       
dut/n208                                                     NET DELAY        0.304                  9.808  1       
dut/i2_3_lut/A->dut/i2_3_lut/Z            SLICE_R17C28B      C1_TO_F1_DELAY   0.449                 10.257  4       
dut/n79 ( LSR )                                              NET DELAY        3.331                 13.588  4       


Destination Clock Path

                                                             CONSTRAINT       0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                172.165  6       
                                                             Uncertainty      0.000                172.165  
                                                             Setup time       0.529                171.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                      171.636  
Arrival Time                                                                                       -13.587  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                               158.048  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i1/Q  (SLICE_R16C28B)
Path End         : dut/counter_17__i5/SR  (SLICE_R16C28D)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 158.048 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  6       
dut/int_osc                                                  NET DELAY        5.499                  5.499  6       


Data Path

dut/counter_17__i1/CK->dut/counter_17__i1/Q
                                          SLICE_R16C28B      CLK_TO_Q0_DELAY  1.388                  6.887  2       
dut/counter[1]                                               NET DELAY        2.141                  9.028  2       
dut/i3_4_lut/A->dut/i3_4_lut/Z            SLICE_R17C28B      A0_TO_F0_DELAY   0.476                  9.504  1       
dut/n208                                                     NET DELAY        0.304                  9.808  1       
dut/i2_3_lut/A->dut/i2_3_lut/Z            SLICE_R17C28B      C1_TO_F1_DELAY   0.449                 10.257  4       
dut/n79 ( LSR )                                              NET DELAY        3.331                 13.588  4       


Destination Clock Path

                                                             CONSTRAINT       0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                172.165  6       
                                                             Uncertainty      0.000                172.165  
                                                             Setup time       0.529                171.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                      171.636  
Arrival Time                                                                                       -13.587  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                               158.048  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i5/D  (SLICE_R16C28D)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 160.470 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  6       
dut/int_osc                                                  NET DELAY            5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY      1.388                  6.887  2       
dut/counter[0]                                               NET DELAY            2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/CO1
                                          SLICE_R16C28A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
dut/n116                                                     NET DELAY            0.000                  9.252  2       
dut/counter_17_add_4_3/CI0->dut/counter_17_add_4_3/CO0
                                          SLICE_R16C28B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
dut/n442                                                     NET DELAY            0.000                  9.529  2       
dut/counter_17_add_4_3/CI1->dut/counter_17_add_4_3/CO1
                                          SLICE_R16C28B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
dut/n118                                                     NET DELAY            0.000                  9.806  2       
dut/counter_17_add_4_5/CI0->dut/counter_17_add_4_5/CO0
                                          SLICE_R16C28C      CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
dut/n445                                                     NET DELAY            0.000                 10.083  2       
dut/counter_17_add_4_5/CI1->dut/counter_17_add_4_5/CO1
                                          SLICE_R16C28C      CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
dut/n120                                                     NET DELAY            0.661                 11.021  2       
dut/counter_17_add_4_7/D0->dut/counter_17_add_4_7/S0
                                          SLICE_R16C28D      D0_TO_F0_DELAY       0.476                 11.497  1       
dut/n29[5] ( DI0 )                                           NET DELAY            0.000                 11.497  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY            5.499                172.165  6       
                                                             Uncertainty          0.000                172.165  
                                                             Setup time           0.198                171.967  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                          171.967  
Arrival Time                                                                                           -11.496  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   160.470  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i4/D  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 160.747 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  6       
dut/int_osc                                                  NET DELAY            5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY      1.388                  6.887  2       
dut/counter[0]                                               NET DELAY            2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/CO1
                                          SLICE_R16C28A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
dut/n116                                                     NET DELAY            0.000                  9.252  2       
dut/counter_17_add_4_3/CI0->dut/counter_17_add_4_3/CO0
                                          SLICE_R16C28B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
dut/n442                                                     NET DELAY            0.000                  9.529  2       
dut/counter_17_add_4_3/CI1->dut/counter_17_add_4_3/CO1
                                          SLICE_R16C28B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
dut/n118                                                     NET DELAY            0.000                  9.806  2       
dut/counter_17_add_4_5/CI0->dut/counter_17_add_4_5/CO0
                                          SLICE_R16C28C      CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
dut/n445                                                     NET DELAY            0.661                 10.744  2       
dut/counter_17_add_4_5/D1->dut/counter_17_add_4_5/S1
                                          SLICE_R16C28C      D1_TO_F1_DELAY       0.476                 11.220  1       
dut/n29[4] ( DI1 )                                           NET DELAY            0.000                 11.220  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY            5.499                172.165  6       
                                                             Uncertainty          0.000                172.165  
                                                             Setup time           0.198                171.967  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                          171.967  
Arrival Time                                                                                           -11.219  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   160.747  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i3/D  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 161.024 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  6       
dut/int_osc                                                  NET DELAY            5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY      1.388                  6.887  2       
dut/counter[0]                                               NET DELAY            2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/CO1
                                          SLICE_R16C28A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
dut/n116                                                     NET DELAY            0.000                  9.252  2       
dut/counter_17_add_4_3/CI0->dut/counter_17_add_4_3/CO0
                                          SLICE_R16C28B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
dut/n442                                                     NET DELAY            0.000                  9.529  2       
dut/counter_17_add_4_3/CI1->dut/counter_17_add_4_3/CO1
                                          SLICE_R16C28B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
dut/n118                                                     NET DELAY            0.661                 10.467  2       
dut/counter_17_add_4_5/D0->dut/counter_17_add_4_5/S0
                                          SLICE_R16C28C      D0_TO_F0_DELAY       0.476                 10.943  1       
dut/n29[3] ( DI0 )                                           NET DELAY            0.000                 10.943  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY            5.499                172.165  6       
                                                             Uncertainty          0.000                172.165  
                                                             Setup time           0.198                171.967  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                          171.967  
Arrival Time                                                                                           -10.942  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   161.024  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i2/D  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 161.301 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  6       
dut/int_osc                                                  NET DELAY            5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY      1.388                  6.887  2       
dut/counter[0]                                               NET DELAY            2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/CO1
                                          SLICE_R16C28A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
dut/n116                                                     NET DELAY            0.000                  9.252  2       
dut/counter_17_add_4_3/CI0->dut/counter_17_add_4_3/CO0
                                          SLICE_R16C28B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
dut/n442                                                     NET DELAY            0.661                 10.190  2       
dut/counter_17_add_4_3/D1->dut/counter_17_add_4_3/S1
                                          SLICE_R16C28B      D1_TO_F1_DELAY       0.476                 10.666  1       
dut/n29[2] ( DI1 )                                           NET DELAY            0.000                 10.666  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY            5.499                172.165  6       
                                                             Uncertainty          0.000                172.165  
                                                             Setup time           0.198                171.967  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                          171.967  
Arrival Time                                                                                           -10.665  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   161.301  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i1/D  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 54.9% (route), 45.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 161.578 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  6       
dut/int_osc                                                  NET DELAY          5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY    1.388                  6.887  2       
dut/counter[0]                                               NET DELAY          2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/CO1
                                          SLICE_R16C28A      C1_TO_COUT1_DELAY  0.343                  9.252  2       
dut/n116                                                     NET DELAY          0.661                  9.913  2       
dut/counter_17_add_4_3/D0->dut/counter_17_add_4_3/S0
                                          SLICE_R16C28B      D0_TO_F0_DELAY     0.476                 10.389  1       
dut/n29[1] ( DI0 )                                           NET DELAY          0.000                 10.389  1       


Destination Clock Path

                                                             CONSTRAINT         0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY          5.499                172.165  6       
                                                             Uncertainty        0.000                172.165  
                                                             Setup time         0.198                171.967  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                        171.967  
Arrival Time                                                                                         -10.388  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 161.578  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i0/D  (SLICE_R16C28A)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 162.582 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                  5.499  6       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY  1.388                  6.887  2       
dut/counter[0]                                               NET DELAY        2.022                  8.909  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/S1
                                          SLICE_R16C28A      C1_TO_F1_DELAY   0.476                  9.385  1       
dut/n29[0] ( DI1 )                                           NET DELAY        0.000                  9.385  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                166.666  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                166.666  6       
dut/int_osc ( CLK )                                          NET DELAY        5.499                172.165  6       
                                                             Uncertainty      0.000                172.165  
                                                             Setup time       0.198                171.967  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                      171.967  
Arrival Time                                                                                        -9.384  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                               162.582  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i5/Q  (SLICE_R16C28D)
Path End         : dut/clk_c/D  (SLICE_R17C28D)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc                                                  NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i5/CK->dut/counter_17__i5/Q
                                          SLICE_R16C28D      CLK_TO_Q0_DELAY  0.766                  3.801  3       
dut/counter[5]                                               NET DELAY        0.701                  4.502  3       
dut.SLICE_11/D0->dut.SLICE_11/F0          SLICE_R17C28D      D0_TO_F0_DELAY   0.248                  4.750  1       
dut.counter[5].sig_000.FeedThruLUT ( DI0 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i0/Q  (SLICE_R16C28A)
Path End         : dut/counter_17__i0/D  (SLICE_R16C28A)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i0/CK->dut/counter_17__i0/Q
                                          SLICE_R16C28A      CLK_TO_Q1_DELAY  0.766                  3.801  2       
dut/counter[0]                                               NET DELAY        0.868                  4.669  2       
dut/counter_17_add_4_1/C1->dut/counter_17_add_4_1/S1
                                          SLICE_R16C28A      C1_TO_F1_DELAY   0.248                  4.917  1       
dut/n29[0] ( DI1 )                                           NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i1/Q  (SLICE_R16C28B)
Path End         : dut/counter_17__i1/D  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i1/CK->dut/counter_17__i1/Q
                                          SLICE_R16C28B      CLK_TO_Q0_DELAY  0.766                  3.801  2       
dut/counter[1]                                               NET DELAY        0.868                  4.669  2       
dut/counter_17_add_4_3/C0->dut/counter_17_add_4_3/S0
                                          SLICE_R16C28B      C0_TO_F0_DELAY   0.248                  4.917  1       
dut/n29[1] ( DI0 )                                           NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i2/Q  (SLICE_R16C28B)
Path End         : dut/counter_17__i2/D  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i2/CK->dut/counter_17__i2/Q
                                          SLICE_R16C28B      CLK_TO_Q1_DELAY  0.766                  3.801  2       
dut/counter[2]                                               NET DELAY        0.868                  4.669  2       
dut/counter_17_add_4_3/C1->dut/counter_17_add_4_3/S1
                                          SLICE_R16C28B      C1_TO_F1_DELAY   0.248                  4.917  1       
dut/n29[2] ( DI1 )                                           NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i3/Q  (SLICE_R16C28C)
Path End         : dut/counter_17__i3/D  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i3/CK->dut/counter_17__i3/Q
                                          SLICE_R16C28C      CLK_TO_Q0_DELAY  0.766                  3.801  2       
dut/counter[3]                                               NET DELAY        0.868                  4.669  2       
dut/counter_17_add_4_5/C0->dut/counter_17_add_4_5/S0
                                          SLICE_R16C28C      C0_TO_F0_DELAY   0.248                  4.917  1       
dut/n29[3] ( DI0 )                                           NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i4/Q  (SLICE_R16C28C)
Path End         : dut/counter_17__i4/D  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       


Data Path

dut/counter_17__i4/CK->dut/counter_17__i4/Q
                                          SLICE_R16C28C      CLK_TO_Q1_DELAY  0.766                  3.801  2       
dut/counter[4]                                               NET DELAY        0.868                  4.669  2       
dut/counter_17_add_4_5/C1->dut/counter_17_add_4_5/S1
                                          SLICE_R16C28C      C1_TO_F1_DELAY   0.248                  4.917  1       
dut/n29[4] ( DI1 )                                           NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY        3.035                  3.035  7       
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i4/Q  (SLICE_R16C28C)
Path End         : dut/counter_17__i5/D  (SLICE_R16C28D)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 3
Delay Ratio      : 52.4% (route), 47.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.187 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  7       
dut/int_osc                                                  NET DELAY          3.035                  3.035  7       


Data Path

dut/counter_17__i4/CK->dut/counter_17__i4/Q
                                          SLICE_R16C28C      CLK_TO_Q1_DELAY    0.766                  3.801  2       
dut/counter[4]                                               NET DELAY          0.868                  4.669  2       
dut/counter_17_add_4_5/C1->dut/counter_17_add_4_5/CO1
                                          SLICE_R16C28C      C1_TO_COUT1_DELAY  0.028                  4.697  2       
dut/n120                                                     NET DELAY          0.277                  4.974  2       
dut/counter_17_add_4_7/D0->dut/counter_17_add_4_7/S0
                                          SLICE_R16C28D      D0_TO_F0_DELAY     0.248                  5.222  1       
dut/n29[5] ( DI0 )                                           NET DELAY          0.000                  5.222  1       


Destination Clock Path

                                                             CONSTRAINT         0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY          3.035                  3.035  7       
                                                             Uncertainty        0.000                  3.035  
                                                             Hold time          0.000                  3.035  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -3.035  
Arrival Time                                                                                           5.222  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   2.187  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i4/Q  (SLICE_R16C28C)
Path End         : {dut/counter_17__i1/SR   dut/counter_17__i2/SR}  (SLICE_R16C28B)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.894 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc                                                  NET DELAY         3.035                  3.035  7       


Data Path

dut/counter_17__i4/CK->dut/counter_17__i4/Q
                                          SLICE_R16C28C      CLK_TO_Q1_DELAY   0.766                  3.801  2       
dut/counter[4]                                               NET DELAY         0.701                  4.502  2       
dut/i2_3_lut/B->dut/i2_3_lut/Z            SLICE_R17C28B      D1_TO_F1_DELAY    0.262                  4.764  4       
dut/n79 ( LSR )                                              NET DELAY         1.649                  6.413  4       


Destination Clock Path

                                                             CONSTRAINT        0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY         3.035                  3.035  7       
                                                             Uncertainty       0.000                  3.035  
                                                             Hold time        -0.516                  2.519  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Required Time                                                                                        -2.519  
Arrival Time                                                                                          6.413  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.894  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i4/Q  (SLICE_R16C28C)
Path End         : {dut/counter_17__i3/SR   dut/counter_17__i4/SR}  (SLICE_R16C28C)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.894 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY         3.035                  3.035  7       


Data Path

dut/counter_17__i4/CK->dut/counter_17__i4/Q
                                          SLICE_R16C28C      CLK_TO_Q1_DELAY   0.766                  3.801  2       
dut/counter[4]                                               NET DELAY         0.701                  4.502  2       
dut/i2_3_lut/B->dut/i2_3_lut/Z            SLICE_R17C28B      D1_TO_F1_DELAY    0.262                  4.764  4       
dut/n79 ( LSR )                                              NET DELAY         1.649                  6.413  4       


Destination Clock Path

                                                             CONSTRAINT        0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY         3.035                  3.035  7       
                                                             Uncertainty       0.000                  3.035  
                                                             Hold time        -0.516                  2.519  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Required Time                                                                                        -2.519  
Arrival Time                                                                                          6.413  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.894  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/counter_17__i4/Q  (SLICE_R16C28C)
Path End         : dut/counter_17__i5/SR  (SLICE_R16C28D)
Source Clock     : dut/int_osc (R)
Destination Clock: dut/int_osc (R)
Logic Level      : 2
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.894 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc                                                  NET DELAY         3.035                  3.035  7       


Data Path

dut/counter_17__i4/CK->dut/counter_17__i4/Q
                                          SLICE_R16C28C      CLK_TO_Q1_DELAY   0.766                  3.801  2       
dut/counter[4]                                               NET DELAY         0.701                  4.502  2       
dut/i2_3_lut/B->dut/i2_3_lut/Z            SLICE_R17C28B      D1_TO_F1_DELAY    0.262                  4.764  4       
dut/n79 ( LSR )                                              NET DELAY         1.649                  6.413  4       


Destination Clock Path

                                                             CONSTRAINT        0.000                  0.000  1       
dut.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY     0.000                  0.000  7       
dut/int_osc ( CLK )                                          NET DELAY         3.035                  3.035  7       
                                                             Uncertainty       0.000                  3.035  
                                                             Hold time        -0.516                  2.519  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Required Time                                                                                        -2.519  
Arrival Time                                                                                          6.413  
----------------------------------------  -----------------  ---------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.894  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

