---
sidebar_label: "2026年1月実施 専門 第2問"
tags:
  - Tokyo-University
  - Ditital-Signal
---
# 東京大学 情報理工学系研究科 電子情報学専攻 2026年1月実施 専門 第2問

## **Author**
瑞穂

## **Description**
A system gets input A (1 bit), and outputs Y (1 bit). Y is 1 only when the former CLK time A is 0, and current CLK time A is 1. Suppose the initial state outputs 0 no matter what A is.  

(1) Draw the state transition diagram. 

(2) Draw the state transition table. 

(3) Give the expression of the state output $s_i^N$, output $A$, given input state $s_i$ and $A$. Use Karnough graph to simplify. 

(4) Draw the circuit using AND, OR, NOT and D-flip-flop.
