{
  "paper_doi": "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
  "paper_title": "ONNX-to-Hardware Design Flow for the Generation of Adaptive Neural-Network Accelerators on FPGAs",
  "concepts": [
    {
      "text": "hardware",
      "frequency": 19,
      "relevance_score": 0.6878712871287128,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.223471+00:00",
      "synonyms": []
    },
    {
      "text": "neural",
      "frequency": 15,
      "relevance_score": 0.564108910891089,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.222320+00:00",
      "synonyms": []
    },
    {
      "text": "co-processor generator",
      "frequency": 2,
      "relevance_score": 0.5118811881188119,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.252688+00:00",
      "synonyms": []
    },
    {
      "text": "fpga-based processor",
      "frequency": 2,
      "relevance_score": 0.5118811881188119,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.255356+00:00",
      "synonyms": []
    },
    {
      "text": "design",
      "frequency": 13,
      "relevance_score": 0.5022277227722772,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.220848+00:00",
      "synonyms": []
    },
    {
      "text": "flow",
      "frequency": 13,
      "relevance_score": 0.5022277227722772,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.220939+00:00",
      "synonyms": []
    },
    {
      "text": "accelerators",
      "frequency": 13,
      "relevance_score": 0.5022277227722772,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.221281+00:00",
      "synonyms": []
    },
    {
      "text": "computing",
      "frequency": 13,
      "relevance_score": 0.5022277227722772,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.225210+00:00",
      "synonyms": []
    },
    {
      "text": "hls",
      "frequency": 13,
      "relevance_score": 0.5022277227722772,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.231220+00:00",
      "synonyms": []
    },
    {
      "text": "systems",
      "frequency": 8,
      "relevance_score": 0.4975247524752475,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.226327+00:00",
      "synonyms": []
    },
    {
      "text": "framework",
      "frequency": 8,
      "relevance_score": 0.4975247524752475,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.229819+00:00",
      "synonyms": []
    },
    {
      "text": "2 6 2",
      "frequency": 3,
      "relevance_score": 0.4928217821782178,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257148+00:00",
      "synonyms": []
    },
    {
      "text": "hls4ml",
      "frequency": 9,
      "relevance_score": 0.47846534653465345,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.234370+00:00",
      "synonyms": []
    },
    {
      "text": "fpgas",
      "frequency": 12,
      "relevance_score": 0.47128712871287126,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.221364+00:00",
      "synonyms": []
    },
    {
      "text": "network",
      "frequency": 12,
      "relevance_score": 0.47128712871287126,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.235059+00:00",
      "synonyms": []
    },
    {
      "text": "onnx-to-hardware design flow",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.255519+00:00",
      "synonyms": []
    },
    {
      "text": "adaptive neural-network accelerators",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.255601+00:00",
      "synonyms": []
    },
    {
      "text": "finn cifar-10 2",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.256979+00:00",
      "synonyms": []
    },
    {
      "text": "cifar-10 2 6",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257060+00:00",
      "synonyms": []
    },
    {
      "text": "6 2 zynq7000",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257230+00:00",
      "synonyms": []
    },
    {
      "text": "2 zynq7000 46253",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257317+00:00",
      "synonyms": []
    },
    {
      "text": "zynq7000 46253 -",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257399+00:00",
      "synonyms": []
    },
    {
      "text": "46253 - 283",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257484+00:00",
      "synonyms": []
    },
    {
      "text": "- 283 21",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257566+00:00",
      "synonyms": []
    },
    {
      "text": "283 21 9k",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257647+00:00",
      "synonyms": []
    },
    {
      "text": "21 9k 15",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257729+00:00",
      "synonyms": []
    },
    {
      "text": "9k 15 3",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257810+00:00",
      "synonyms": []
    },
    {
      "text": "6 15 5",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257892+00:00",
      "synonyms": []
    },
    {
      "text": "15 5 13",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.257974+00:00",
      "synonyms": []
    },
    {
      "text": "5 13 2",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258055+00:00",
      "synonyms": []
    },
    {
      "text": "13 2 510",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258139+00:00",
      "synonyms": []
    },
    {
      "text": "2 510 296k",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258226+00:00",
      "synonyms": []
    },
    {
      "text": "7 7 4",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258313+00:00",
      "synonyms": []
    },
    {
      "text": "7 4 3",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258400+00:00",
      "synonyms": []
    },
    {
      "text": "4 3 15",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258484+00:00",
      "synonyms": []
    },
    {
      "text": "3 15 5",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258565+00:00",
      "synonyms": []
    },
    {
      "text": "15 5 4",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258647+00:00",
      "synonyms": []
    },
    {
      "text": "5 4 3",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258728+00:00",
      "synonyms": []
    },
    {
      "text": "hls4ml machine learning",
      "frequency": 2,
      "relevance_score": 0.46188118811881185,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.258978+00:00",
      "synonyms": []
    },
    {
      "text": "neural networks",
      "frequency": 8,
      "relevance_score": 0.44752475247524753,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.247978+00:00",
      "synonyms": []
    },
    {
      "text": "accelerator",
      "frequency": 11,
      "relevance_score": 0.4403465346534654,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.230313+00:00",
      "synonyms": []
    },
    {
      "text": "finn",
      "frequency": 11,
      "relevance_score": 0.4403465346534654,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.234280+00:00",
      "synonyms": []
    },
    {
      "text": "precision",
      "frequency": 11,
      "relevance_score": 0.4403465346534654,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.238077+00:00",
      "synonyms": []
    },
    {
      "text": "system",
      "frequency": 6,
      "relevance_score": 0.4356435643564357,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.226501+00:00",
      "synonyms": []
    },
    {
      "text": "15 5",
      "frequency": 4,
      "relevance_score": 0.4237623762376238,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.253439+00:00",
      "synonyms": []
    },
    {
      "text": "4 3",
      "frequency": 4,
      "relevance_score": 0.4237623762376238,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.254119+00:00",
      "synonyms": []
    },
    {
      "text": "design flow",
      "frequency": 7,
      "relevance_score": 0.4165841584158416,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.246821+00:00",
      "synonyms": []
    },
    {
      "text": "neural network",
      "frequency": 7,
      "relevance_score": 0.4165841584158416,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.249791+00:00",
      "synonyms": []
    },
    {
      "text": "co-processor",
      "frequency": 2,
      "relevance_score": 0.4118811881188119,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.243392+00:00",
      "synonyms": []
    },
    {
      "text": "approximate",
      "frequency": 10,
      "relevance_score": 0.40940594059405944,
      "source_papers": [
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:25:05.225123+00:00",
      "synonyms": []
    }
  ],
  "extraction_timestamp": "2025-08-07T16:25:05.259509+00:00",
  "extraction_method": "mixed",
  "total_concept_count": 50,
  "processing_metadata": {
    "strategies_used": [
      "tfidf"
    ],
    "total_concepts_found": 50,
    "concepts_after_consolidation": 50,
    "concepts_after_filtering": 50
  },
  "_metadata": {
    "saved_at": "2025-08-07T16:25:05.259704+00:00",
    "repository_version": "1.0",
    "domain": "constrained_device_pqc"
  }
}