# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../files/Edge_Detector.vhd" \
"../../../../files/UART_TX.vhd" \
"../../../../files/top.vhd" \
"../../../../files/uart_controller.vhd" \
"../../../../files/tb_top.vhd" \

# Do not sort compile order
nosort
