<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Mar 21 22:17:18 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="SimpleCPU01_Design" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="RD_0" RIGHT="0" SIGIS="undef" SIGNAME="InstrMem_0_RD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="InstrMem_0" PORT="RD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="A_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="InstrMem_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/InstrMem_0" HWVERSION="1.0" INSTANCE="InstrMem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InstrMem" VLNV="xilinx.com:SimpleCPU01_InstrMem:InstrMem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SimpleCPU01_Design_InstrMem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RD" RIGHT="0" SIGIS="undef" SIGNAME="InstrMem_0_RD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RD_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
