# Hi there, I'm Abdelrahman Ali El-Taher üëã

üíª **Digital IC Design & Verification Engineer**  
Specialized in creating high-performance, reliable, and power-efficient silicon solutions.  
Proficient in RTL architecture, synthesis, timing closure, and functional verification using SystemVerilog/UVM.  
Passionate about delivering optimized hardware designs that meet speed, area, and power targets.

---

## üõ†Ô∏è Skills & Tools

### Languages & HDLs
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-00599C?style=for-the-badge&logo=verilog&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-8A2BE2?style=for-the-badge&logo=verilog&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-4B0082?style=for-the-badge&logo=vhdl&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)

### Tools & EDA Software
![Xilinx Vivado](https://img.shields.io/badge/Vivado-FF6600?style=for-the-badge&logo=xilinx&logoColor=white)
![QuestaSim](https://img.shields.io/badge/QuestaSim-008080?style=for-the-badge&logo=mentor&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-006400?style=for-the-badge&logo=mentor&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)

### Specialties
- RTL Design & Implementation
- Functional Verification (SystemVerilog/UVM)
- FPGA Prototyping
- CDC & Timing Closure
- Linting & Debugging
- Synthesis & Optimization

---

## üì´ Contact Me
- **LinkedIn:** [linkedin.com/in/abdelrahman-taher](https://linkedin.com/in/abdelrahman-taher)
- **Email:** your.email@example.com  
- **GitHub:** [github.com/Abdelrahman-Taher](https://github.com/Abdelrahman-Taher)

---
‚≠ê *Always learning, always building.*

