<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/scr1_dm.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">core</a> - scr1_dm.sv<span style="font-size: 80%;"> (source / <a href="scr1_dm.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">31.0&nbsp;%</td>
            <td class="headerCovTableEntry">461</td>
            <td class="headerCovTableEntry">143</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_dm.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Debug Module (DM)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Allows debugger to perform a system reset (ndm_rst)</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Allows debugger to control the HART's state</span>
<span id="L11"><span class="lineNum">      11</span>              :  // - Provides debugger with information about the current HART's state</span>
<span id="L12"><span class="lineNum">      12</span>              :  // - Provides debugger with Abstract Command interface that allows to:</span>
<span id="L13"><span class="lineNum">      13</span>              :  //   - Access MPRF registers</span>
<span id="L14"><span class="lineNum">      14</span>              :  //   - Access CSR registers</span>
<span id="L15"><span class="lineNum">      15</span>              :  //   - Access memory with the same view and permission as the hart has</span>
<span id="L16"><span class="lineNum">      16</span>              :  // - Provides debugger with Abstract Command status information (busy flag and error code)</span>
<span id="L17"><span class="lineNum">      17</span>              :  // - Provides debugger with Program Buffer functionality that allows to execute</span>
<span id="L18"><span class="lineNum">      18</span>              :  //   small programs on a halted HART</span>
<span id="L19"><span class="lineNum">      19</span>              :  //</span>
<span id="L20"><span class="lineNum">      20</span>              :  // Structure:</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - DM &lt;-&gt; DMI interface</span>
<span id="L22"><span class="lineNum">      22</span>              :  // - DM registers:</span>
<span id="L23"><span class="lineNum">      23</span>              :  //   - DMCONTROL</span>
<span id="L24"><span class="lineNum">      24</span>              :  //   - DMSTATUS</span>
<span id="L25"><span class="lineNum">      25</span>              :  // - Abstract Command Control logic</span>
<span id="L26"><span class="lineNum">      26</span>              :  // - Abstract Command FSM</span>
<span id="L27"><span class="lineNum">      27</span>              :  // - Abstract Command Status logic</span>
<span id="L28"><span class="lineNum">      28</span>              :  // - Abstract Instruction logic</span>
<span id="L29"><span class="lineNum">      29</span>              :  // - Abstract registers:</span>
<span id="L30"><span class="lineNum">      30</span>              :  //   - COMMAND</span>
<span id="L31"><span class="lineNum">      31</span>              :  //   - ABSTRACTAUTO</span>
<span id="L32"><span class="lineNum">      32</span>              :  //   - PROGBUF0..5</span>
<span id="L33"><span class="lineNum">      33</span>              :  //   - DATA0..1</span>
<span id="L34"><span class="lineNum">      34</span>              :  // - DHI FSM</span>
<span id="L35"><span class="lineNum">      35</span>              :  // - HART command registers</span>
<span id="L36"><span class="lineNum">      36</span>              :  // - DHI interface</span>
<span id="L37"><span class="lineNum">      37</span>              :  //</span>
<span id="L38"><span class="lineNum">      38</span>              : //</span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L41"><span class="lineNum">      41</span>              : </span>
<span id="L42"><span class="lineNum">      42</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L43"><span class="lineNum">      43</span>              : `include &quot;scr1_csr.svh&quot;</span>
<span id="L44"><span class="lineNum">      44</span>              : `include &quot;scr1_dm.svh&quot;</span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span>              : module scr1_dm (</span>
<span id="L47"><span class="lineNum">      47</span>              :     // System</span>
<span id="L48"><span class="lineNum">      48</span>              :     input  logic                                    rst_n,                      // DM reset</span>
<span id="L49"><span class="lineNum">      49</span>              :     input  logic                                    clk,                        // DM clock</span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span>              :     // DM internal interface</span>
<span id="L52"><span class="lineNum">      52</span>              :     input  logic                                    dmi2dm_req_i,               // DMI request</span>
<span id="L53"><span class="lineNum">      53</span>              :     input  logic                                    dmi2dm_wr_i,                // DMI write</span>
<span id="L54"><span class="lineNum">      54</span>              :     input  logic [SCR1_DBG_DMI_ADDR_WIDTH-1:0]      dmi2dm_addr_i,              // DMI address</span>
<span id="L55"><span class="lineNum">      55</span>              :     input  logic [SCR1_DBG_DMI_DATA_WIDTH-1:0]      dmi2dm_wdata_i,             // DMI write data</span>
<span id="L56"><span class="lineNum">      56</span>              :     output logic                                    dm2dmi_resp_o,              // DMI response</span>
<span id="L57"><span class="lineNum">      57</span>              :     output logic [SCR1_DBG_DMI_DATA_WIDTH-1:0]      dm2dmi_rdata_o,             // DMI read data</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span>              :     // DM &lt;-&gt; Pipeline: HART Run Control i/f</span>
<span id="L60"><span class="lineNum">      60</span>              :     output logic                                    ndm_rst_n_o,                // Non-DM Reset output</span>
<span id="L61"><span class="lineNum">      61</span>              :     output logic                                    hart_rst_n_o,               // HART reset output</span>
<span id="L62"><span class="lineNum">      62</span>              :     output logic                                    dm2pipe_active_o,           // Debug Module active flag</span>
<span id="L63"><span class="lineNum">      63</span>              :     output logic                                    dm2pipe_cmd_req_o,          // Request to pipe</span>
<span id="L64"><span class="lineNum">      64</span>              :     output type_scr1_hdu_dbgstates_e                dm2pipe_cmd_o,              // Command to pipe</span>
<span id="L65"><span class="lineNum">      65</span>              :     input  logic                                    pipe2dm_cmd_resp_i,         // Response to Debug Module</span>
<span id="L66"><span class="lineNum">      66</span>              :     input  logic                                    pipe2dm_cmd_rcode_i,        // HART Command return code: 0 - Ok; 1 - Error</span>
<span id="L67"><span class="lineNum">      67</span>              :     input  logic                                    pipe2dm_hart_event_i,       // HART event flag</span>
<span id="L68"><span class="lineNum">      68</span>              :     input  type_scr1_hdu_hartstatus_s               pipe2dm_hart_status_i,      // HART Status</span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span>              :     input  logic [`SCR1_XLEN-1:0]                   soc2dm_fuse_mhartid_i,      // RO MHARTID value</span>
<span id="L71"><span class="lineNum">      71</span>              :     input  logic [`SCR1_XLEN-1:0]                   pipe2dm_pc_sample_i,        // RO PC value for sampling</span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span>              :     // HART Abstract Command / Program Buffer i/f</span>
<span id="L74"><span class="lineNum">      74</span>              :     input  logic [SCR1_HDU_PBUF_ADDR_WIDTH-1:0]     pipe2dm_pbuf_addr_i,        // Program Buffer address</span>
<span id="L75"><span class="lineNum">      75</span>              :     output logic [SCR1_HDU_CORE_INSTR_WIDTH-1:0]    dm2pipe_pbuf_instr_o,       // Program Buffer instruction</span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span>              :     // HART Abstract Data regs i/f</span>
<span id="L78"><span class="lineNum">      78</span>              :     input  logic                                    pipe2dm_dreg_req_i,         // Abstract Data Register request</span>
<span id="L79"><span class="lineNum">      79</span>              :     input  logic                                    pipe2dm_dreg_wr_i,          // Abstract Data Register write</span>
<span id="L80"><span class="lineNum">      80</span>              :     input  logic [`SCR1_XLEN-1:0]                   pipe2dm_dreg_wdata_i,       // Abstract Data Register write data</span>
<span id="L81"><span class="lineNum">      81</span>              :     output logic                                    dm2pipe_dreg_resp_o,        // Abstract Data Register response</span>
<span id="L82"><span class="lineNum">      82</span>              :     output logic                                    dm2pipe_dreg_fail_o,        // Abstract Data Register fail - possibly not needed ?</span>
<span id="L83"><span class="lineNum">      83</span>              :     output logic [`SCR1_XLEN-1:0]                   dm2pipe_dreg_rdata_o        // Abstract Data Register read data</span>
<span id="L84"><span class="lineNum">      84</span>              : );</span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              : //------------------------------------------------------------------------------</span>
<span id="L87"><span class="lineNum">      87</span>              : // Local types declaration</span>
<span id="L88"><span class="lineNum">      88</span>              : //------------------------------------------------------------------------------</span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              : typedef enum logic [3:0] {</span>
<span id="L91"><span class="lineNum">      91</span>              :     ABS_STATE_IDLE,</span>
<span id="L92"><span class="lineNum">      92</span>              :     ABS_STATE_ERR,</span>
<span id="L93"><span class="lineNum">      93</span>              :     ABS_STATE_EXEC,</span>
<span id="L94"><span class="lineNum">      94</span>              :     ABS_STATE_XREG_RW,</span>
<span id="L95"><span class="lineNum">      95</span>              :     ABS_STATE_MEM_SAVE_XREG,</span>
<span id="L96"><span class="lineNum">      96</span>              :     ABS_STATE_MEM_SAVE_XREG_FORADDR,</span>
<span id="L97"><span class="lineNum">      97</span>              :     ABS_STATE_MEM_RW,</span>
<span id="L98"><span class="lineNum">      98</span>              :     ABS_STATE_MEM_RETURN_XREG,</span>
<span id="L99"><span class="lineNum">      99</span>              :     ABS_STATE_MEM_RETURN_XREG_FORADDR,</span>
<span id="L100"><span class="lineNum">     100</span>              :     ABS_STATE_CSR_RO,</span>
<span id="L101"><span class="lineNum">     101</span>              :     ABS_STATE_CSR_SAVE_XREG,</span>
<span id="L102"><span class="lineNum">     102</span>              :     ABS_STATE_CSR_RW,</span>
<span id="L103"><span class="lineNum">     103</span>              :     ABS_STATE_CSR_RETURN_XREG</span>
<span id="L104"><span class="lineNum">     104</span>              : } type_scr1_abs_fsm_e;</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              : typedef enum logic [2:0] {</span>
<span id="L107"><span class="lineNum">     107</span>              :     DHI_STATE_IDLE,</span>
<span id="L108"><span class="lineNum">     108</span>              :     DHI_STATE_EXEC,</span>
<span id="L109"><span class="lineNum">     109</span>              :     DHI_STATE_EXEC_RUN,</span>
<span id="L110"><span class="lineNum">     110</span>              :     DHI_STATE_EXEC_HALT,</span>
<span id="L111"><span class="lineNum">     111</span>              :     DHI_STATE_HALT_REQ,</span>
<span id="L112"><span class="lineNum">     112</span>              :     DHI_STATE_RESUME_REQ,</span>
<span id="L113"><span class="lineNum">     113</span>              :     DHI_STATE_RESUME_RUN</span>
<span id="L114"><span class="lineNum">     114</span>              : } type_scr1_dhi_fsm_e;</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span>              : typedef enum logic [SCR1_DBG_ABSTRACTCS_CMDERR_WDTH:0] {</span>
<span id="L117"><span class="lineNum">     117</span>              :     ABS_ERR_NONE      = (SCR1_DBG_ABSTRACTCS_CMDERR_WDTH+1)'('d0),</span>
<span id="L118"><span class="lineNum">     118</span>              :     ABS_ERR_BUSY      = (SCR1_DBG_ABSTRACTCS_CMDERR_WDTH+1)'('d1),</span>
<span id="L119"><span class="lineNum">     119</span>              :     ABS_ERR_CMD       = (SCR1_DBG_ABSTRACTCS_CMDERR_WDTH+1)'('d2),</span>
<span id="L120"><span class="lineNum">     120</span>              :     ABS_ERR_EXCEPTION = (SCR1_DBG_ABSTRACTCS_CMDERR_WDTH+1)'('d3),</span>
<span id="L121"><span class="lineNum">     121</span>              :     ABS_ERR_NOHALT    = (SCR1_DBG_ABSTRACTCS_CMDERR_WDTH+1)'('d4)</span>
<span id="L122"><span class="lineNum">     122</span>              : } type_scr1_abs_err_e;</span>
<span id="L123"><span class="lineNum">     123</span>              : </span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : //------------------------------------------------------------------------------</span>
<span id="L126"><span class="lineNum">     126</span>              : // Local parameters declaration</span>
<span id="L127"><span class="lineNum">     127</span>              : //------------------------------------------------------------------------------</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              : // Abstract instruction opcode parameters</span>
<span id="L130"><span class="lineNum">     130</span>              : localparam      SCR1_OP_SYSTEM      = 7'b111_0011;</span>
<span id="L131"><span class="lineNum">     131</span>              : localparam      SCR1_OP_LOAD        = 7'b000_0011;</span>
<span id="L132"><span class="lineNum">     132</span>              : localparam      SCR1_OP_STORE       = 7'b010_0011;</span>
<span id="L133"><span class="lineNum">     133</span>              : </span>
<span id="L134"><span class="lineNum">     134</span>              : // Abstract instruction funct3 parameters</span>
<span id="L135"><span class="lineNum">     135</span>              : localparam      SCR1_FUNCT3_CSRRW       = 3'b001;</span>
<span id="L136"><span class="lineNum">     136</span>              : localparam      SCR1_FUNCT3_CSRRS       = 3'b010;</span>
<span id="L137"><span class="lineNum">     137</span>              : localparam      SCR1_FUNCT3_SB          = 3'b000;</span>
<span id="L138"><span class="lineNum">     138</span>              : localparam      SCR1_FUNCT3_SH          = 3'b001;</span>
<span id="L139"><span class="lineNum">     139</span>              : localparam      SCR1_FUNCT3_SW          = 3'b010;</span>
<span id="L140"><span class="lineNum">     140</span>              : localparam      SCR1_FUNCT3_LW          = 3'b010;</span>
<span id="L141"><span class="lineNum">     141</span>              : localparam      SCR1_FUNCT3_LBU         = 3'b100;</span>
<span id="L142"><span class="lineNum">     142</span>              : localparam      SCR1_FUNCT3_LHU         = 3'b101;</span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              : // DMCONTROL parameters</span>
<span id="L145"><span class="lineNum">     145</span>              : //------------------------------------------------------------------------------</span>
<span id="L146"><span class="lineNum">     146</span>              : localparam      DMCONTROL_HARTRESET     = 1'd0;</span>
<span id="L147"><span class="lineNum">     147</span>              : localparam      DMCONTROL_RESERVEDB     = 1'd0;</span>
<span id="L148"><span class="lineNum">     148</span>              : localparam      DMCONTROL_HASEL         = 1'd0;</span>
<span id="L149"><span class="lineNum">     149</span>              : localparam      DMCONTROL_HARTSELLO     = 1'd0;</span>
<span id="L150"><span class="lineNum">     150</span>              : localparam      DMCONTROL_HARTSELHI     = 1'd0;</span>
<span id="L151"><span class="lineNum">     151</span>              : localparam      DMCONTROL_RESERVEDA     = 1'd0;</span>
<span id="L152"><span class="lineNum">     152</span>              : </span>
<span id="L153"><span class="lineNum">     153</span>              : // DMSTATUS parameters</span>
<span id="L154"><span class="lineNum">     154</span>              : //------------------------------------------------------------------------------</span>
<span id="L155"><span class="lineNum">     155</span>              : localparam      DMSTATUS_RESERVEDC      = 1'd0;</span>
<span id="L156"><span class="lineNum">     156</span>              : localparam      DMSTATUS_IMPEBREAK      = 1'd1;</span>
<span id="L157"><span class="lineNum">     157</span>              : localparam      DMSTATUS_RESERVEDB      = 1'd0;</span>
<span id="L158"><span class="lineNum">     158</span>              : localparam      DMSTATUS_ALLUNAVAIL     = 1'd0;</span>
<span id="L159"><span class="lineNum">     159</span>              : localparam      DMSTATUS_ANYUNAVAIL     = 1'd0;</span>
<span id="L160"><span class="lineNum">     160</span>              : localparam      DMSTATUS_ALLANYUNAVAIL  = 1'd0;</span>
<span id="L161"><span class="lineNum">     161</span>              : localparam      DMSTATUS_ALLANYNONEXIST = 1'b0;</span>
<span id="L162"><span class="lineNum">     162</span>              : localparam      DMSTATUS_AUTHENTICATED  = 1'd1;</span>
<span id="L163"><span class="lineNum">     163</span>              : localparam      DMSTATUS_AUTHBUSY       = 1'd0;</span>
<span id="L164"><span class="lineNum">     164</span>              : localparam      DMSTATUS_RESERVEDA      = 1'd0;</span>
<span id="L165"><span class="lineNum">     165</span>              : localparam      DMSTATUS_DEVTREEVALID   = 1'd0;</span>
<span id="L166"><span class="lineNum">     166</span>              : localparam      DMSTATUS_VERSION        = 2'd2;</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : // HARTINFO parameters</span>
<span id="L169"><span class="lineNum">     169</span>              : //------------------------------------------------------------------------------</span>
<span id="L170"><span class="lineNum">     170</span>              : localparam      HARTINFO_RESERVEDB      = 1'd0;</span>
<span id="L171"><span class="lineNum">     171</span>              : localparam      HARTINFO_NSCRATCH       = 4'd1;</span>
<span id="L172"><span class="lineNum">     172</span>              : localparam      HARTINFO_RESERVEDA      = 1'd0;</span>
<span id="L173"><span class="lineNum">     173</span>              : localparam      HARTINFO_DATAACCESS     = 1'd0;</span>
<span id="L174"><span class="lineNum">     174</span>              : localparam      HARTINFO_DATASIZE       = 4'd1;</span>
<span id="L175"><span class="lineNum">     175</span>              : localparam      HARTINFO_DATAADDR       = 12'h7b2;</span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span>              : // ABSTRACTCS parameters</span>
<span id="L178"><span class="lineNum">     178</span>              : //------------------------------------------------------------------------------</span>
<span id="L179"><span class="lineNum">     179</span>              : localparam      ABSTRACTCS_RESERVEDD    = 1'd0;</span>
<span id="L180"><span class="lineNum">     180</span>              : localparam      ABSTRACTCS_PROGBUFSIZE  = 5'd6;</span>
<span id="L181"><span class="lineNum">     181</span>              : localparam      ABSTRACTCS_RESERVEDC    = 1'd0;</span>
<span id="L182"><span class="lineNum">     182</span>              : localparam      ABSTRACTCS_RESERVEDB    = 1'd0;</span>
<span id="L183"><span class="lineNum">     183</span>              : localparam      ABSTRACTCS_RESERVEDA    = 1'd0;</span>
<span id="L184"><span class="lineNum">     184</span>              : localparam      ABSTRACTCS_DATACOUNT    = 4'd2;</span>
<span id="L185"><span class="lineNum">     185</span>              : </span>
<span id="L186"><span class="lineNum">     186</span>              : localparam      ABS_CMD_HARTREG         = 1'd0;</span>
<span id="L187"><span class="lineNum">     187</span>              : localparam      ABS_CMD_HARTMEM         = 2'd2;</span>
<span id="L188"><span class="lineNum">     188</span>              : localparam      ABS_CMD_HARTREG_CSR     = 4'b0000;</span>
<span id="L189"><span class="lineNum">     189</span>              : localparam      ABS_CMD_HARTREG_INTFPU  = 4'b0001;</span>
<span id="L190"><span class="lineNum">     190</span>              : localparam      ABS_CMD_HARTREG_INT     = 7'b000_0000;</span>
<span id="L191"><span class="lineNum">     191</span>              : localparam      ABS_CMD_HARTREG_FPU     = 7'b000_0001;</span>
<span id="L192"><span class="lineNum">     192</span>              : localparam      ABS_EXEC_EBREAK         = 32'b000000000001_00000_000_00000_1110011;</span>
<span id="L193"><span class="lineNum">     193</span>              : </span>
<span id="L194"><span class="lineNum">     194</span>              : //------------------------------------------------------------------------------</span>
<span id="L195"><span class="lineNum">     195</span>              : // Local signals declaration</span>
<span id="L196"><span class="lineNum">     196</span>              : //------------------------------------------------------------------------------</span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span>              : // DM &lt;-&gt; DMI interface internal signals</span>
<span id="L199"><span class="lineNum">     199</span>              : //------------------------------------------------------------------------------</span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              : // Register selection signals</span>
<span id="L202"><span class="lineNum">     202</span>              : logic                                             dmi_req_dmcontrol;</span>
<span id="L203"><span class="lineNum">     203</span>              : logic                                             dmi_req_abstractcs;</span>
<span id="L204"><span class="lineNum">     204</span>              : logic                                             dmi_req_abstractauto;</span>
<span id="L205"><span class="lineNum">     205</span>              : logic                                             dmi_req_command;</span>
<span id="L206"><span class="lineNum">     206</span>              : logic                                             dmi_rpt_command;</span>
<span id="L207"><span class="lineNum">     207</span>              : logic                                             dmi_req_data0;</span>
<span id="L208"><span class="lineNum">     208</span>              : logic                                             dmi_req_data1;</span>
<span id="L209"><span class="lineNum">     209</span>              : logic                                             dmi_req_progbuf0;</span>
<span id="L210"><span class="lineNum">     210</span>              : logic                                             dmi_req_progbuf1;</span>
<span id="L211"><span class="lineNum">     211</span>              : logic                                             dmi_req_progbuf2;</span>
<span id="L212"><span class="lineNum">     212</span>              : logic                                             dmi_req_progbuf3;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic                                             dmi_req_progbuf4;</span>
<span id="L214"><span class="lineNum">     214</span>              : logic                                             dmi_req_progbuf5;</span>
<span id="L215"><span class="lineNum">     215</span>              : </span>
<span id="L216"><span class="lineNum">     216</span>              : logic                                             dmi_req_any;</span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              : // Registers write request signals</span>
<span id="L219"><span class="lineNum">     219</span>              : logic                                             dmcontrol_wr_req;</span>
<span id="L220"><span class="lineNum">     220</span>              : logic                                             abstractcs_wr_req;</span>
<span id="L221"><span class="lineNum">     221</span>              : logic                                             data0_wr_req;</span>
<span id="L222"><span class="lineNum">     222</span>              : logic                                             data1_wr_req;</span>
<span id="L223"><span class="lineNum">     223</span>              : logic                                             dreg_wr_req;</span>
<span id="L224"><span class="lineNum">     224</span>              : logic                                             command_wr_req;</span>
<span id="L225"><span class="lineNum">     225</span>              : logic                                             autoexec_wr_req;</span>
<span id="L226"><span class="lineNum">     226</span>              : logic                                             progbuf0_wr_req;</span>
<span id="L227"><span class="lineNum">     227</span>              : logic                                             progbuf1_wr_req;</span>
<span id="L228"><span class="lineNum">     228</span>              : logic                                             progbuf2_wr_req;</span>
<span id="L229"><span class="lineNum">     229</span>              : logic                                             progbuf3_wr_req;</span>
<span id="L230"><span class="lineNum">     230</span>              : logic                                             progbuf4_wr_req;</span>
<span id="L231"><span class="lineNum">     231</span>              : logic                                             progbuf5_wr_req;</span>
<span id="L232"><span class="lineNum">     232</span>              : </span>
<span id="L233"><span class="lineNum">     233</span>              : // DM registers</span>
<span id="L234"><span class="lineNum">     234</span>              : //------------------------------------------------------------------------------</span>
<span id="L235"><span class="lineNum">     235</span>              : </span>
<span id="L236"><span class="lineNum">     236</span>              : // DM clock enable signals</span>
<span id="L237"><span class="lineNum">     237</span>              : logic                                             clk_en_dm;</span>
<span id="L238"><span class="lineNum">     238</span>              : logic                                             clk_en_dm_ff;</span>
<span id="L239"><span class="lineNum">     239</span>              : </span>
<span id="L240"><span class="lineNum">     240</span>              : // DMCONTROL register signals</span>
<span id="L241"><span class="lineNum">     241</span>              : logic                                             dmcontrol_haltreq_ff;</span>
<span id="L242"><span class="lineNum">     242</span>              : logic                                             dmcontrol_haltreq_next;</span>
<span id="L243"><span class="lineNum">     243</span>              : logic                                             dmcontrol_resumereq_ff;</span>
<span id="L244"><span class="lineNum">     244</span>              : logic                                             dmcontrol_resumereq_next;</span>
<span id="L245"><span class="lineNum">     245</span>              : logic                                             dmcontrol_ackhavereset_ff;</span>
<span id="L246"><span class="lineNum">     246</span>              : logic                                             dmcontrol_ackhavereset_next;</span>
<span id="L247"><span class="lineNum">     247</span>              : logic                                             dmcontrol_ndmreset_ff;</span>
<span id="L248"><span class="lineNum">     248</span>              : logic                                             dmcontrol_ndmreset_next;</span>
<span id="L249"><span class="lineNum">     249</span>              : logic                                             dmcontrol_dmactive_ff;</span>
<span id="L250"><span class="lineNum">     250</span>              : logic                                             dmcontrol_dmactive_next;</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span>              : // Auxilary Skip Reset On Powerup register</span>
<span id="L253"><span class="lineNum">     253</span>              : logic                                             havereset_skip_pwrup_ff;</span>
<span id="L254"><span class="lineNum">     254</span>              : logic                                             havereset_skip_pwrup_next;</span>
<span id="L255"><span class="lineNum">     255</span>              : </span>
<span id="L256"><span class="lineNum">     256</span>              : // DMSTATUS register signals</span>
<span id="L257"><span class="lineNum">     257</span>              : logic                                             dmstatus_allany_havereset_ff;</span>
<span id="L258"><span class="lineNum">     258</span>              : logic                                             dmstatus_allany_havereset_next;</span>
<span id="L259"><span class="lineNum">     259</span>              : logic                                             dmstatus_allany_resumeack_ff;</span>
<span id="L260"><span class="lineNum">     260</span>              : logic                                             dmstatus_allany_resumeack_next;</span>
<span id="L261"><span class="lineNum">     261</span>              : logic                                             dmstatus_allany_halted_ff;</span>
<span id="L262"><span class="lineNum">     262</span>              : logic                                             dmstatus_allany_halted_next;</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              : // Abstract command control logic signals</span>
<span id="L265"><span class="lineNum">     265</span>              : //------------------------------------------------------------------------------</span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span>              : logic [SCR1_DBG_DMI_DATA_WIDTH-1:0]               abs_cmd;</span>
<span id="L268"><span class="lineNum">     268</span>              : </span>
<span id="L269"><span class="lineNum">     269</span>              : logic                                             abs_cmd_csr_ro;</span>
<span id="L270"><span class="lineNum">     270</span>              : logic [SCR1_DBG_COMMAND_TYPE_WDTH:0]              abs_cmd_type;</span>
<span id="L271"><span class="lineNum">     271</span>              : logic                                             abs_cmd_regacs;</span>
<span id="L272"><span class="lineNum">     272</span>              : logic [SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI-12:0]  abs_cmd_regtype;</span>
<span id="L273"><span class="lineNum">     273</span>              : logic [6:0]                                       abs_cmd_regfile;</span>
<span id="L274"><span class="lineNum">     274</span>              : logic                                             abs_cmd_regwr;</span>
<span id="L275"><span class="lineNum">     275</span>              : logic [SCR1_DBG_COMMAND_ACCESSREG_SIZE_WDTH:0]    abs_cmd_regsize;</span>
<span id="L276"><span class="lineNum">     276</span>              : logic                                             abs_cmd_execprogbuf;</span>
<span id="L277"><span class="lineNum">     277</span>              : logic                                             abs_cmd_regvalid;</span>
<span id="L278"><span class="lineNum">     278</span>              : logic [2:0]                                       abs_cmd_memsize;</span>
<span id="L279"><span class="lineNum">     279</span>              : logic                                             abs_cmd_memwr;</span>
<span id="L280"><span class="lineNum">     280</span>              : logic                                             abs_cmd_memvalid;</span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span>              : logic                                             abs_cmd_regsize_vd;</span>
<span id="L283"><span class="lineNum">     283</span>              : logic                                             abs_cmd_memsize_vd;</span>
<span id="L284"><span class="lineNum">     284</span>              : </span>
<span id="L285"><span class="lineNum">     285</span>              : logic                                             abs_cmd_wr_ff;</span>
<span id="L286"><span class="lineNum">     286</span>              : logic                                             abs_cmd_wr_next;</span>
<span id="L287"><span class="lineNum">     287</span>              : logic                                             abs_cmd_postexec_ff;</span>
<span id="L288"><span class="lineNum">     288</span>              : logic                                             abs_cmd_postexec_next;</span>
<span id="L289"><span class="lineNum">     289</span>              : logic [11:0]                                      abs_cmd_regno;</span>
<span id="L290"><span class="lineNum">     290</span>              : logic [11:0]                                      abs_cmd_regno_ff;</span>
<span id="L291"><span class="lineNum">     291</span>              : logic [1:0]                                       abs_cmd_size_ff;</span>
<span id="L292"><span class="lineNum">     292</span>              : logic [1:0]                                       abs_cmd_size_next;</span>
<span id="L293"><span class="lineNum">     293</span>              : </span>
<span id="L294"><span class="lineNum">     294</span>              : logic                                             abs_reg_access_csr;</span>
<span id="L295"><span class="lineNum">     295</span>              : logic                                             abs_reg_access_mprf;</span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span>              : logic                                             abs_cmd_hartreg_vd;</span>
<span id="L298"><span class="lineNum">     298</span>              : logic                                             abs_cmd_hartmem_vd;</span>
<span id="L299"><span class="lineNum">     299</span>              : </span>
<span id="L300"><span class="lineNum">     300</span>              : logic                                             abs_cmd_reg_access_req;</span>
<span id="L301"><span class="lineNum">     301</span>              : logic                                             abs_cmd_csr_access_req;</span>
<span id="L302"><span class="lineNum">     302</span>              : logic                                             abs_cmd_mprf_access_req;</span>
<span id="L303"><span class="lineNum">     303</span>              : logic                                             abs_cmd_execprogbuf_req;</span>
<span id="L304"><span class="lineNum">     304</span>              : </span>
<span id="L305"><span class="lineNum">     305</span>              : logic                                             abs_cmd_csr_ro_access_vd;</span>
<span id="L306"><span class="lineNum">     306</span>              : logic                                             abs_cmd_csr_rw_access_vd;</span>
<span id="L307"><span class="lineNum">     307</span>              : logic                                             abs_cmd_mprf_access_vd;</span>
<span id="L308"><span class="lineNum">     308</span>              : logic                                             abs_cmd_mem_access_vd;</span>
<span id="L309"><span class="lineNum">     309</span>              : </span>
<span id="L310"><span class="lineNum">     310</span>              : // Abstract FSM signals</span>
<span id="L311"><span class="lineNum">     311</span>              : //------------------------------------------------------------------------------</span>
<span id="L312"><span class="lineNum">     312</span>              : </span>
<span id="L313"><span class="lineNum">     313</span>              : type_scr1_abs_fsm_e                               abs_fsm_ff;</span>
<span id="L314"><span class="lineNum">     314</span>              : type_scr1_abs_fsm_e                               abs_fsm_next;</span>
<span id="L315"><span class="lineNum">     315</span>              : logic                                             abs_fsm_idle;</span>
<span id="L316"><span class="lineNum">     316</span>              : logic                                             abs_fsm_exec;</span>
<span id="L317"><span class="lineNum">     317</span>              : logic                                             abs_fsm_csr_ro;</span>
<span id="L318"><span class="lineNum">     318</span>              : logic                                             abs_fsm_err;</span>
<span id="L319"><span class="lineNum">     319</span>              : logic                                             abs_fsm_use_addr;</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              : // Abstract registers</span>
<span id="L322"><span class="lineNum">     322</span>              : //------------------------------------------------------------------------------</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              : logic                                             clk_en_abs;</span>
<span id="L325"><span class="lineNum">     325</span>              : </span>
<span id="L326"><span class="lineNum">     326</span>              : // ABSTRACTCS register signals</span>
<span id="L327"><span class="lineNum">     327</span>              : logic                                             abstractcs_busy;</span>
<span id="L328"><span class="lineNum">     328</span>              : logic                                             abstractcs_ro_en;</span>
<span id="L329"><span class="lineNum">     329</span>              : </span>
<span id="L330"><span class="lineNum">     330</span>              : // COMMAND register signals</span>
<span id="L331"><span class="lineNum">     331</span>              : logic [`SCR1_XLEN-1:0]                            abs_command_ff;</span>
<span id="L332"><span class="lineNum">     332</span>              : logic [`SCR1_XLEN-1:0]                            abs_command_next;</span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span>              : // ABSTRACTAUTO register signals</span>
<span id="L335"><span class="lineNum">     335</span>              : logic                                             abs_autoexec_ff;</span>
<span id="L336"><span class="lineNum">     336</span>              : logic                                             abs_autoexec_next;</span>
<span id="L337"><span class="lineNum">     337</span>              : </span>
<span id="L338"><span class="lineNum">     338</span>              : // Program buffer registers</span>
<span id="L339"><span class="lineNum">     339</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf0_ff;</span>
<span id="L340"><span class="lineNum">     340</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf1_ff;</span>
<span id="L341"><span class="lineNum">     341</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf2_ff;</span>
<span id="L342"><span class="lineNum">     342</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf3_ff;</span>
<span id="L343"><span class="lineNum">     343</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf4_ff;</span>
<span id="L344"><span class="lineNum">     344</span>              : logic [`SCR1_XLEN-1:0]                            abs_progbuf5_ff;</span>
<span id="L345"><span class="lineNum">     345</span>              : </span>
<span id="L346"><span class="lineNum">     346</span>              : // Data 0/1 registers</span>
<span id="L347"><span class="lineNum">     347</span>              : logic                                             data0_xreg_save;</span>
<span id="L348"><span class="lineNum">     348</span>              : logic [`SCR1_XLEN-1:0]                            abs_data0_ff;</span>
<span id="L349"><span class="lineNum">     349</span>              : logic [`SCR1_XLEN-1:0]                            abs_data0_next;</span>
<span id="L350"><span class="lineNum">     350</span>              : logic [`SCR1_XLEN-1:0]                            abs_data1_ff;</span>
<span id="L351"><span class="lineNum">     351</span>              : logic [`SCR1_XLEN-1:0]                            abs_data1_next;</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span>              : // Abstract command status logic signals</span>
<span id="L354"><span class="lineNum">     354</span>              : //------------------------------------------------------------------------------</span>
<span id="L355"><span class="lineNum">     355</span>              : </span>
<span id="L356"><span class="lineNum">     356</span>              : // Abstract error exception flag register</span>
<span id="L357"><span class="lineNum">     357</span>              : logic                                             abs_err_exc_upd;</span>
<span id="L358"><span class="lineNum">     358</span>              : logic                                             abs_err_exc_ff;</span>
<span id="L359"><span class="lineNum">     359</span>              : logic                                             abs_err_exc_next;</span>
<span id="L360"><span class="lineNum">     360</span>              : </span>
<span id="L361"><span class="lineNum">     361</span>              : logic                                             abs_err_acc_busy_upd;</span>
<span id="L362"><span class="lineNum">     362</span>              : logic                                             abs_err_acc_busy_ff;</span>
<span id="L363"><span class="lineNum">     363</span>              : logic                                             abs_err_acc_busy_next;</span>
<span id="L364"><span class="lineNum">     364</span>              : </span>
<span id="L365"><span class="lineNum">     365</span>              : type_scr1_abs_err_e                               abstractcs_cmderr_ff;</span>
<span id="L366"><span class="lineNum">     366</span>              : type_scr1_abs_err_e                               abstractcs_cmderr_next;</span>
<span id="L367"><span class="lineNum">     367</span>              : </span>
<span id="L368"><span class="lineNum">     368</span>              : // Abstract instruction signals</span>
<span id="L369"><span class="lineNum">     369</span>              : //------------------------------------------------------------------------------</span>
<span id="L370"><span class="lineNum">     370</span>              : </span>
<span id="L371"><span class="lineNum">     371</span>              : // Abstract instruction execution request register</span>
<span id="L372"><span class="lineNum">     372</span>              : logic                                             abs_exec_req_next;</span>
<span id="L373"><span class="lineNum">     373</span>              : logic                                             abs_exec_req_ff;</span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              : // Abstract instruction register</span>
<span id="L376"><span class="lineNum">     376</span>              : logic [4:0]                                       abs_instr_rd;</span>
<span id="L377"><span class="lineNum">     377</span>              : logic [4:0]                                       abs_instr_rs1;</span>
<span id="L378"><span class="lineNum">     378</span>              : logic [4:0]                                       abs_instr_rs2;</span>
<span id="L379"><span class="lineNum">     379</span>              : logic [2:0]                                       abs_instr_mem_funct3;</span>
<span id="L380"><span class="lineNum">     380</span>              : logic [`SCR1_XLEN-1:0]                            abs_exec_instr_next;</span>
<span id="L381"><span class="lineNum">     381</span>              : logic [`SCR1_XLEN-1:0]                            abs_exec_instr_ff;</span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span>              : // DHI FSM signals</span>
<span id="L384"><span class="lineNum">     384</span>              : //------------------------------------------------------------------------------</span>
<span id="L385"><span class="lineNum">     385</span>              : </span>
<span id="L386"><span class="lineNum">     386</span>              : type_scr1_dhi_fsm_e                               dhi_fsm_next;</span>
<span id="L387"><span class="lineNum">     387</span>              : type_scr1_dhi_fsm_e                               dhi_fsm_ff;</span>
<span id="L388"><span class="lineNum">     388</span>              : type_scr1_dhi_fsm_e                               dhi_req;</span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span>              : logic                                             dhi_fsm_idle;</span>
<span id="L391"><span class="lineNum">     391</span>              : logic                                             dhi_fsm_exec;</span>
<span id="L392"><span class="lineNum">     392</span>              : logic                                             dhi_fsm_exec_halt;</span>
<span id="L393"><span class="lineNum">     393</span>              : logic                                             dhi_fsm_halt_req;</span>
<span id="L394"><span class="lineNum">     394</span>              : logic                                             dhi_fsm_resume_req;</span>
<span id="L395"><span class="lineNum">     395</span>              : </span>
<span id="L396"><span class="lineNum">     396</span>              : // DHI interface signals</span>
<span id="L397"><span class="lineNum">     397</span>              : //------------------------------------------------------------------------------</span>
<span id="L398"><span class="lineNum">     398</span>              : </span>
<span id="L399"><span class="lineNum">     399</span>              : logic                                             cmd_resp_ok;</span>
<span id="L400"><span class="lineNum">     400</span>              : logic                                             hart_rst_unexp;</span>
<span id="L401"><span class="lineNum">     401</span>              : logic                                             halt_req_vd;</span>
<span id="L402"><span class="lineNum">     402</span>              : logic                                             resume_req_vd;</span>
<span id="L403"><span class="lineNum">     403</span>              : </span>
<span id="L404"><span class="lineNum">     404</span>              : logic                                             dhi_resp;</span>
<span id="L405"><span class="lineNum">     405</span>              : logic                                             dhi_resp_exc;</span>
<span id="L406"><span class="lineNum">     406</span>              : </span>
<span id="L407"><span class="lineNum">     407</span>              : logic                                             hart_pbuf_ebreak_ff;</span>
<span id="L408"><span class="lineNum">     408</span>              : logic                                             hart_pbuf_ebreak_next;</span>
<span id="L409"><span class="lineNum">     409</span>              : </span>
<span id="L410"><span class="lineNum">     410</span>              : // HART command registers</span>
<span id="L411"><span class="lineNum">     411</span>              : //------------------------------------------------------------------------------</span>
<span id="L412"><span class="lineNum">     412</span>              : </span>
<span id="L413"><span class="lineNum">     413</span>              : logic                                             hart_cmd_req_ff;</span>
<span id="L414"><span class="lineNum">     414</span>              : logic                                             hart_cmd_req_next;</span>
<span id="L415"><span class="lineNum">     415</span>              : </span>
<span id="L416"><span class="lineNum">     416</span>              : type_scr1_hdu_dbgstates_e                         hart_cmd_ff;</span>
<span id="L417"><span class="lineNum">     417</span>              : type_scr1_hdu_dbgstates_e                         hart_cmd_next;</span>
<span id="L418"><span class="lineNum">     418</span>              : </span>
<span id="L419"><span class="lineNum">     419</span>              : // HART state signals</span>
<span id="L420"><span class="lineNum">     420</span>              : //------------------------------------------------------------------------------</span>
<span id="L421"><span class="lineNum">     421</span>              : </span>
<span id="L422"><span class="lineNum">     422</span>              : logic                                             hart_state_reset;</span>
<span id="L423"><span class="lineNum">     423</span>              : logic                                             hart_state_run;</span>
<span id="L424"><span class="lineNum">     424</span>              : logic                                             hart_state_drun;</span>
<span id="L425"><span class="lineNum">     425</span>              : logic                                             hart_state_dhalt;</span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span>              : //------------------------------------------------------------------------------</span>
<span id="L428"><span class="lineNum">     428</span>              : // DM &lt;-&gt; DMI interface</span>
<span id="L429"><span class="lineNum">     429</span>              : //------------------------------------------------------------------------------</span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span>              : // Register selection logic</span>
<span id="L432"><span class="lineNum">     432</span>              : //------------------------------------------------------------------------------</span>
<span id="L433"><span class="lineNum">     433</span>              : </span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">           1 :     dmi_req_dmcontrol    = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_DMCONTROL);</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">           1 :     dmi_req_abstractcs   = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_ABSTRACTCS);</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaGNC">           1 :     dmi_req_abstractauto = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_ABSTRACTAUTO);</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaGNC">           1 :     dmi_req_data0        = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_DATA0);</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaGNC">           1 :     dmi_req_data1        = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_DATA1);</span></span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaGNC">           1 :     dmi_req_command      = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_COMMAND);</span></span>
<span id="L441"><span class="lineNum">     441</span> <span class="tlaGNC">           1 :     dmi_rpt_command      = (abs_autoexec_ff &amp; dmi_req_data0);</span></span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaGNC">           1 :     dmi_req_progbuf0     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF0);</span></span>
<span id="L443"><span class="lineNum">     443</span> <span class="tlaGNC">           1 :     dmi_req_progbuf1     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF1);</span></span>
<span id="L444"><span class="lineNum">     444</span> <span class="tlaGNC">           1 :     dmi_req_progbuf2     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF2);</span></span>
<span id="L445"><span class="lineNum">     445</span> <span class="tlaGNC">           1 :     dmi_req_progbuf3     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF3);</span></span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaGNC">           1 :     dmi_req_progbuf4     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF4);</span></span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaGNC">           1 :     dmi_req_progbuf5     = dmi2dm_req_i &amp; (dmi2dm_addr_i == SCR1_DBG_PROGBUF5);</span></span>
<span id="L448"><span class="lineNum">     448</span>              : end</span>
<span id="L449"><span class="lineNum">     449</span>              : </span>
<span id="L450"><span class="lineNum">     450</span>              : assign dmi_req_any = dmi_req_command  | dmi_rpt_command  | dmi_req_abstractauto</span>
<span id="L451"><span class="lineNum">     451</span>              :                    | dmi_req_data0    | dmi_req_data1    | dmi_req_progbuf0</span>
<span id="L452"><span class="lineNum">     452</span>              :                    | dmi_req_progbuf1 | dmi_req_progbuf2 | dmi_req_progbuf3</span>
<span id="L453"><span class="lineNum">     453</span>              :                    | dmi_req_progbuf4 | dmi_req_progbuf5;</span>
<span id="L454"><span class="lineNum">     454</span>              : </span>
<span id="L455"><span class="lineNum">     455</span>              : </span>
<span id="L456"><span class="lineNum">     456</span>              : // Read data multiplexer</span>
<span id="L457"><span class="lineNum">     457</span>              : //------------------------------------------------------------------------------</span>
<span id="L458"><span class="lineNum">     458</span>              : </span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaGNC">           1 :     dm2dmi_rdata_o = '0;</span></span>
<span id="L461"><span class="lineNum">     461</span>              : </span>
<span id="L462"><span class="lineNum">     462</span> <span class="tlaGNC">           1 :     case (dmi2dm_addr_i)</span></span>
<span id="L463"><span class="lineNum">     463</span> <span class="tlaUNC tlaBgUNC">           0 :         SCR1_DBG_DMSTATUS: begin</span></span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_RESERVEDC_HI:</span></span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMSTATUS_RESERVEDC_LO]     = DMSTATUS_RESERVEDC;</span></span>
<span id="L466"><span class="lineNum">     466</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_IMPEBREAK]        = DMSTATUS_IMPEBREAK;</span></span>
<span id="L467"><span class="lineNum">     467</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_RESERVEDB_HI:</span></span>
<span id="L468"><span class="lineNum">     468</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMSTATUS_RESERVEDB_LO]     = DMSTATUS_RESERVEDB;</span></span>
<span id="L469"><span class="lineNum">     469</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLHAVERESET]     = dmstatus_allany_havereset_ff;</span></span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYHAVERESET]     = dmstatus_allany_havereset_ff;</span></span>
<span id="L471"><span class="lineNum">     471</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLRESUMEACK]     = dmstatus_allany_resumeack_ff;</span></span>
<span id="L472"><span class="lineNum">     472</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYRESUMEACK]     = dmstatus_allany_resumeack_ff;</span></span>
<span id="L473"><span class="lineNum">     473</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLNONEXISTENT]   = DMSTATUS_ALLANYNONEXIST;</span></span>
<span id="L474"><span class="lineNum">     474</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYNONEXISTENT]   = DMSTATUS_ALLANYNONEXIST;</span></span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLUNAVAIL]       = DMSTATUS_ALLANYUNAVAIL;</span></span>
<span id="L476"><span class="lineNum">     476</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYUNAVAIL]       = DMSTATUS_ALLANYUNAVAIL;</span></span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLRUNNING]       = ~dmstatus_allany_halted_ff;</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYRUNNING]       = ~dmstatus_allany_halted_ff;</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ALLHALTED]        = dmstatus_allany_halted_ff;</span></span>
<span id="L480"><span class="lineNum">     480</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_ANYHALTED]        = dmstatus_allany_halted_ff;</span></span>
<span id="L481"><span class="lineNum">     481</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_AUTHENTICATED]    = DMSTATUS_AUTHENTICATED;</span></span>
<span id="L482"><span class="lineNum">     482</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_AUTHBUSY]         = DMSTATUS_AUTHBUSY;</span></span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_RESERVEDA]        = DMSTATUS_RESERVEDA;</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_DEVTREEVALID]     = DMSTATUS_DEVTREEVALID;</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMSTATUS_VERSION_HI:</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMSTATUS_VERSION_LO]       = DMSTATUS_VERSION;</span></span>
<span id="L487"><span class="lineNum">     487</span>              :         end</span>
<span id="L488"><span class="lineNum">     488</span>              : </span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaUNC">           0 :         SCR1_DBG_DMCONTROL: begin</span></span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_HALTREQ]         = dmcontrol_haltreq_ff;</span></span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_RESUMEREQ]       = dmcontrol_resumereq_ff;</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_HARTRESET]       = DMCONTROL_HARTRESET;</span></span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_ACKHAVERESET]    = dmcontrol_ackhavereset_ff;</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_RESERVEDB]       = DMCONTROL_RESERVEDB;</span></span>
<span id="L495"><span class="lineNum">     495</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_HASEL]           = DMCONTROL_HASEL;</span></span>
<span id="L496"><span class="lineNum">     496</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_HARTSELLO_HI:</span></span>
<span id="L497"><span class="lineNum">     497</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMCONTROL_HARTSELLO_LO]    = DMCONTROL_HARTSELLO;</span></span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_HARTSELHI_HI:</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMCONTROL_HARTSELHI_LO]    = DMCONTROL_HARTSELHI;</span></span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_RESERVEDA_HI:</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaUNC">           0 :                            SCR1_DBG_DMCONTROL_RESERVEDA_LO]    = DMCONTROL_RESERVEDA;</span></span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_NDMRESET]        = dmcontrol_ndmreset_ff;</span></span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_DMCONTROL_DMACTIVE]        = dmcontrol_dmactive_ff;</span></span>
<span id="L504"><span class="lineNum">     504</span>              :         end</span>
<span id="L505"><span class="lineNum">     505</span>              : </span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaUNC">           0 :         SCR1_DBG_ABSTRACTCS: begin</span></span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_RESERVEDD_HI:</span></span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_RESERVEDD_LO]   = ABSTRACTCS_RESERVEDD;</span></span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_HI:</span></span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_LO] = ABSTRACTCS_PROGBUFSIZE;</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_RESERVEDC_HI:</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_RESERVEDC_LO]   = ABSTRACTCS_RESERVEDC;</span></span>
<span id="L513"><span class="lineNum">     513</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_BUSY]           = abstractcs_busy;</span></span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_RESERVEDB]      = ABSTRACTCS_RESERVEDB;</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_CMDERR_HI:</span></span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_CMDERR_LO]      = abstractcs_cmderr_ff;</span></span>
<span id="L517"><span class="lineNum">     517</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_RESERVEDA_HI:</span></span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_RESERVEDA_LO]   = ABSTRACTCS_RESERVEDA;</span></span>
<span id="L519"><span class="lineNum">     519</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_ABSTRACTCS_DATACOUNT_HI:</span></span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaUNC">           0 :                            SCR1_DBG_ABSTRACTCS_DATACOUNT_LO]   = ABSTRACTCS_DATACOUNT;</span></span>
<span id="L521"><span class="lineNum">     521</span>              :         end</span>
<span id="L522"><span class="lineNum">     522</span>              : </span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC">           0 :         SCR1_DBG_HARTINFO: begin</span></span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_RESERVEDB_HI:</span></span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaUNC">           0 :                            SCR1_DBG_HARTINFO_RESERVEDB_LO]     = HARTINFO_RESERVEDB;</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_NSCRATCH_HI:</span></span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaUNC">           0 :                            SCR1_DBG_HARTINFO_NSCRATCH_LO]      = HARTINFO_NSCRATCH;</span></span>
<span id="L528"><span class="lineNum">     528</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_RESERVEDA_HI:</span></span>
<span id="L529"><span class="lineNum">     529</span> <span class="tlaUNC">           0 :                            SCR1_DBG_HARTINFO_RESERVEDA_LO]     = HARTINFO_RESERVEDA;</span></span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_DATAACCESS]       = HARTINFO_DATAACCESS;</span></span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_DATASIZE_HI:</span></span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaUNC">           0 :                            SCR1_DBG_HARTINFO_DATASIZE_LO]      = HARTINFO_DATASIZE;</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaUNC">           0 :             dm2dmi_rdata_o[SCR1_DBG_HARTINFO_DATAADDR_HI:</span></span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaUNC">           0 :                            SCR1_DBG_HARTINFO_DATAADDR_LO]      = HARTINFO_DATAADDR;</span></span>
<span id="L535"><span class="lineNum">     535</span>              :         end</span>
<span id="L536"><span class="lineNum">     536</span>              : </span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaUNC">           0 :         SCR1_DBG_ABSTRACTAUTO: dm2dmi_rdata_o[0] = abs_autoexec_ff;</span></span>
<span id="L538"><span class="lineNum">     538</span> <span class="tlaUNC">           0 :         SCR1_DBG_DATA0       : dm2dmi_rdata_o    = abs_data0_ff;</span></span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaUNC">           0 :         SCR1_DBG_DATA1       : dm2dmi_rdata_o    = abs_data1_ff;</span></span>
<span id="L540"><span class="lineNum">     540</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF0    : dm2dmi_rdata_o    = abs_progbuf0_ff;</span></span>
<span id="L541"><span class="lineNum">     541</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF1    : dm2dmi_rdata_o    = abs_progbuf1_ff;</span></span>
<span id="L542"><span class="lineNum">     542</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF2    : dm2dmi_rdata_o    = abs_progbuf2_ff;</span></span>
<span id="L543"><span class="lineNum">     543</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF3    : dm2dmi_rdata_o    = abs_progbuf3_ff;</span></span>
<span id="L544"><span class="lineNum">     544</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF4    : dm2dmi_rdata_o    = abs_progbuf4_ff;</span></span>
<span id="L545"><span class="lineNum">     545</span> <span class="tlaUNC">           0 :         SCR1_DBG_PROGBUF5    : dm2dmi_rdata_o    = abs_progbuf5_ff;</span></span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaUNC">           0 :         SCR1_DBG_HALTSUM0    : dm2dmi_rdata_o[0] = dmstatus_allany_halted_ff;</span></span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaGNC tlaBgGNC">     2569440 :         default: begin</span></span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaGNC">     1284720 :             dm2dmi_rdata_o = '0;</span></span>
<span id="L550"><span class="lineNum">     550</span>              :         end</span>
<span id="L551"><span class="lineNum">     551</span>              :     endcase</span>
<span id="L552"><span class="lineNum">     552</span>              : end</span>
<span id="L553"><span class="lineNum">     553</span>              : </span>
<span id="L554"><span class="lineNum">     554</span>              : // Response</span>
<span id="L555"><span class="lineNum">     555</span>              : assign dm2dmi_resp_o = 1'b1;</span>
<span id="L556"><span class="lineNum">     556</span>              : </span>
<span id="L557"><span class="lineNum">     557</span>              : // Write requests signals</span>
<span id="L558"><span class="lineNum">     558</span>              : //------------------------------------------------------------------------------</span>
<span id="L559"><span class="lineNum">     559</span>              : </span>
<span id="L560"><span class="lineNum">     560</span>              : assign dmcontrol_wr_req  = dmi_req_dmcontrol    &amp; dmi2dm_wr_i;</span>
<span id="L561"><span class="lineNum">     561</span>              : assign data0_wr_req      = dmi_req_data0        &amp; dmi2dm_wr_i;</span>
<span id="L562"><span class="lineNum">     562</span>              : assign data1_wr_req      = dmi_req_data1        &amp; dmi2dm_wr_i;</span>
<span id="L563"><span class="lineNum">     563</span>              : assign dreg_wr_req       = pipe2dm_dreg_req_i   &amp; pipe2dm_dreg_wr_i;</span>
<span id="L564"><span class="lineNum">     564</span>              : assign command_wr_req    = dmi_req_command      &amp; dmi2dm_wr_i;</span>
<span id="L565"><span class="lineNum">     565</span>              : assign autoexec_wr_req   = dmi_req_abstractauto &amp; dmi2dm_wr_i;</span>
<span id="L566"><span class="lineNum">     566</span>              : assign progbuf0_wr_req   = dmi_req_progbuf0     &amp; dmi2dm_wr_i;</span>
<span id="L567"><span class="lineNum">     567</span>              : assign progbuf1_wr_req   = dmi_req_progbuf1     &amp; dmi2dm_wr_i;</span>
<span id="L568"><span class="lineNum">     568</span>              : assign progbuf2_wr_req   = dmi_req_progbuf2     &amp; dmi2dm_wr_i;</span>
<span id="L569"><span class="lineNum">     569</span>              : assign progbuf3_wr_req   = dmi_req_progbuf3     &amp; dmi2dm_wr_i;</span>
<span id="L570"><span class="lineNum">     570</span>              : assign progbuf4_wr_req   = dmi_req_progbuf4     &amp; dmi2dm_wr_i;</span>
<span id="L571"><span class="lineNum">     571</span>              : assign progbuf5_wr_req   = dmi_req_progbuf5     &amp; dmi2dm_wr_i;</span>
<span id="L572"><span class="lineNum">     572</span>              : assign abstractcs_wr_req = dmi_req_abstractcs   &amp; dmi2dm_wr_i;</span>
<span id="L573"><span class="lineNum">     573</span>              : </span>
<span id="L574"><span class="lineNum">     574</span>              : // HART state signals</span>
<span id="L575"><span class="lineNum">     575</span>              : //------------------------------------------------------------------------------</span>
<span id="L576"><span class="lineNum">     576</span>              : </span>
<span id="L577"><span class="lineNum">     577</span>              : assign hart_state_reset = (pipe2dm_hart_status_i.dbg_state == SCR1_HDU_DBGSTATE_RESET);</span>
<span id="L578"><span class="lineNum">     578</span>              : assign hart_state_run   = (pipe2dm_hart_status_i.dbg_state == SCR1_HDU_DBGSTATE_RUN);</span>
<span id="L579"><span class="lineNum">     579</span>              : assign hart_state_dhalt = (pipe2dm_hart_status_i.dbg_state == SCR1_HDU_DBGSTATE_DHALTED);</span>
<span id="L580"><span class="lineNum">     580</span>              : assign hart_state_drun  = (pipe2dm_hart_status_i.dbg_state == SCR1_HDU_DBGSTATE_DRUN);</span>
<span id="L581"><span class="lineNum">     581</span>              : </span>
<span id="L582"><span class="lineNum">     582</span>              : //------------------------------------------------------------------------------</span>
<span id="L583"><span class="lineNum">     583</span>              : // DM registers</span>
<span id="L584"><span class="lineNum">     584</span>              : //------------------------------------------------------------------------------</span>
<span id="L585"><span class="lineNum">     585</span>              : //</span>
<span id="L586"><span class="lineNum">     586</span>              :  // Registers:</span>
<span id="L587"><span class="lineNum">     587</span>              :  // - DM clock enable register</span>
<span id="L588"><span class="lineNum">     588</span>              :  // - Auxilary Skip Reset On Powerup register</span>
<span id="L589"><span class="lineNum">     589</span>              :  // - DMCONTROL register</span>
<span id="L590"><span class="lineNum">     590</span>              :  // - DMSTATUS register</span>
<span id="L591"><span class="lineNum">     591</span>              : </span>
<span id="L592"><span class="lineNum">     592</span>              : // DM clock enable logic</span>
<span id="L593"><span class="lineNum">     593</span>              : //------------------------------------------------------------------------------</span>
<span id="L594"><span class="lineNum">     594</span>              : </span>
<span id="L595"><span class="lineNum">     595</span>              : assign clk_en_dm = dmcontrol_wr_req | dmcontrol_dmactive_ff | clk_en_dm_ff;</span>
<span id="L596"><span class="lineNum">     596</span>              : </span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L599"><span class="lineNum">     599</span> <span class="tlaGNC">        1569 :         clk_en_dm_ff &lt;= 1'b0;</span></span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L601"><span class="lineNum">     601</span> <span class="tlaUNC">           0 :         clk_en_dm_ff &lt;= dmcontrol_dmactive_ff;</span></span>
<span id="L602"><span class="lineNum">     602</span>              :     end</span>
<span id="L603"><span class="lineNum">     603</span>              : end</span>
<span id="L604"><span class="lineNum">     604</span>              : </span>
<span id="L605"><span class="lineNum">     605</span>              : assign dm2pipe_active_o = clk_en_dm_ff;</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              : // DMCONTROL register</span>
<span id="L608"><span class="lineNum">     608</span>              : //------------------------------------------------------------------------------</span>
<span id="L609"><span class="lineNum">     609</span>              : </span>
<span id="L610"><span class="lineNum">     610</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L611"><span class="lineNum">     611</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC">        1569 :         dmcontrol_dmactive_ff     &lt;= 1'b0;</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaGNC">        1569 :         dmcontrol_ndmreset_ff     &lt;= 1'b0;</span></span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaGNC">        1569 :         dmcontrol_ackhavereset_ff &lt;= 1'b0;</span></span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaGNC">        1569 :         dmcontrol_haltreq_ff      &lt;= 1'b0;</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaGNC">        1569 :         dmcontrol_resumereq_ff    &lt;= 1'b0;</span></span>
<span id="L617"><span class="lineNum">     617</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L618"><span class="lineNum">     618</span> <span class="tlaUNC">           0 :         dmcontrol_dmactive_ff     &lt;= dmcontrol_dmactive_next;</span></span>
<span id="L619"><span class="lineNum">     619</span> <span class="tlaUNC">           0 :         dmcontrol_ndmreset_ff     &lt;= dmcontrol_ndmreset_next;</span></span>
<span id="L620"><span class="lineNum">     620</span> <span class="tlaUNC">           0 :         dmcontrol_ackhavereset_ff &lt;= dmcontrol_ackhavereset_next;</span></span>
<span id="L621"><span class="lineNum">     621</span> <span class="tlaUNC">           0 :         dmcontrol_haltreq_ff      &lt;= dmcontrol_haltreq_next;</span></span>
<span id="L622"><span class="lineNum">     622</span> <span class="tlaUNC">           0 :         dmcontrol_resumereq_ff    &lt;= dmcontrol_resumereq_next;</span></span>
<span id="L623"><span class="lineNum">     623</span>              :     end</span>
<span id="L624"><span class="lineNum">     624</span>              : end</span>
<span id="L625"><span class="lineNum">     625</span>              : </span>
<span id="L626"><span class="lineNum">     626</span>              : assign dmcontrol_dmactive_next = dmcontrol_wr_req</span>
<span id="L627"><span class="lineNum">     627</span>              :                                ? dmi2dm_wdata_i[SCR1_DBG_DMCONTROL_DMACTIVE]</span>
<span id="L628"><span class="lineNum">     628</span>              :                                : dmcontrol_dmactive_ff;</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">           1 :     dmcontrol_ndmreset_next     = dmcontrol_ndmreset_ff;</span></span>
<span id="L632"><span class="lineNum">     632</span> <span class="tlaGNC">           1 :     dmcontrol_ackhavereset_next = dmcontrol_ackhavereset_ff;</span></span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">           1 :     dmcontrol_haltreq_next      = dmcontrol_haltreq_ff;</span></span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">           1 :     dmcontrol_resumereq_next    = dmcontrol_resumereq_ff;</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">     2568994 :     if (~dmcontrol_dmactive_ff) begin</span></span>
<span id="L636"><span class="lineNum">     636</span> <span class="tlaGNC">     1284497 :         dmcontrol_ndmreset_next     = 1'b0;</span></span>
<span id="L637"><span class="lineNum">     637</span> <span class="tlaGNC">     1284497 :         dmcontrol_ackhavereset_next = 1'b0;</span></span>
<span id="L638"><span class="lineNum">     638</span> <span class="tlaGNC">     1284497 :         dmcontrol_haltreq_next      = 1'b0;</span></span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaGNC">     1284497 :         dmcontrol_resumereq_next    = 1'b0;</span></span>
<span id="L640"><span class="lineNum">     640</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (dmcontrol_wr_req) begin</span></span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaUNC">           0 :         dmcontrol_ndmreset_next     = dmi2dm_wdata_i[SCR1_DBG_DMCONTROL_NDMRESET];</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaUNC">           0 :         dmcontrol_ackhavereset_next = dmi2dm_wdata_i[SCR1_DBG_DMCONTROL_ACKHAVERESET];</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaUNC">           0 :         dmcontrol_haltreq_next      = dmi2dm_wdata_i[SCR1_DBG_DMCONTROL_HALTREQ];</span></span>
<span id="L644"><span class="lineNum">     644</span> <span class="tlaUNC">           0 :         dmcontrol_resumereq_next    = dmi2dm_wdata_i[SCR1_DBG_DMCONTROL_RESUMEREQ];</span></span>
<span id="L645"><span class="lineNum">     645</span>              :     end</span>
<span id="L646"><span class="lineNum">     646</span>              : end</span>
<span id="L647"><span class="lineNum">     647</span>              : </span>
<span id="L648"><span class="lineNum">     648</span>              : // Reset signal for system controlled by Debug Module</span>
<span id="L649"><span class="lineNum">     649</span>              : assign hart_rst_n_o = ~dmcontrol_ndmreset_ff;</span>
<span id="L650"><span class="lineNum">     650</span>              : assign ndm_rst_n_o  = ~dmcontrol_ndmreset_ff;</span>
<span id="L651"><span class="lineNum">     651</span>              : </span>
<span id="L652"><span class="lineNum">     652</span>              : // Skip reset on powerup register</span>
<span id="L653"><span class="lineNum">     653</span>              : //------------------------------------------------------------------------------</span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L656"><span class="lineNum">     656</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L657"><span class="lineNum">     657</span> <span class="tlaGNC">        1569 :         havereset_skip_pwrup_ff &lt;= 1'b1;</span></span>
<span id="L658"><span class="lineNum">     658</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L659"><span class="lineNum">     659</span> <span class="tlaUNC">           0 :         havereset_skip_pwrup_ff &lt;= havereset_skip_pwrup_next;</span></span>
<span id="L660"><span class="lineNum">     660</span>              :     end</span>
<span id="L661"><span class="lineNum">     661</span>              : end</span>
<span id="L662"><span class="lineNum">     662</span>              : </span>
<span id="L663"><span class="lineNum">     663</span>              : assign havereset_skip_pwrup_next = ~dmcontrol_dmactive_ff  ? 1'b1</span>
<span id="L664"><span class="lineNum">     664</span>              :                                  : havereset_skip_pwrup_ff ? hart_state_reset &amp; ndm_rst_n_o &amp; hart_rst_n_o</span>
<span id="L665"><span class="lineNum">     665</span>              :                                                            : havereset_skip_pwrup_ff;</span>
<span id="L666"><span class="lineNum">     666</span>              : </span>
<span id="L667"><span class="lineNum">     667</span>              : // DMSTATUS register</span>
<span id="L668"><span class="lineNum">     668</span>              : //------------------------------------------------------------------------------</span>
<span id="L669"><span class="lineNum">     669</span>              : </span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaGNC">        1569 :         dmstatus_allany_havereset_ff &lt;= 1'b0;</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">        1569 :         dmstatus_allany_resumeack_ff &lt;= 1'b0;</span></span>
<span id="L674"><span class="lineNum">     674</span> <span class="tlaGNC">        1569 :         dmstatus_allany_halted_ff    &lt;= 1'b0;</span></span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaUNC">           0 :         dmstatus_allany_havereset_ff &lt;= dmstatus_allany_havereset_next;</span></span>
<span id="L677"><span class="lineNum">     677</span> <span class="tlaUNC">           0 :         dmstatus_allany_resumeack_ff &lt;= dmstatus_allany_resumeack_next;</span></span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaUNC">           0 :         dmstatus_allany_halted_ff    &lt;= dmstatus_allany_halted_next;</span></span>
<span id="L679"><span class="lineNum">     679</span>              :     end</span>
<span id="L680"><span class="lineNum">     680</span>              : end</span>
<span id="L681"><span class="lineNum">     681</span>              : </span>
<span id="L682"><span class="lineNum">     682</span>              : assign dmstatus_allany_havereset_next = ~dmcontrol_dmactive_ff                      ? 1'b0</span>
<span id="L683"><span class="lineNum">     683</span>              :                                       : ~havereset_skip_pwrup_ff &amp; hart_state_reset ? 1'b1</span>
<span id="L684"><span class="lineNum">     684</span>              :                                       : dmcontrol_ackhavereset_ff                   ? 1'b0</span>
<span id="L685"><span class="lineNum">     685</span>              :                                                                                     : dmstatus_allany_havereset_ff;</span>
<span id="L686"><span class="lineNum">     686</span>              : assign dmstatus_allany_resumeack_next = ~dmcontrol_dmactive_ff  ? 1'b0</span>
<span id="L687"><span class="lineNum">     687</span>              :                                       : ~dmcontrol_resumereq_ff ? 1'b0</span>
<span id="L688"><span class="lineNum">     688</span>              :                                       : hart_state_run          ? 1'b1</span>
<span id="L689"><span class="lineNum">     689</span>              :                                                                 : dmstatus_allany_resumeack_ff;</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              : assign dmstatus_allany_halted_next    = ~dmcontrol_dmactive_ff ? 1'b0</span>
<span id="L692"><span class="lineNum">     692</span>              :                                       : hart_state_dhalt       ? 1'b1</span>
<span id="L693"><span class="lineNum">     693</span>              :                                       : hart_state_run         ? 1'b0</span>
<span id="L694"><span class="lineNum">     694</span>              :                                                                : dmstatus_allany_halted_ff;</span>
<span id="L695"><span class="lineNum">     695</span>              : </span>
<span id="L696"><span class="lineNum">     696</span>              : //------------------------------------------------------------------------------</span>
<span id="L697"><span class="lineNum">     697</span>              : // Abstract Command control logic</span>
<span id="L698"><span class="lineNum">     698</span>              : //------------------------------------------------------------------------------</span>
<span id="L699"><span class="lineNum">     699</span>              : //</span>
<span id="L700"><span class="lineNum">     700</span>              :  // Consists of the following functional units:</span>
<span id="L701"><span class="lineNum">     701</span>              :  // - Abstract command decoder</span>
<span id="L702"><span class="lineNum">     702</span>              :  // - Abstract command access valid flags</span>
<span id="L703"><span class="lineNum">     703</span>              :  // - Abstract command control registers</span>
<span id="L704"><span class="lineNum">     704</span>              : </span>
<span id="L705"><span class="lineNum">     705</span>              : assign clk_en_abs = clk_en_dm &amp; dmcontrol_dmactive_ff;</span>
<span id="L706"><span class="lineNum">     706</span>              : </span>
<span id="L707"><span class="lineNum">     707</span>              : // Abstract command decoder</span>
<span id="L708"><span class="lineNum">     708</span>              : //------------------------------------------------------------------------------</span>
<span id="L709"><span class="lineNum">     709</span>              : </span>
<span id="L710"><span class="lineNum">     710</span>              : assign abs_cmd = dmi_req_command ? dmi2dm_wdata_i : abs_command_ff;</span>
<span id="L711"><span class="lineNum">     711</span>              : </span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L713"><span class="lineNum">     713</span> <span class="tlaGNC">           1 :     abs_cmd_regno       = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_REGNO_LO +: 12];</span></span>
<span id="L714"><span class="lineNum">     714</span>              : </span>
<span id="L715"><span class="lineNum">     715</span> <span class="tlaGNC">           1 :     abs_cmd_csr_ro      = (abs_cmd_regno == SCR1_CSR_ADDR_MISA)</span></span>
<span id="L716"><span class="lineNum">     716</span> <span class="tlaGNC">           1 :                         | (abs_cmd_regno == SCR1_CSR_ADDR_MVENDORID)</span></span>
<span id="L717"><span class="lineNum">     717</span> <span class="tlaGNC">           1 :                         | (abs_cmd_regno == SCR1_CSR_ADDR_MARCHID)</span></span>
<span id="L718"><span class="lineNum">     718</span> <span class="tlaGNC">           1 :                         | (abs_cmd_regno == SCR1_CSR_ADDR_MIMPID)</span></span>
<span id="L719"><span class="lineNum">     719</span> <span class="tlaGNC">           1 :                         | (abs_cmd_regno == SCR1_CSR_ADDR_MHARTID)</span></span>
<span id="L720"><span class="lineNum">     720</span> <span class="tlaGNC">           1 :                         | (abs_cmd_regno == SCR1_HDU_DBGCSR_ADDR_DPC);</span></span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">           1 :     abs_cmd_type        = abs_cmd[SCR1_DBG_COMMAND_TYPE_HI:SCR1_DBG_COMMAND_TYPE_LO];</span></span>
<span id="L723"><span class="lineNum">     723</span> <span class="tlaGNC">           1 :     abs_cmd_regacs      = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_TRANSFER];</span></span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">           1 :     abs_cmd_regtype     = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI:12];</span></span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">           1 :     abs_cmd_regfile     = abs_cmd[11:5];</span></span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC">           1 :     abs_cmd_regsize     = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI:</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">           1 :                                   SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO];</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC">           1 :     abs_cmd_regwr       = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_WRITE];</span></span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaGNC">           1 :     abs_cmd_execprogbuf = abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_POSTEXEC];</span></span>
<span id="L730"><span class="lineNum">     730</span>              : </span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaGNC">           1 :     abs_cmd_regvalid    = ~(|{abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDB],</span></span>
<span id="L732"><span class="lineNum">     732</span> <span class="tlaGNC">           1 :                               abs_cmd[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDA]});</span></span>
<span id="L733"><span class="lineNum">     733</span>              : </span>
<span id="L734"><span class="lineNum">     734</span> <span class="tlaGNC">           1 :     abs_cmd_memsize     = abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_HI:</span></span>
<span id="L735"><span class="lineNum">     735</span> <span class="tlaGNC">           1 :                                   SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_LO];</span></span>
<span id="L736"><span class="lineNum">     736</span> <span class="tlaGNC">           1 :     abs_cmd_memwr       = abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_WRITE];</span></span>
<span id="L737"><span class="lineNum">     737</span>              : </span>
<span id="L738"><span class="lineNum">     738</span> <span class="tlaGNC">           1 :     abs_cmd_memvalid    = ~(|{abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_AAMVIRTUAL],</span></span>
<span id="L739"><span class="lineNum">     739</span> <span class="tlaGNC">           1 :                               abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_AAMPOSTINC],</span></span>
<span id="L740"><span class="lineNum">     740</span> <span class="tlaGNC">           1 :                               abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI:</span></span>
<span id="L741"><span class="lineNum">     741</span> <span class="tlaGNC">           1 :                                       SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI],</span></span>
<span id="L742"><span class="lineNum">     742</span> <span class="tlaGNC">           1 :                               abs_cmd[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI:</span></span>
<span id="L743"><span class="lineNum">     743</span> <span class="tlaGNC">           1 :                                       SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI]});</span></span>
<span id="L744"><span class="lineNum">     744</span>              : end</span>
<span id="L745"><span class="lineNum">     745</span>              : </span>
<span id="L746"><span class="lineNum">     746</span>              : assign abs_reg_access_csr  = (abs_cmd_regtype == ABS_CMD_HARTREG_CSR);</span>
<span id="L747"><span class="lineNum">     747</span>              : assign abs_reg_access_mprf = (abs_cmd_regtype == ABS_CMD_HARTREG_INTFPU)</span>
<span id="L748"><span class="lineNum">     748</span>              :                            &amp; (abs_cmd_regfile == ABS_CMD_HARTREG_INT);</span>
<span id="L749"><span class="lineNum">     749</span>              : </span>
<span id="L750"><span class="lineNum">     750</span>              : // Abstract command access request and valid flags</span>
<span id="L751"><span class="lineNum">     751</span>              : //------------------------------------------------------------------------------</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              : assign abs_cmd_regsize_vd       = (abs_cmd_regsize == 3'h2);</span>
<span id="L754"><span class="lineNum">     754</span>              : assign abs_cmd_memsize_vd       = (abs_cmd_memsize &lt; 3'h3);</span>
<span id="L755"><span class="lineNum">     755</span>              : </span>
<span id="L756"><span class="lineNum">     756</span>              : assign abs_cmd_hartreg_vd       = (abs_cmd_type == ABS_CMD_HARTREG) &amp; abs_cmd_regvalid;</span>
<span id="L757"><span class="lineNum">     757</span>              : assign abs_cmd_hartmem_vd       = (abs_cmd_type == ABS_CMD_HARTMEM) &amp; abs_cmd_memvalid;</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              : // Abstract command requests</span>
<span id="L760"><span class="lineNum">     760</span>              : assign abs_cmd_reg_access_req   = abs_cmd_hartreg_vd     &amp; abs_cmd_regacs;</span>
<span id="L761"><span class="lineNum">     761</span>              : assign abs_cmd_csr_access_req   = abs_cmd_reg_access_req &amp; abs_reg_access_csr;</span>
<span id="L762"><span class="lineNum">     762</span>              : assign abs_cmd_mprf_access_req  = abs_cmd_reg_access_req &amp; abs_reg_access_mprf;</span>
<span id="L763"><span class="lineNum">     763</span>              : assign abs_cmd_execprogbuf_req  = abs_cmd_hartreg_vd     &amp; abs_cmd_execprogbuf;</span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span>              : // Abstract command access valid flags</span>
<span id="L766"><span class="lineNum">     766</span>              : assign abs_cmd_csr_ro_access_vd = abs_cmd_csr_access_req  &amp; abs_cmd_regsize_vd &amp; ~abs_cmd_regwr</span>
<span id="L767"><span class="lineNum">     767</span>              :                                 &amp; ~abs_cmd_execprogbuf    &amp; abs_cmd_csr_ro     &amp; hart_state_run;</span>
<span id="L768"><span class="lineNum">     768</span>              : assign abs_cmd_csr_rw_access_vd = abs_cmd_csr_access_req  &amp; abs_cmd_regsize_vd</span>
<span id="L769"><span class="lineNum">     769</span>              :                                 &amp; (abs_cmd_regwr | ~abs_cmd_csr_ro_access_vd);</span>
<span id="L770"><span class="lineNum">     770</span>              : assign abs_cmd_mprf_access_vd   = abs_cmd_mprf_access_req &amp; abs_cmd_regsize_vd;</span>
<span id="L771"><span class="lineNum">     771</span>              : assign abs_cmd_mem_access_vd    = abs_cmd_hartmem_vd &amp; abs_cmd_memsize_vd;</span>
<span id="L772"><span class="lineNum">     772</span>              : </span>
<span id="L773"><span class="lineNum">     773</span>              : // Abstract command control registers</span>
<span id="L774"><span class="lineNum">     774</span>              : //------------------------------------------------------------------------------</span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L777"><span class="lineNum">     777</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_abs &amp; abs_fsm_idle) begin</span></span>
<span id="L778"><span class="lineNum">     778</span> <span class="tlaUNC">           0 :         abs_cmd_postexec_ff &lt;= abs_cmd_postexec_next;</span></span>
<span id="L779"><span class="lineNum">     779</span> <span class="tlaUNC">           0 :         abs_cmd_wr_ff       &lt;= abs_cmd_wr_next;</span></span>
<span id="L780"><span class="lineNum">     780</span> <span class="tlaUNC">           0 :         abs_cmd_regno_ff    &lt;= abs_cmd_regno;</span></span>
<span id="L781"><span class="lineNum">     781</span> <span class="tlaUNC">           0 :         abs_cmd_size_ff     &lt;= abs_cmd_size_next;</span></span>
<span id="L782"><span class="lineNum">     782</span>              :     end</span>
<span id="L783"><span class="lineNum">     783</span>              : end</span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L786"><span class="lineNum">     786</span> <span class="tlaGNC">           1 :     abs_cmd_wr_next       = 1'b0;</span></span>
<span id="L787"><span class="lineNum">     787</span> <span class="tlaGNC">           1 :     abs_cmd_postexec_next = 1'b0;</span></span>
<span id="L788"><span class="lineNum">     788</span> <span class="tlaGNC">           1 :     abs_cmd_size_next     = abs_cmd_size_ff;</span></span>
<span id="L789"><span class="lineNum">     789</span> <span class="tlaUNC tlaBgUNC">           0 :     if ((command_wr_req | dmi_rpt_command) &amp; hart_state_dhalt &amp; abs_fsm_idle) begin</span></span>
<span id="L790"><span class="lineNum">     790</span> <span class="tlaUNC">           0 :         if (abs_cmd_csr_rw_access_vd) begin</span></span>
<span id="L791"><span class="lineNum">     791</span> <span class="tlaUNC">           0 :             abs_cmd_wr_next       = abs_cmd_regwr;</span></span>
<span id="L792"><span class="lineNum">     792</span> <span class="tlaUNC">           0 :             abs_cmd_postexec_next = abs_cmd_execprogbuf;</span></span>
<span id="L793"><span class="lineNum">     793</span> <span class="tlaUNC">           0 :         end else if (abs_cmd_mprf_access_vd) begin</span></span>
<span id="L794"><span class="lineNum">     794</span> <span class="tlaUNC">           0 :             abs_cmd_wr_next       = abs_cmd_regwr;</span></span>
<span id="L795"><span class="lineNum">     795</span> <span class="tlaUNC">           0 :             abs_cmd_size_next     = abs_cmd_regsize[1:0];</span></span>
<span id="L796"><span class="lineNum">     796</span> <span class="tlaUNC">           0 :             abs_cmd_postexec_next = abs_cmd_execprogbuf;</span></span>
<span id="L797"><span class="lineNum">     797</span> <span class="tlaUNC">           0 :         end else if (abs_cmd_mem_access_vd) begin</span></span>
<span id="L798"><span class="lineNum">     798</span> <span class="tlaUNC">           0 :             abs_cmd_wr_next       = abs_cmd_memwr;</span></span>
<span id="L799"><span class="lineNum">     799</span> <span class="tlaUNC">           0 :             abs_cmd_size_next     = abs_cmd_memsize[1:0];</span></span>
<span id="L800"><span class="lineNum">     800</span>              :         end</span>
<span id="L801"><span class="lineNum">     801</span>              :     end</span>
<span id="L802"><span class="lineNum">     802</span>              : end</span>
<span id="L803"><span class="lineNum">     803</span>              : </span>
<span id="L804"><span class="lineNum">     804</span>              : //------------------------------------------------------------------------------</span>
<span id="L805"><span class="lineNum">     805</span>              : // Abstract command FSM</span>
<span id="L806"><span class="lineNum">     806</span>              : //------------------------------------------------------------------------------</span>
<span id="L807"><span class="lineNum">     807</span>              : </span>
<span id="L808"><span class="lineNum">     808</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L809"><span class="lineNum">     809</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) begin</span></span>
<span id="L810"><span class="lineNum">     810</span> <span class="tlaUNC">           0 :         if (~dmcontrol_dmactive_ff) begin</span></span>
<span id="L811"><span class="lineNum">     811</span> <span class="tlaUNC">           0 :             abs_fsm_ff &lt;= ABS_STATE_IDLE;</span></span>
<span id="L812"><span class="lineNum">     812</span> <span class="tlaUNC">           0 :         end else begin</span></span>
<span id="L813"><span class="lineNum">     813</span> <span class="tlaUNC">           0 :             abs_fsm_ff &lt;= abs_fsm_next;</span></span>
<span id="L814"><span class="lineNum">     814</span>              :         end</span>
<span id="L815"><span class="lineNum">     815</span>              :     end</span>
<span id="L816"><span class="lineNum">     816</span>              : end</span>
<span id="L817"><span class="lineNum">     817</span>              : </span>
<span id="L818"><span class="lineNum">     818</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L819"><span class="lineNum">     819</span> <span class="tlaGNC">           1 :     abs_fsm_next = abs_fsm_ff;</span></span>
<span id="L820"><span class="lineNum">     820</span>              : </span>
<span id="L821"><span class="lineNum">     821</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L822"><span class="lineNum">     822</span> <span class="tlaGNC">     2568548 :         ABS_STATE_IDLE: begin</span></span>
<span id="L823"><span class="lineNum">     823</span> <span class="tlaUNC tlaBgUNC">           0 :             if (command_wr_req | dmi_rpt_command) begin</span></span>
<span id="L824"><span class="lineNum">     824</span> <span class="tlaUNC">           0 :                 case (1'b1)</span></span>
<span id="L825"><span class="lineNum">     825</span> <span class="tlaUNC">           0 :                     abs_cmd_csr_ro_access_vd: abs_fsm_next = ABS_STATE_CSR_RO;</span></span>
<span id="L826"><span class="lineNum">     826</span> <span class="tlaUNC">           0 :                     abs_cmd_csr_rw_access_vd: abs_fsm_next = hart_state_dhalt ? ABS_STATE_CSR_SAVE_XREG : ABS_STATE_ERR;</span></span>
<span id="L827"><span class="lineNum">     827</span> <span class="tlaUNC">           0 :                     abs_cmd_mprf_access_vd  : abs_fsm_next = hart_state_dhalt ? ABS_STATE_XREG_RW       : ABS_STATE_ERR;</span></span>
<span id="L828"><span class="lineNum">     828</span> <span class="tlaUNC">           0 :                     abs_cmd_execprogbuf_req : abs_fsm_next = ABS_STATE_EXEC;</span></span>
<span id="L829"><span class="lineNum">     829</span> <span class="tlaUNC">           0 :                     abs_cmd_mem_access_vd   : abs_fsm_next = hart_state_dhalt ? ABS_STATE_MEM_SAVE_XREG : ABS_STATE_ERR;</span></span>
<span id="L830"><span class="lineNum">     830</span> <span class="tlaUNC">           0 :                     default                 : abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L831"><span class="lineNum">     831</span>              :                 endcase</span>
<span id="L832"><span class="lineNum">     832</span>              :             end</span>
<span id="L833"><span class="lineNum">     833</span>              :         end</span>
<span id="L834"><span class="lineNum">     834</span>              : </span>
<span id="L835"><span class="lineNum">     835</span> <span class="tlaUNC">           0 :         ABS_STATE_EXEC: begin</span></span>
<span id="L836"><span class="lineNum">     836</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L837"><span class="lineNum">     837</span> <span class="tlaUNC">           0 :                 if (dhi_resp_exc | abs_err_acc_busy_ff) begin</span></span>
<span id="L838"><span class="lineNum">     838</span> <span class="tlaUNC">           0 :                     abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L839"><span class="lineNum">     839</span> <span class="tlaUNC">           0 :                 end else begin</span></span>
<span id="L840"><span class="lineNum">     840</span> <span class="tlaUNC">           0 :                     abs_fsm_next = ABS_STATE_IDLE;</span></span>
<span id="L841"><span class="lineNum">     841</span>              :                 end</span>
<span id="L842"><span class="lineNum">     842</span>              :             end</span>
<span id="L843"><span class="lineNum">     843</span>              :         end</span>
<span id="L844"><span class="lineNum">     844</span>              : </span>
<span id="L845"><span class="lineNum">     845</span> <span class="tlaUNC">           0 :         ABS_STATE_XREG_RW: begin</span></span>
<span id="L846"><span class="lineNum">     846</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L847"><span class="lineNum">     847</span> <span class="tlaUNC">           0 :                 case (1'b1)</span></span>
<span id="L848"><span class="lineNum">     848</span> <span class="tlaUNC">           0 :                     abs_err_acc_busy_ff: abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L849"><span class="lineNum">     849</span> <span class="tlaUNC">           0 :                     abs_cmd_postexec_ff: abs_fsm_next = ABS_STATE_EXEC;</span></span>
<span id="L850"><span class="lineNum">     850</span> <span class="tlaUNC">           0 :                     default            : abs_fsm_next = ABS_STATE_IDLE;</span></span>
<span id="L851"><span class="lineNum">     851</span>              :                 endcase</span>
<span id="L852"><span class="lineNum">     852</span>              :             end</span>
<span id="L853"><span class="lineNum">     853</span>              :         end</span>
<span id="L854"><span class="lineNum">     854</span>              : </span>
<span id="L855"><span class="lineNum">     855</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RO       : abs_fsm_next = abs_err_acc_busy_ff ? ABS_STATE_ERR             : ABS_STATE_IDLE;</span></span>
<span id="L856"><span class="lineNum">     856</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_SAVE_XREG: abs_fsm_next = dhi_resp            ? ABS_STATE_CSR_RW          : ABS_STATE_CSR_SAVE_XREG;</span></span>
<span id="L857"><span class="lineNum">     857</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RW       : abs_fsm_next = dhi_resp            ? ABS_STATE_CSR_RETURN_XREG : ABS_STATE_CSR_RW;</span></span>
<span id="L858"><span class="lineNum">     858</span>              : </span>
<span id="L859"><span class="lineNum">     859</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RETURN_XREG: begin</span></span>
<span id="L860"><span class="lineNum">     860</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L861"><span class="lineNum">     861</span> <span class="tlaUNC">           0 :                 case (1'b1)</span></span>
<span id="L862"><span class="lineNum">     862</span> <span class="tlaUNC">           0 :                     abs_err_exc_ff      : abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L863"><span class="lineNum">     863</span> <span class="tlaUNC">           0 :                     abs_err_acc_busy_ff : abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L864"><span class="lineNum">     864</span> <span class="tlaUNC">           0 :                     abs_cmd_postexec_ff : abs_fsm_next = ABS_STATE_EXEC;</span></span>
<span id="L865"><span class="lineNum">     865</span> <span class="tlaUNC">           0 :                     default             : abs_fsm_next = ABS_STATE_IDLE;</span></span>
<span id="L866"><span class="lineNum">     866</span>              :                 endcase</span>
<span id="L867"><span class="lineNum">     867</span>              :             end</span>
<span id="L868"><span class="lineNum">     868</span>              :         end</span>
<span id="L869"><span class="lineNum">     869</span>              : </span>
<span id="L870"><span class="lineNum">     870</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG         : abs_fsm_next = dhi_resp ? ABS_STATE_MEM_SAVE_XREG_FORADDR   : ABS_STATE_MEM_SAVE_XREG;</span></span>
<span id="L871"><span class="lineNum">     871</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG_FORADDR : abs_fsm_next = dhi_resp ? ABS_STATE_MEM_RW                  : ABS_STATE_MEM_SAVE_XREG_FORADDR;</span></span>
<span id="L872"><span class="lineNum">     872</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RW                : abs_fsm_next = dhi_resp ? ABS_STATE_MEM_RETURN_XREG         : ABS_STATE_MEM_RW;</span></span>
<span id="L873"><span class="lineNum">     873</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG       : abs_fsm_next = dhi_resp ? ABS_STATE_MEM_RETURN_XREG_FORADDR : ABS_STATE_MEM_RETURN_XREG;</span></span>
<span id="L874"><span class="lineNum">     874</span>              : </span>
<span id="L875"><span class="lineNum">     875</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: begin</span></span>
<span id="L876"><span class="lineNum">     876</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L877"><span class="lineNum">     877</span> <span class="tlaUNC">           0 :                 case (1'b1)</span></span>
<span id="L878"><span class="lineNum">     878</span> <span class="tlaUNC">           0 :                     abs_err_exc_ff: abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L879"><span class="lineNum">     879</span> <span class="tlaUNC">           0 :                     abs_err_acc_busy_ff : abs_fsm_next = ABS_STATE_ERR;</span></span>
<span id="L880"><span class="lineNum">     880</span> <span class="tlaUNC">           0 :                     abs_cmd_postexec_ff : abs_fsm_next = ABS_STATE_EXEC;</span></span>
<span id="L881"><span class="lineNum">     881</span> <span class="tlaUNC">           0 :                     default             : abs_fsm_next = ABS_STATE_IDLE;</span></span>
<span id="L882"><span class="lineNum">     882</span>              :                 endcase</span>
<span id="L883"><span class="lineNum">     883</span>              :             end</span>
<span id="L884"><span class="lineNum">     884</span>              :         end</span>
<span id="L885"><span class="lineNum">     885</span>              : </span>
<span id="L886"><span class="lineNum">     886</span> <span class="tlaUNC">           0 :         ABS_STATE_ERR: begin</span></span>
<span id="L887"><span class="lineNum">     887</span> <span class="tlaUNC">           0 :             if (abstractcs_wr_req &amp; (abstractcs_cmderr_next == 3'b0)) begin</span></span>
<span id="L888"><span class="lineNum">     888</span> <span class="tlaUNC">           0 :                 abs_fsm_next = ABS_STATE_IDLE;</span></span>
<span id="L889"><span class="lineNum">     889</span>              :             end</span>
<span id="L890"><span class="lineNum">     890</span>              :         end</span>
<span id="L891"><span class="lineNum">     891</span>              :     endcase</span>
<span id="L892"><span class="lineNum">     892</span>              : </span>
<span id="L893"><span class="lineNum">     893</span> <span class="tlaUNC">           0 :     if (~abs_fsm_idle &amp; hart_state_reset) begin</span></span>
<span id="L894"><span class="lineNum">     894</span> <span class="tlaUNC">           0 :         abs_fsm_next    = ABS_STATE_ERR;</span></span>
<span id="L895"><span class="lineNum">     895</span>              :     end</span>
<span id="L896"><span class="lineNum">     896</span>              : end</span>
<span id="L897"><span class="lineNum">     897</span>              : </span>
<span id="L898"><span class="lineNum">     898</span>              : assign abs_fsm_idle     = (abs_fsm_ff == ABS_STATE_IDLE);</span>
<span id="L899"><span class="lineNum">     899</span>              : assign abs_fsm_exec     = (abs_fsm_ff == ABS_STATE_EXEC);</span>
<span id="L900"><span class="lineNum">     900</span>              : assign abs_fsm_csr_ro   = (abs_fsm_ff == ABS_STATE_CSR_RO);</span>
<span id="L901"><span class="lineNum">     901</span>              : assign abs_fsm_err      = (abs_fsm_ff == ABS_STATE_ERR);</span>
<span id="L902"><span class="lineNum">     902</span>              : assign abs_fsm_use_addr = (abs_fsm_ff == ABS_STATE_MEM_SAVE_XREG_FORADDR)</span>
<span id="L903"><span class="lineNum">     903</span>              :                         | (abs_fsm_ff == ABS_STATE_MEM_RETURN_XREG_FORADDR);</span>
<span id="L904"><span class="lineNum">     904</span>              : </span>
<span id="L905"><span class="lineNum">     905</span>              : //------------------------------------------------------------------------------</span>
<span id="L906"><span class="lineNum">     906</span>              : // Abstract command status logic</span>
<span id="L907"><span class="lineNum">     907</span>              : //------------------------------------------------------------------------------</span>
<span id="L908"><span class="lineNum">     908</span>              : </span>
<span id="L909"><span class="lineNum">     909</span>              : // Abstract command access busy error register</span>
<span id="L910"><span class="lineNum">     910</span>              : //------------------------------------------------------------------------------</span>
<span id="L911"><span class="lineNum">     911</span>              : </span>
<span id="L912"><span class="lineNum">     912</span>              : assign abs_err_acc_busy_upd = clk_en_abs &amp; (abs_fsm_idle | dmi_req_any);</span>
<span id="L913"><span class="lineNum">     913</span>              : </span>
<span id="L914"><span class="lineNum">     914</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L915"><span class="lineNum">     915</span> <span class="tlaUNC tlaBgUNC">           0 :     if (abs_err_acc_busy_upd) abs_err_acc_busy_ff &lt;= abs_err_acc_busy_next;</span></span>
<span id="L916"><span class="lineNum">     916</span>              : end</span>
<span id="L917"><span class="lineNum">     917</span>              : </span>
<span id="L918"><span class="lineNum">     918</span>              : assign abs_err_acc_busy_next = ~abs_fsm_idle &amp; dmi_req_any;</span>
<span id="L919"><span class="lineNum">     919</span>              : </span>
<span id="L920"><span class="lineNum">     920</span>              : // Abstract command access exception error register</span>
<span id="L921"><span class="lineNum">     921</span>              : //------------------------------------------------------------------------------</span>
<span id="L922"><span class="lineNum">     922</span>              : </span>
<span id="L923"><span class="lineNum">     923</span>              : assign abs_err_exc_upd = clk_en_abs &amp; (abs_fsm_idle | (dhi_resp &amp; dhi_resp_exc));</span>
<span id="L924"><span class="lineNum">     924</span>              : </span>
<span id="L925"><span class="lineNum">     925</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L926"><span class="lineNum">     926</span> <span class="tlaUNC tlaBgUNC">           0 :     if (abs_err_exc_upd) abs_err_exc_ff &lt;= abs_err_exc_next;</span></span>
<span id="L927"><span class="lineNum">     927</span>              : end</span>
<span id="L928"><span class="lineNum">     928</span>              : </span>
<span id="L929"><span class="lineNum">     929</span>              : assign abs_err_exc_next = ~abs_fsm_idle &amp; dhi_resp &amp; dhi_resp_exc;</span>
<span id="L930"><span class="lineNum">     930</span>              : </span>
<span id="L931"><span class="lineNum">     931</span>              : //------------------------------------------------------------------------------</span>
<span id="L932"><span class="lineNum">     932</span>              : // Abstract Instruction logic</span>
<span id="L933"><span class="lineNum">     933</span>              : //------------------------------------------------------------------------------</span>
<span id="L934"><span class="lineNum">     934</span>              : //</span>
<span id="L935"><span class="lineNum">     935</span>              :  // Cosists of the following functional units:</span>
<span id="L936"><span class="lineNum">     936</span>              :  // - Instruction execution request register</span>
<span id="L937"><span class="lineNum">     937</span>              :  // - Instruction memory FUNCT3 field multiplexer</span>
<span id="L938"><span class="lineNum">     938</span>              :  // - Instruction RS1 multiplexer</span>
<span id="L939"><span class="lineNum">     939</span>              :  // - Instruction RD multiplexer</span>
<span id="L940"><span class="lineNum">     940</span>              :  // - Abstract Instruction register</span>
<span id="L941"><span class="lineNum">     941</span>              : </span>
<span id="L942"><span class="lineNum">     942</span>              : // Abstract instruction execution request register</span>
<span id="L943"><span class="lineNum">     943</span>              : //------------------------------------------------------------------------------</span>
<span id="L944"><span class="lineNum">     944</span>              : </span>
<span id="L945"><span class="lineNum">     945</span>              : assign abs_exec_req_next = ~(abs_fsm_idle | abs_fsm_csr_ro | abs_fsm_err) &amp; ~dhi_resp;</span>
<span id="L946"><span class="lineNum">     946</span>              : </span>
<span id="L947"><span class="lineNum">     947</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L948"><span class="lineNum">     948</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) begin</span></span>
<span id="L949"><span class="lineNum">     949</span> <span class="tlaUNC">           0 :         if (~dmcontrol_dmactive_ff) begin</span></span>
<span id="L950"><span class="lineNum">     950</span> <span class="tlaUNC">           0 :             abs_exec_req_ff &lt;= 1'b0;</span></span>
<span id="L951"><span class="lineNum">     951</span> <span class="tlaUNC">           0 :         end else begin</span></span>
<span id="L952"><span class="lineNum">     952</span> <span class="tlaUNC">           0 :             abs_exec_req_ff &lt;= abs_exec_req_next;</span></span>
<span id="L953"><span class="lineNum">     953</span>              :         end</span>
<span id="L954"><span class="lineNum">     954</span>              :     end</span>
<span id="L955"><span class="lineNum">     955</span>              : end</span>
<span id="L956"><span class="lineNum">     956</span>              : </span>
<span id="L957"><span class="lineNum">     957</span>              : // Abstract instruction memory FUNCT3 field multiplexer</span>
<span id="L958"><span class="lineNum">     958</span>              : //------------------------------------------------------------------------------</span>
<span id="L959"><span class="lineNum">     959</span>              : </span>
<span id="L960"><span class="lineNum">     960</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L961"><span class="lineNum">     961</span> <span class="tlaGNC">           1 :     case (abs_cmd_size_ff)</span></span>
<span id="L962"><span class="lineNum">     962</span> <span class="tlaGNC">     2568548 :         2'b00  : abs_instr_mem_funct3 = abs_cmd_wr_ff ? SCR1_FUNCT3_SB : SCR1_FUNCT3_LBU;</span></span>
<span id="L963"><span class="lineNum">     963</span> <span class="tlaUNC tlaBgUNC">           0 :         2'b01  : abs_instr_mem_funct3 = abs_cmd_wr_ff ? SCR1_FUNCT3_SH : SCR1_FUNCT3_LHU;</span></span>
<span id="L964"><span class="lineNum">     964</span> <span class="tlaUNC">           0 :         2'b10  : abs_instr_mem_funct3 = abs_cmd_wr_ff ? SCR1_FUNCT3_SW : SCR1_FUNCT3_LW;</span></span>
<span id="L965"><span class="lineNum">     965</span> <span class="tlaUNC">           0 :         default: abs_instr_mem_funct3 = SCR1_FUNCT3_SB;</span></span>
<span id="L966"><span class="lineNum">     966</span>              :     endcase</span>
<span id="L967"><span class="lineNum">     967</span>              : end</span>
<span id="L968"><span class="lineNum">     968</span>              : </span>
<span id="L969"><span class="lineNum">     969</span>              : // Abstract instruction RS1 multiplexer</span>
<span id="L970"><span class="lineNum">     970</span>              : //------------------------------------------------------------------------------</span>
<span id="L971"><span class="lineNum">     971</span>              : </span>
<span id="L972"><span class="lineNum">     972</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L973"><span class="lineNum">     973</span> <span class="tlaGNC">           1 :     abs_instr_rs1 = 5'h0;</span></span>
<span id="L974"><span class="lineNum">     974</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L975"><span class="lineNum">     975</span> <span class="tlaUNC tlaBgUNC">           0 :         ABS_STATE_XREG_RW                : abs_instr_rs1 = abs_cmd_wr_ff ? 5'h0 : abs_cmd_regno_ff[4:0];</span></span>
<span id="L976"><span class="lineNum">     976</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_SAVE_XREG          : abs_instr_rs1 = 5'h5;</span></span>
<span id="L977"><span class="lineNum">     977</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG          : abs_instr_rs1 = 5'h5;</span></span>
<span id="L978"><span class="lineNum">     978</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RETURN_XREG        : abs_instr_rs1 = 5'h5;</span></span>
<span id="L979"><span class="lineNum">     979</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG        : abs_instr_rs1 = 5'h5;</span></span>
<span id="L980"><span class="lineNum">     980</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RW                 : abs_instr_rs1 = abs_cmd_wr_ff ? 5'h5 : 5'h0;</span></span>
<span id="L981"><span class="lineNum">     981</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG_FORADDR  : abs_instr_rs1 = 5'h6;</span></span>
<span id="L982"><span class="lineNum">     982</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: abs_instr_rs1 = 5'h6;</span></span>
<span id="L983"><span class="lineNum">     983</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RW                 : abs_instr_rs1 = 5'h6;</span></span>
<span id="L984"><span class="lineNum">     984</span> <span class="tlaGNC tlaBgGNC">     2568548 :         default                          : begin end</span></span>
<span id="L985"><span class="lineNum">     985</span>              :     endcase</span>
<span id="L986"><span class="lineNum">     986</span>              : end</span>
<span id="L987"><span class="lineNum">     987</span>              : </span>
<span id="L988"><span class="lineNum">     988</span>              : assign abs_instr_rs2 = 5'h5;</span>
<span id="L989"><span class="lineNum">     989</span>              : </span>
<span id="L990"><span class="lineNum">     990</span>              : // Abstract instruction RD multiplexer</span>
<span id="L991"><span class="lineNum">     991</span>              : //------------------------------------------------------------------------------</span>
<span id="L992"><span class="lineNum">     992</span>              : </span>
<span id="L993"><span class="lineNum">     993</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L994"><span class="lineNum">     994</span> <span class="tlaGNC">           1 :     abs_instr_rd  = 5'h0;</span></span>
<span id="L995"><span class="lineNum">     995</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L996"><span class="lineNum">     996</span> <span class="tlaUNC tlaBgUNC">           0 :         ABS_STATE_XREG_RW                : abs_instr_rd = abs_cmd_wr_ff ? abs_cmd_regno_ff[4:0] : 5'h0;</span></span>
<span id="L997"><span class="lineNum">     997</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_SAVE_XREG          : abs_instr_rd = abs_cmd_wr_ff ? 5'h5 : 5'h0;</span></span>
<span id="L998"><span class="lineNum">     998</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG          : abs_instr_rd = abs_cmd_wr_ff ? 5'h5 : 5'h0;</span></span>
<span id="L999"><span class="lineNum">     999</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RW                 : abs_instr_rd = abs_cmd_wr_ff ? 5'h0 : 5'h5;</span></span>
<span id="L1000"><span class="lineNum">    1000</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RW                 : abs_instr_rd = abs_cmd_wr_ff ? 5'h0 : 5'h5;</span></span>
<span id="L1001"><span class="lineNum">    1001</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RETURN_XREG        : abs_instr_rd = 5'h5;</span></span>
<span id="L1002"><span class="lineNum">    1002</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG        : abs_instr_rd = 5'h5;</span></span>
<span id="L1003"><span class="lineNum">    1003</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG_FORADDR  : abs_instr_rd = 5'h6;</span></span>
<span id="L1004"><span class="lineNum">    1004</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: abs_instr_rd = 5'h6;</span></span>
<span id="L1005"><span class="lineNum">    1005</span> <span class="tlaGNC tlaBgGNC">     2568548 :         default                          : begin end</span></span>
<span id="L1006"><span class="lineNum">    1006</span>              :     endcase</span>
<span id="L1007"><span class="lineNum">    1007</span>              : end</span>
<span id="L1008"><span class="lineNum">    1008</span>              : </span>
<span id="L1009"><span class="lineNum">    1009</span>              : // Abstract instruction register</span>
<span id="L1010"><span class="lineNum">    1010</span>              : //------------------------------------------------------------------------------</span>
<span id="L1011"><span class="lineNum">    1011</span>              : </span>
<span id="L1012"><span class="lineNum">    1012</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1013"><span class="lineNum">    1013</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_abs) begin</span></span>
<span id="L1014"><span class="lineNum">    1014</span> <span class="tlaUNC">           0 :         abs_exec_instr_ff &lt;= abs_exec_instr_next;</span></span>
<span id="L1015"><span class="lineNum">    1015</span>              :     end</span>
<span id="L1016"><span class="lineNum">    1016</span>              : end</span>
<span id="L1017"><span class="lineNum">    1017</span>              : </span>
<span id="L1018"><span class="lineNum">    1018</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1019"><span class="lineNum">    1019</span> <span class="tlaGNC">           1 :     abs_exec_instr_next = abs_exec_instr_ff;</span></span>
<span id="L1020"><span class="lineNum">    1020</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L1021"><span class="lineNum">    1021</span>              :         ABS_STATE_XREG_RW,</span>
<span id="L1022"><span class="lineNum">    1022</span>              :         ABS_STATE_CSR_SAVE_XREG,</span>
<span id="L1023"><span class="lineNum">    1023</span>              :         ABS_STATE_CSR_RETURN_XREG,</span>
<span id="L1024"><span class="lineNum">    1024</span>              :         ABS_STATE_MEM_SAVE_XREG,</span>
<span id="L1025"><span class="lineNum">    1025</span>              :         ABS_STATE_MEM_SAVE_XREG_FORADDR,</span>
<span id="L1026"><span class="lineNum">    1026</span>              :         ABS_STATE_MEM_RETURN_XREG,</span>
<span id="L1027"><span class="lineNum">    1027</span> <span class="tlaUNC tlaBgUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: begin</span></span>
<span id="L1028"><span class="lineNum">    1028</span> <span class="tlaUNC">           0 :             abs_exec_instr_next = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, abs_instr_rs1, SCR1_FUNCT3_CSRRW, abs_instr_rd, SCR1_OP_SYSTEM};</span></span>
<span id="L1029"><span class="lineNum">    1029</span>              :         end</span>
<span id="L1030"><span class="lineNum">    1030</span>              : </span>
<span id="L1031"><span class="lineNum">    1031</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RW: begin</span></span>
<span id="L1032"><span class="lineNum">    1032</span> <span class="tlaUNC">           0 :             abs_exec_instr_next = abs_cmd_wr_ff</span></span>
<span id="L1033"><span class="lineNum">    1033</span> <span class="tlaUNC">           0 :                                 ? {abs_cmd_regno_ff[11:0], abs_instr_rs1, SCR1_FUNCT3_CSRRW, abs_instr_rd, SCR1_OP_SYSTEM}</span></span>
<span id="L1034"><span class="lineNum">    1034</span> <span class="tlaUNC">           0 :                                 : {abs_cmd_regno_ff[11:0], abs_instr_rs1, SCR1_FUNCT3_CSRRS, abs_instr_rd, SCR1_OP_SYSTEM};</span></span>
<span id="L1035"><span class="lineNum">    1035</span>              :         end</span>
<span id="L1036"><span class="lineNum">    1036</span>              : </span>
<span id="L1037"><span class="lineNum">    1037</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RW: begin</span></span>
<span id="L1038"><span class="lineNum">    1038</span> <span class="tlaUNC">           0 :             abs_exec_instr_next = abs_cmd_wr_ff</span></span>
<span id="L1039"><span class="lineNum">    1039</span> <span class="tlaUNC">           0 :                                 ? {7'h0,  abs_instr_rs2, abs_instr_rs1, abs_instr_mem_funct3, 5'h0,         SCR1_OP_STORE}</span></span>
<span id="L1040"><span class="lineNum">    1040</span> <span class="tlaUNC">           0 :                                 : {12'h0,                abs_instr_rs1, abs_instr_mem_funct3, abs_instr_rd, SCR1_OP_LOAD};</span></span>
<span id="L1041"><span class="lineNum">    1041</span>              :         end</span>
<span id="L1042"><span class="lineNum">    1042</span>              : </span>
<span id="L1043"><span class="lineNum">    1043</span> <span class="tlaGNC tlaBgGNC">     2568548 :         default: begin end</span></span>
<span id="L1044"><span class="lineNum">    1044</span>              :     endcase</span>
<span id="L1045"><span class="lineNum">    1045</span>              : end</span>
<span id="L1046"><span class="lineNum">    1046</span>              : </span>
<span id="L1047"><span class="lineNum">    1047</span>              : //------------------------------------------------------------------------------</span>
<span id="L1048"><span class="lineNum">    1048</span>              : // Abstract registers</span>
<span id="L1049"><span class="lineNum">    1049</span>              : //------------------------------------------------------------------------------</span>
<span id="L1050"><span class="lineNum">    1050</span>              : //</span>
<span id="L1051"><span class="lineNum">    1051</span>              :  // Registers:</span>
<span id="L1052"><span class="lineNum">    1052</span>              :  // - ABSTRACTCS register</span>
<span id="L1053"><span class="lineNum">    1053</span>              :  // - COMMAND register</span>
<span id="L1054"><span class="lineNum">    1054</span>              :  // - ABSTRACTAUTO register</span>
<span id="L1055"><span class="lineNum">    1055</span>              :  // - PROGBUF0..5 registers</span>
<span id="L1056"><span class="lineNum">    1056</span>              :  // - DATA0..1 registers</span>
<span id="L1057"><span class="lineNum">    1057</span>              : </span>
<span id="L1058"><span class="lineNum">    1058</span>              : // ABSTRACTCS register</span>
<span id="L1059"><span class="lineNum">    1059</span>              : //------------------------------------------------------------------------------</span>
<span id="L1060"><span class="lineNum">    1060</span>              : </span>
<span id="L1061"><span class="lineNum">    1061</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1062"><span class="lineNum">    1062</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) begin</span></span>
<span id="L1063"><span class="lineNum">    1063</span> <span class="tlaUNC">           0 :         if (~dmcontrol_dmactive_ff) begin</span></span>
<span id="L1064"><span class="lineNum">    1064</span> <span class="tlaUNC">           0 :             abstractcs_cmderr_ff &lt;= ABS_ERR_NONE;</span></span>
<span id="L1065"><span class="lineNum">    1065</span> <span class="tlaUNC">           0 :         end else begin</span></span>
<span id="L1066"><span class="lineNum">    1066</span> <span class="tlaUNC">           0 :             abstractcs_cmderr_ff &lt;= abstractcs_cmderr_next;</span></span>
<span id="L1067"><span class="lineNum">    1067</span>              :         end</span>
<span id="L1068"><span class="lineNum">    1068</span>              :     end</span>
<span id="L1069"><span class="lineNum">    1069</span>              : end</span>
<span id="L1070"><span class="lineNum">    1070</span>              : </span>
<span id="L1071"><span class="lineNum">    1071</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1072"><span class="lineNum">    1072</span> <span class="tlaGNC">           1 :     abstractcs_cmderr_next = abstractcs_cmderr_ff;</span></span>
<span id="L1073"><span class="lineNum">    1073</span>              : </span>
<span id="L1074"><span class="lineNum">    1074</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L1075"><span class="lineNum">    1075</span> <span class="tlaGNC">     2568548 :         ABS_STATE_IDLE: begin</span></span>
<span id="L1076"><span class="lineNum">    1076</span> <span class="tlaUNC tlaBgUNC">           0 :             if (command_wr_req | dmi_rpt_command) begin</span></span>
<span id="L1077"><span class="lineNum">    1077</span> <span class="tlaUNC">           0 :                 if (abs_cmd_hartreg_vd) begin</span></span>
<span id="L1078"><span class="lineNum">    1078</span> <span class="tlaUNC">           0 :                     case (1'b1)</span></span>
<span id="L1079"><span class="lineNum">    1079</span> <span class="tlaUNC">           0 :                         abs_cmd_reg_access_req : begin</span></span>
<span id="L1080"><span class="lineNum">    1080</span> <span class="tlaUNC">           0 :                             case (1'b1)</span></span>
<span id="L1081"><span class="lineNum">    1081</span> <span class="tlaUNC">           0 :                                 abs_cmd_csr_rw_access_vd: abstractcs_cmderr_next = hart_state_dhalt</span></span>
<span id="L1082"><span class="lineNum">    1082</span> <span class="tlaUNC">           0 :                                                                                  ? abstractcs_cmderr_ff</span></span>
<span id="L1083"><span class="lineNum">    1083</span> <span class="tlaUNC">           0 :                                                                                  : ABS_ERR_NOHALT;</span></span>
<span id="L1084"><span class="lineNum">    1084</span> <span class="tlaUNC">           0 :                                 abs_cmd_mprf_access_vd  : abstractcs_cmderr_next = hart_state_dhalt</span></span>
<span id="L1085"><span class="lineNum">    1085</span> <span class="tlaUNC">           0 :                                                                                  ? abstractcs_cmderr_ff</span></span>
<span id="L1086"><span class="lineNum">    1086</span> <span class="tlaUNC">           0 :                                                                                  : ABS_ERR_NOHALT;</span></span>
<span id="L1087"><span class="lineNum">    1087</span> <span class="tlaUNC">           0 :                                 abs_cmd_csr_ro_access_vd: abstractcs_cmderr_next = abstractcs_cmderr_ff;</span></span>
<span id="L1088"><span class="lineNum">    1088</span> <span class="tlaUNC">           0 :                                 default                 : abstractcs_cmderr_next = ABS_ERR_CMD;</span></span>
<span id="L1089"><span class="lineNum">    1089</span>              :                             endcase</span>
<span id="L1090"><span class="lineNum">    1090</span>              :                         end</span>
<span id="L1091"><span class="lineNum">    1091</span> <span class="tlaUNC">           0 :                         abs_cmd_execprogbuf_req         : abstractcs_cmderr_next = abstractcs_cmderr_ff;</span></span>
<span id="L1092"><span class="lineNum">    1092</span> <span class="tlaUNC">           0 :                         default                         : abstractcs_cmderr_next = ABS_ERR_CMD;</span></span>
<span id="L1093"><span class="lineNum">    1093</span>              :                     endcase</span>
<span id="L1094"><span class="lineNum">    1094</span> <span class="tlaUNC">           0 :                 end else if (abs_cmd_hartmem_vd) begin</span></span>
<span id="L1095"><span class="lineNum">    1095</span> <span class="tlaUNC">           0 :                     abstractcs_cmderr_next = ~abs_cmd_memsize_vd ? ABS_ERR_CMD</span></span>
<span id="L1096"><span class="lineNum">    1096</span> <span class="tlaUNC">           0 :                                            : ~hart_state_dhalt   ? ABS_ERR_NOHALT</span></span>
<span id="L1097"><span class="lineNum">    1097</span> <span class="tlaUNC">           0 :                                                                  : abstractcs_cmderr_ff;</span></span>
<span id="L1098"><span class="lineNum">    1098</span> <span class="tlaUNC">           0 :                 end else begin</span></span>
<span id="L1099"><span class="lineNum">    1099</span> <span class="tlaUNC">           0 :                     abstractcs_cmderr_next = ABS_ERR_CMD;</span></span>
<span id="L1100"><span class="lineNum">    1100</span>              :                 end</span>
<span id="L1101"><span class="lineNum">    1101</span>              :             end</span>
<span id="L1102"><span class="lineNum">    1102</span>              :         end</span>
<span id="L1103"><span class="lineNum">    1103</span>              : </span>
<span id="L1104"><span class="lineNum">    1104</span> <span class="tlaUNC">           0 :         ABS_STATE_EXEC: begin</span></span>
<span id="L1105"><span class="lineNum">    1105</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L1106"><span class="lineNum">    1106</span> <span class="tlaUNC">           0 :                 if (dhi_resp_exc) begin</span></span>
<span id="L1107"><span class="lineNum">    1107</span> <span class="tlaUNC">           0 :                     abstractcs_cmderr_next = ABS_ERR_EXCEPTION;</span></span>
<span id="L1108"><span class="lineNum">    1108</span> <span class="tlaUNC">           0 :                 end else if (abs_err_acc_busy_ff) begin</span></span>
<span id="L1109"><span class="lineNum">    1109</span> <span class="tlaUNC">           0 :                     abstractcs_cmderr_next = ABS_ERR_BUSY;</span></span>
<span id="L1110"><span class="lineNum">    1110</span>              :                 end</span>
<span id="L1111"><span class="lineNum">    1111</span>              :             end</span>
<span id="L1112"><span class="lineNum">    1112</span>              :         end</span>
<span id="L1113"><span class="lineNum">    1113</span>              : </span>
<span id="L1114"><span class="lineNum">    1114</span>              :         ABS_STATE_XREG_RW,</span>
<span id="L1115"><span class="lineNum">    1115</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RO: begin</span></span>
<span id="L1116"><span class="lineNum">    1116</span> <span class="tlaUNC">           0 :             if (abs_err_acc_busy_ff) begin</span></span>
<span id="L1117"><span class="lineNum">    1117</span> <span class="tlaUNC">           0 :                 abstractcs_cmderr_next = ABS_ERR_BUSY;</span></span>
<span id="L1118"><span class="lineNum">    1118</span>              :             end</span>
<span id="L1119"><span class="lineNum">    1119</span>              :         end</span>
<span id="L1120"><span class="lineNum">    1120</span>              : </span>
<span id="L1121"><span class="lineNum">    1121</span>              :         ABS_STATE_CSR_RETURN_XREG,</span>
<span id="L1122"><span class="lineNum">    1122</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: begin</span></span>
<span id="L1123"><span class="lineNum">    1123</span> <span class="tlaUNC">           0 :             if (dhi_resp) begin</span></span>
<span id="L1124"><span class="lineNum">    1124</span> <span class="tlaUNC">           0 :                 case (1'b1)</span></span>
<span id="L1125"><span class="lineNum">    1125</span> <span class="tlaUNC">           0 :                     abs_err_exc_ff     : abstractcs_cmderr_next = ABS_ERR_EXCEPTION;</span></span>
<span id="L1126"><span class="lineNum">    1126</span> <span class="tlaUNC">           0 :                     abs_err_acc_busy_ff: abstractcs_cmderr_next = ABS_ERR_BUSY;</span></span>
<span id="L1127"><span class="lineNum">    1127</span> <span class="tlaUNC">           0 :                     default:             abstractcs_cmderr_next = abstractcs_cmderr_ff;</span></span>
<span id="L1128"><span class="lineNum">    1128</span>              :                 endcase</span>
<span id="L1129"><span class="lineNum">    1129</span>              :             end</span>
<span id="L1130"><span class="lineNum">    1130</span>              :         end</span>
<span id="L1131"><span class="lineNum">    1131</span>              : </span>
<span id="L1132"><span class="lineNum">    1132</span> <span class="tlaUNC">           0 :         ABS_STATE_ERR: begin</span></span>
<span id="L1133"><span class="lineNum">    1133</span> <span class="tlaUNC">           0 :             if (dmi_req_abstractcs &amp; dmi2dm_wr_i) begin</span></span>
<span id="L1134"><span class="lineNum">    1134</span> <span class="tlaUNC">           0 :                 abstractcs_cmderr_next = type_scr1_abs_err_e'(logic'(abstractcs_cmderr_ff)</span></span>
<span id="L1135"><span class="lineNum">    1135</span> <span class="tlaUNC">           0 :                                        &amp; (~dmi2dm_wdata_i[SCR1_DBG_ABSTRACTCS_CMDERR_HI:</span></span>
<span id="L1136"><span class="lineNum">    1136</span> <span class="tlaUNC">           0 :                                                           SCR1_DBG_ABSTRACTCS_CMDERR_LO]));</span></span>
<span id="L1137"><span class="lineNum">    1137</span>              :             end</span>
<span id="L1138"><span class="lineNum">    1138</span>              :         end</span>
<span id="L1139"><span class="lineNum">    1139</span>              : </span>
<span id="L1140"><span class="lineNum">    1140</span> <span class="tlaUNC">           0 :         default: begin</span></span>
<span id="L1141"><span class="lineNum">    1141</span>              :         end</span>
<span id="L1142"><span class="lineNum">    1142</span>              :     endcase</span>
<span id="L1143"><span class="lineNum">    1143</span>              : </span>
<span id="L1144"><span class="lineNum">    1144</span> <span class="tlaUNC">           0 :     if (~abs_fsm_idle &amp; hart_state_reset) begin</span></span>
<span id="L1145"><span class="lineNum">    1145</span> <span class="tlaUNC">           0 :         abstractcs_cmderr_next = ABS_ERR_EXCEPTION;</span></span>
<span id="L1146"><span class="lineNum">    1146</span>              :     end</span>
<span id="L1147"><span class="lineNum">    1147</span>              : end</span>
<span id="L1148"><span class="lineNum">    1148</span>              : </span>
<span id="L1149"><span class="lineNum">    1149</span>              : assign abstractcs_busy = ~abs_fsm_idle &amp; ~abs_fsm_err;</span>
<span id="L1150"><span class="lineNum">    1150</span>              : </span>
<span id="L1151"><span class="lineNum">    1151</span>              : // Abstract COMMAND register</span>
<span id="L1152"><span class="lineNum">    1152</span>              : //------------------------------------------------------------------------------</span>
<span id="L1153"><span class="lineNum">    1153</span>              : </span>
<span id="L1154"><span class="lineNum">    1154</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1155"><span class="lineNum">    1155</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) abs_command_ff &lt;= abs_command_next;</span></span>
<span id="L1156"><span class="lineNum">    1156</span>              : end</span>
<span id="L1157"><span class="lineNum">    1157</span>              : </span>
<span id="L1158"><span class="lineNum">    1158</span>              : assign abs_command_next = ~dmcontrol_dmactive_ff          ? '0</span>
<span id="L1159"><span class="lineNum">    1159</span>              :                         : (command_wr_req &amp; abs_fsm_idle) ? dmi2dm_wdata_i</span>
<span id="L1160"><span class="lineNum">    1160</span>              :                                                           : abs_command_ff;</span>
<span id="L1161"><span class="lineNum">    1161</span>              : </span>
<span id="L1162"><span class="lineNum">    1162</span>              : // Abstract ABSTRACTAUTO register</span>
<span id="L1163"><span class="lineNum">    1163</span>              : //------------------------------------------------------------------------------</span>
<span id="L1164"><span class="lineNum">    1164</span>              : </span>
<span id="L1165"><span class="lineNum">    1165</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1166"><span class="lineNum">    1166</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) abs_autoexec_ff &lt;= abs_autoexec_next;</span></span>
<span id="L1167"><span class="lineNum">    1167</span>              : end</span>
<span id="L1168"><span class="lineNum">    1168</span>              : </span>
<span id="L1169"><span class="lineNum">    1169</span>              : assign abs_autoexec_next = ~dmcontrol_dmactive_ff           ? 1'b0</span>
<span id="L1170"><span class="lineNum">    1170</span>              :                          : (autoexec_wr_req &amp; abs_fsm_idle) ? dmi2dm_wdata_i[0]</span>
<span id="L1171"><span class="lineNum">    1171</span>              :                                                             : abs_autoexec_ff;</span>
<span id="L1172"><span class="lineNum">    1172</span>              : </span>
<span id="L1173"><span class="lineNum">    1173</span>              : // Program Buffer registers</span>
<span id="L1174"><span class="lineNum">    1174</span>              : //------------------------------------------------------------------------------</span>
<span id="L1175"><span class="lineNum">    1175</span>              : </span>
<span id="L1176"><span class="lineNum">    1176</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1177"><span class="lineNum">    1177</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_abs &amp; abs_fsm_idle) begin</span></span>
<span id="L1178"><span class="lineNum">    1178</span> <span class="tlaUNC">           0 :         if (progbuf0_wr_req) abs_progbuf0_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1179"><span class="lineNum">    1179</span> <span class="tlaUNC">           0 :         if (progbuf1_wr_req) abs_progbuf1_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1180"><span class="lineNum">    1180</span> <span class="tlaUNC">           0 :         if (progbuf2_wr_req) abs_progbuf2_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1181"><span class="lineNum">    1181</span> <span class="tlaUNC">           0 :         if (progbuf3_wr_req) abs_progbuf3_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1182"><span class="lineNum">    1182</span> <span class="tlaUNC">           0 :         if (progbuf4_wr_req) abs_progbuf4_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1183"><span class="lineNum">    1183</span> <span class="tlaUNC">           0 :         if (progbuf5_wr_req) abs_progbuf5_ff &lt;= dmi2dm_wdata_i;</span></span>
<span id="L1184"><span class="lineNum">    1184</span>              :     end</span>
<span id="L1185"><span class="lineNum">    1185</span>              : end</span>
<span id="L1186"><span class="lineNum">    1186</span>              : </span>
<span id="L1187"><span class="lineNum">    1187</span>              : // Data 0 register</span>
<span id="L1188"><span class="lineNum">    1188</span>              : //------------------------------------------------------------------------------</span>
<span id="L1189"><span class="lineNum">    1189</span>              : </span>
<span id="L1190"><span class="lineNum">    1190</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1191"><span class="lineNum">    1191</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_abs) begin</span></span>
<span id="L1192"><span class="lineNum">    1192</span> <span class="tlaUNC">           0 :         abs_data0_ff &lt;= abs_data0_next;</span></span>
<span id="L1193"><span class="lineNum">    1193</span>              :     end</span>
<span id="L1194"><span class="lineNum">    1194</span>              : end</span>
<span id="L1195"><span class="lineNum">    1195</span>              : </span>
<span id="L1196"><span class="lineNum">    1196</span>              : assign data0_xreg_save = dreg_wr_req &amp; ~abs_cmd_wr_ff;</span>
<span id="L1197"><span class="lineNum">    1197</span>              : </span>
<span id="L1198"><span class="lineNum">    1198</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1199"><span class="lineNum">    1199</span> <span class="tlaGNC">           1 :     abs_data0_next = abs_data0_ff;</span></span>
<span id="L1200"><span class="lineNum">    1200</span>              : </span>
<span id="L1201"><span class="lineNum">    1201</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L1202"><span class="lineNum">    1202</span> <span class="tlaGNC">     2568548 :         ABS_STATE_IDLE           : abs_data0_next = data0_wr_req    ? dmi2dm_wdata_i       : abs_data0_ff;</span></span>
<span id="L1203"><span class="lineNum">    1203</span> <span class="tlaUNC tlaBgUNC">           0 :         ABS_STATE_EXEC           : abs_data0_next = dreg_wr_req     ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1204"><span class="lineNum">    1204</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_SAVE_XREG  : abs_data0_next = dreg_wr_req     ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1205"><span class="lineNum">    1205</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RETURN_XREG: abs_data0_next = dreg_wr_req     ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1206"><span class="lineNum">    1206</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_SAVE_XREG  : abs_data0_next = dreg_wr_req     ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1207"><span class="lineNum">    1207</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG: abs_data0_next = dreg_wr_req     ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1208"><span class="lineNum">    1208</span> <span class="tlaUNC">           0 :         ABS_STATE_XREG_RW        : abs_data0_next = data0_xreg_save ? pipe2dm_dreg_wdata_i : abs_data0_ff;</span></span>
<span id="L1209"><span class="lineNum">    1209</span>              : </span>
<span id="L1210"><span class="lineNum">    1210</span> <span class="tlaUNC">           0 :         ABS_STATE_CSR_RO: begin</span></span>
<span id="L1211"><span class="lineNum">    1211</span> <span class="tlaUNC">           0 :             case (abs_cmd_regno_ff[11:0])</span></span>
<span id="L1212"><span class="lineNum">    1212</span> <span class="tlaUNC">           0 :                 SCR1_CSR_ADDR_MISA     : abs_data0_next = SCR1_CSR_MISA;</span></span>
<span id="L1213"><span class="lineNum">    1213</span> <span class="tlaUNC">           0 :                 SCR1_CSR_ADDR_MVENDORID: abs_data0_next = SCR1_CSR_MVENDORID;</span></span>
<span id="L1214"><span class="lineNum">    1214</span> <span class="tlaUNC">           0 :                 SCR1_CSR_ADDR_MARCHID  : abs_data0_next = SCR1_CSR_MARCHID;</span></span>
<span id="L1215"><span class="lineNum">    1215</span> <span class="tlaUNC">           0 :                 SCR1_CSR_ADDR_MIMPID   : abs_data0_next = SCR1_CSR_MIMPID;</span></span>
<span id="L1216"><span class="lineNum">    1216</span> <span class="tlaUNC">           0 :                 SCR1_CSR_ADDR_MHARTID  : abs_data0_next = soc2dm_fuse_mhartid_i;</span></span>
<span id="L1217"><span class="lineNum">    1217</span> <span class="tlaUNC">           0 :                 default                : abs_data0_next = pipe2dm_pc_sample_i;</span></span>
<span id="L1218"><span class="lineNum">    1218</span>              :             endcase</span>
<span id="L1219"><span class="lineNum">    1219</span>              :         end</span>
<span id="L1220"><span class="lineNum">    1220</span>              : </span>
<span id="L1221"><span class="lineNum">    1221</span> <span class="tlaUNC">           0 :         default : begin end</span></span>
<span id="L1222"><span class="lineNum">    1222</span>              :     endcase</span>
<span id="L1223"><span class="lineNum">    1223</span>              : end</span>
<span id="L1224"><span class="lineNum">    1224</span>              : </span>
<span id="L1225"><span class="lineNum">    1225</span>              : // Data 1 register</span>
<span id="L1226"><span class="lineNum">    1226</span>              : //------------------------------------------------------------------------------</span>
<span id="L1227"><span class="lineNum">    1227</span>              : </span>
<span id="L1228"><span class="lineNum">    1228</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1229"><span class="lineNum">    1229</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_abs) begin</span></span>
<span id="L1230"><span class="lineNum">    1230</span> <span class="tlaUNC">           0 :         abs_data1_ff &lt;= abs_data1_next;</span></span>
<span id="L1231"><span class="lineNum">    1231</span>              :     end</span>
<span id="L1232"><span class="lineNum">    1232</span>              : end</span>
<span id="L1233"><span class="lineNum">    1233</span>              : </span>
<span id="L1234"><span class="lineNum">    1234</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1235"><span class="lineNum">    1235</span> <span class="tlaGNC">           1 :     abs_data1_next = abs_data1_ff;</span></span>
<span id="L1236"><span class="lineNum">    1236</span> <span class="tlaGNC">           1 :     case (abs_fsm_ff)</span></span>
<span id="L1237"><span class="lineNum">    1237</span> <span class="tlaGNC">     2568548 :         ABS_STATE_IDLE                   : abs_data1_next = data1_wr_req ? dmi2dm_wdata_i       : abs_data1_ff;</span></span>
<span id="L1238"><span class="lineNum">    1238</span> <span class="tlaUNC tlaBgUNC">           0 :         ABS_STATE_MEM_SAVE_XREG_FORADDR  : abs_data1_next = dreg_wr_req  ? pipe2dm_dreg_wdata_i : abs_data1_ff;</span></span>
<span id="L1239"><span class="lineNum">    1239</span> <span class="tlaUNC">           0 :         ABS_STATE_MEM_RETURN_XREG_FORADDR: abs_data1_next = dreg_wr_req  ? pipe2dm_dreg_wdata_i : abs_data1_ff;</span></span>
<span id="L1240"><span class="lineNum">    1240</span> <span class="tlaUNC">           0 :         default                          : begin end</span></span>
<span id="L1241"><span class="lineNum">    1241</span>              :     endcase</span>
<span id="L1242"><span class="lineNum">    1242</span>              : end</span>
<span id="L1243"><span class="lineNum">    1243</span>              : </span>
<span id="L1244"><span class="lineNum">    1244</span>              : //------------------------------------------------------------------------------</span>
<span id="L1245"><span class="lineNum">    1245</span>              : // Debug Hart Interface : control</span>
<span id="L1246"><span class="lineNum">    1246</span>              : //------------------------------------------------------------------------------</span>
<span id="L1247"><span class="lineNum">    1247</span>              : </span>
<span id="L1248"><span class="lineNum">    1248</span>              : assign cmd_resp_ok    = pipe2dm_cmd_resp_i &amp; ~pipe2dm_cmd_rcode_i;</span>
<span id="L1249"><span class="lineNum">    1249</span>              : assign hart_rst_unexp = ~dhi_fsm_idle      &amp; ~dhi_fsm_halt_req &amp; hart_state_reset;</span>
<span id="L1250"><span class="lineNum">    1250</span>              : </span>
<span id="L1251"><span class="lineNum">    1251</span>              : assign halt_req_vd    = dmcontrol_haltreq_ff   &amp; ~hart_state_dhalt;</span>
<span id="L1252"><span class="lineNum">    1252</span>              : assign resume_req_vd  = dmcontrol_resumereq_ff &amp; ~dmstatus_allany_resumeack_ff</span>
<span id="L1253"><span class="lineNum">    1253</span>              :                       &amp; hart_state_dhalt;</span>
<span id="L1254"><span class="lineNum">    1254</span>              : </span>
<span id="L1255"><span class="lineNum">    1255</span>              : // DHI fsm</span>
<span id="L1256"><span class="lineNum">    1256</span>              : //------------------------------------------------------------------------------</span>
<span id="L1257"><span class="lineNum">    1257</span>              : </span>
<span id="L1258"><span class="lineNum">    1258</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L1259"><span class="lineNum">    1259</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L1260"><span class="lineNum">    1260</span> <span class="tlaGNC">        1569 :         dhi_fsm_ff   &lt;= DHI_STATE_IDLE;</span></span>
<span id="L1261"><span class="lineNum">    1261</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L1262"><span class="lineNum">    1262</span> <span class="tlaUNC">           0 :         dhi_fsm_ff &lt;= dhi_fsm_next;</span></span>
<span id="L1263"><span class="lineNum">    1263</span>              :     end</span>
<span id="L1264"><span class="lineNum">    1264</span>              : end</span>
<span id="L1265"><span class="lineNum">    1265</span>              : </span>
<span id="L1266"><span class="lineNum">    1266</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1267"><span class="lineNum">    1267</span> <span class="tlaGNC">           1 :     dhi_fsm_next = dhi_fsm_ff;</span></span>
<span id="L1268"><span class="lineNum">    1268</span> <span class="tlaUNC tlaBgUNC">           0 :     if (~hart_rst_unexp &amp; dmcontrol_dmactive_ff) begin</span></span>
<span id="L1269"><span class="lineNum">    1269</span>              :         // Normal work</span>
<span id="L1270"><span class="lineNum">    1270</span> <span class="tlaUNC">           0 :         case (dhi_fsm_ff)</span></span>
<span id="L1271"><span class="lineNum">    1271</span> <span class="tlaUNC">           0 :             DHI_STATE_IDLE      : dhi_fsm_next = dhi_req;</span></span>
<span id="L1272"><span class="lineNum">    1272</span> <span class="tlaUNC">           0 :             DHI_STATE_EXEC      : dhi_fsm_next = cmd_resp_ok      ? DHI_STATE_EXEC_RUN   : DHI_STATE_EXEC;</span></span>
<span id="L1273"><span class="lineNum">    1273</span> <span class="tlaUNC">           0 :             DHI_STATE_EXEC_RUN  : dhi_fsm_next = hart_state_drun  ? DHI_STATE_EXEC_HALT  : DHI_STATE_EXEC_RUN;</span></span>
<span id="L1274"><span class="lineNum">    1274</span> <span class="tlaUNC">           0 :             DHI_STATE_HALT_REQ  : dhi_fsm_next = cmd_resp_ok      ? DHI_STATE_EXEC_HALT  : DHI_STATE_HALT_REQ;</span></span>
<span id="L1275"><span class="lineNum">    1275</span> <span class="tlaUNC">           0 :             DHI_STATE_EXEC_HALT : dhi_fsm_next = hart_state_dhalt ? DHI_STATE_IDLE       : DHI_STATE_EXEC_HALT;</span></span>
<span id="L1276"><span class="lineNum">    1276</span> <span class="tlaUNC">           0 :             DHI_STATE_RESUME_REQ: dhi_fsm_next = cmd_resp_ok      ? DHI_STATE_RESUME_RUN : DHI_STATE_RESUME_REQ;</span></span>
<span id="L1277"><span class="lineNum">    1277</span> <span class="tlaUNC">           0 :             DHI_STATE_RESUME_RUN: dhi_fsm_next = hart_state_run   ? DHI_STATE_IDLE       : DHI_STATE_RESUME_RUN;</span></span>
<span id="L1278"><span class="lineNum">    1278</span> <span class="tlaUNC">           0 :             default             : dhi_fsm_next = dhi_fsm_ff;</span></span>
<span id="L1279"><span class="lineNum">    1279</span>              :         endcase</span>
<span id="L1280"><span class="lineNum">    1280</span> <span class="tlaGNC tlaBgGNC">     1284720 :     end else begin</span></span>
<span id="L1281"><span class="lineNum">    1281</span>              :         // In case of DM reset or core unexpected reset</span>
<span id="L1282"><span class="lineNum">    1282</span> <span class="tlaGNC">     1284720 :         dhi_fsm_next = DHI_STATE_IDLE;</span></span>
<span id="L1283"><span class="lineNum">    1283</span>              :     end</span>
<span id="L1284"><span class="lineNum">    1284</span>              : end</span>
<span id="L1285"><span class="lineNum">    1285</span>              : </span>
<span id="L1286"><span class="lineNum">    1286</span>              : assign dhi_fsm_idle       = (dhi_fsm_ff == DHI_STATE_IDLE);</span>
<span id="L1287"><span class="lineNum">    1287</span>              : assign dhi_fsm_halt_req   = (dhi_fsm_ff == DHI_STATE_HALT_REQ);</span>
<span id="L1288"><span class="lineNum">    1288</span>              : assign dhi_fsm_exec       = (dhi_fsm_ff == DHI_STATE_EXEC);</span>
<span id="L1289"><span class="lineNum">    1289</span>              : assign dhi_fsm_exec_halt  = (dhi_fsm_ff == DHI_STATE_EXEC_HALT);</span>
<span id="L1290"><span class="lineNum">    1290</span>              : assign dhi_fsm_resume_req = (dhi_fsm_ff == DHI_STATE_RESUME_REQ);</span>
<span id="L1291"><span class="lineNum">    1291</span>              : </span>
<span id="L1292"><span class="lineNum">    1292</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L1293"><span class="lineNum">    1293</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L1294"><span class="lineNum">    1294</span> <span class="tlaUNC tlaBgUNC">           0 :         abs_exec_req_ff: dhi_req = DHI_STATE_EXEC;</span></span>
<span id="L1295"><span class="lineNum">    1295</span> <span class="tlaUNC">           0 :         halt_req_vd    : dhi_req = DHI_STATE_HALT_REQ;</span></span>
<span id="L1296"><span class="lineNum">    1296</span> <span class="tlaUNC">           0 :         resume_req_vd  : dhi_req = DHI_STATE_RESUME_REQ;</span></span>
<span id="L1297"><span class="lineNum">    1297</span> <span class="tlaGNC tlaBgGNC">     2569440 :         default        : dhi_req = DHI_STATE_IDLE;</span></span>
<span id="L1298"><span class="lineNum">    1298</span>              :     endcase</span>
<span id="L1299"><span class="lineNum">    1299</span>              : end</span>
<span id="L1300"><span class="lineNum">    1300</span>              : </span>
<span id="L1301"><span class="lineNum">    1301</span>              : assign dhi_resp     = dhi_fsm_exec_halt    &amp; hart_state_dhalt;</span>
<span id="L1302"><span class="lineNum">    1302</span>              : assign dhi_resp_exc = pipe2dm_hart_event_i &amp; pipe2dm_hart_status_i.except</span>
<span id="L1303"><span class="lineNum">    1303</span>              :                                            &amp; ~pipe2dm_hart_status_i.ebreak;</span>
<span id="L1304"><span class="lineNum">    1304</span>              : </span>
<span id="L1305"><span class="lineNum">    1305</span>              : // HART command registers</span>
<span id="L1306"><span class="lineNum">    1306</span>              : //------------------------------------------------------------------------------</span>
<span id="L1307"><span class="lineNum">    1307</span>              : </span>
<span id="L1308"><span class="lineNum">    1308</span>              : // HART command request register</span>
<span id="L1309"><span class="lineNum">    1309</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L1310"><span class="lineNum">    1310</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L1311"><span class="lineNum">    1311</span> <span class="tlaGNC">        1569 :         hart_cmd_req_ff &lt;= 1'b0;</span></span>
<span id="L1312"><span class="lineNum">    1312</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L1313"><span class="lineNum">    1313</span> <span class="tlaUNC">           0 :         hart_cmd_req_ff &lt;= hart_cmd_req_next;</span></span>
<span id="L1314"><span class="lineNum">    1314</span>              :     end</span>
<span id="L1315"><span class="lineNum">    1315</span>              : end</span>
<span id="L1316"><span class="lineNum">    1316</span>              : </span>
<span id="L1317"><span class="lineNum">    1317</span>              : assign hart_cmd_req_next = (dhi_fsm_exec | dhi_fsm_halt_req | dhi_fsm_resume_req)</span>
<span id="L1318"><span class="lineNum">    1318</span>              :                          &amp; ~cmd_resp_ok &amp; dmcontrol_dmactive_ff;</span>
<span id="L1319"><span class="lineNum">    1319</span>              : </span>
<span id="L1320"><span class="lineNum">    1320</span>              : // HART command register</span>
<span id="L1321"><span class="lineNum">    1321</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L1322"><span class="lineNum">    1322</span> <span class="tlaGNC">        3138 :     if (~rst_n) begin</span></span>
<span id="L1323"><span class="lineNum">    1323</span> <span class="tlaGNC">        1569 :         hart_cmd_ff &lt;= SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L1324"><span class="lineNum">    1324</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (clk_en_dm) begin</span></span>
<span id="L1325"><span class="lineNum">    1325</span> <span class="tlaUNC">           0 :         hart_cmd_ff &lt;= hart_cmd_next;</span></span>
<span id="L1326"><span class="lineNum">    1326</span>              :     end</span>
<span id="L1327"><span class="lineNum">    1327</span>              : end</span>
<span id="L1328"><span class="lineNum">    1328</span>              : </span>
<span id="L1329"><span class="lineNum">    1329</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1330"><span class="lineNum">    1330</span> <span class="tlaGNC">           1 :     hart_cmd_next = SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L1331"><span class="lineNum">    1331</span> <span class="tlaUNC tlaBgUNC">           0 :     if (dmcontrol_dmactive_ff) begin</span></span>
<span id="L1332"><span class="lineNum">    1332</span> <span class="tlaUNC">           0 :         case (dhi_fsm_ff)</span></span>
<span id="L1333"><span class="lineNum">    1333</span> <span class="tlaUNC">           0 :             DHI_STATE_EXEC      : hart_cmd_next = SCR1_HDU_DBGSTATE_DRUN;</span></span>
<span id="L1334"><span class="lineNum">    1334</span> <span class="tlaUNC">           0 :             DHI_STATE_HALT_REQ  : hart_cmd_next = SCR1_HDU_DBGSTATE_DHALTED;</span></span>
<span id="L1335"><span class="lineNum">    1335</span> <span class="tlaUNC">           0 :             DHI_STATE_RESUME_REQ: hart_cmd_next = SCR1_HDU_DBGSTATE_RUN;</span></span>
<span id="L1336"><span class="lineNum">    1336</span> <span class="tlaUNC">           0 :             default             : hart_cmd_next = dm2pipe_cmd_o;</span></span>
<span id="L1337"><span class="lineNum">    1337</span>              :         endcase</span>
<span id="L1338"><span class="lineNum">    1338</span>              :     end</span>
<span id="L1339"><span class="lineNum">    1339</span>              : end</span>
<span id="L1340"><span class="lineNum">    1340</span>              : </span>
<span id="L1341"><span class="lineNum">    1341</span>              : assign dm2pipe_cmd_req_o = hart_cmd_req_ff;</span>
<span id="L1342"><span class="lineNum">    1342</span>              : assign dm2pipe_cmd_o     = hart_cmd_ff;</span>
<span id="L1343"><span class="lineNum">    1343</span>              : </span>
<span id="L1344"><span class="lineNum">    1344</span>              : //------------------------------------------------------------------------------</span>
<span id="L1345"><span class="lineNum">    1345</span>              : // Debug Hart Interface : program buffer</span>
<span id="L1346"><span class="lineNum">    1346</span>              : //------------------------------------------------------------------------------</span>
<span id="L1347"><span class="lineNum">    1347</span>              : </span>
<span id="L1348"><span class="lineNum">    1348</span>              : // Program Buffer execution EBREAK flag</span>
<span id="L1349"><span class="lineNum">    1349</span>              : //------------------------------------------------------------------------------</span>
<span id="L1350"><span class="lineNum">    1350</span>              : </span>
<span id="L1351"><span class="lineNum">    1351</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L1352"><span class="lineNum">    1352</span> <span class="tlaUNC tlaBgUNC">           0 :     if (clk_en_dm) hart_pbuf_ebreak_ff &lt;= hart_pbuf_ebreak_next;</span></span>
<span id="L1353"><span class="lineNum">    1353</span>              : end</span>
<span id="L1354"><span class="lineNum">    1354</span>              : </span>
<span id="L1355"><span class="lineNum">    1355</span>              : assign hart_pbuf_ebreak_next = abs_fsm_exec &amp; (dm2pipe_pbuf_instr_o == ABS_EXEC_EBREAK);</span>
<span id="L1356"><span class="lineNum">    1356</span>              : </span>
<span id="L1357"><span class="lineNum">    1357</span>              : // Program Buffer instruction multiplexer</span>
<span id="L1358"><span class="lineNum">    1358</span>              : //------------------------------------------------------------------------------</span>
<span id="L1359"><span class="lineNum">    1359</span>              : </span>
<span id="L1360"><span class="lineNum">    1360</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L1361"><span class="lineNum">    1361</span> <span class="tlaGNC">           1 :     dm2pipe_pbuf_instr_o = ABS_EXEC_EBREAK;</span></span>
<span id="L1362"><span class="lineNum">    1362</span>              : </span>
<span id="L1363"><span class="lineNum">    1363</span> <span class="tlaUNC tlaBgUNC">           0 :     if (abs_fsm_exec &amp; ~hart_pbuf_ebreak_ff) begin</span></span>
<span id="L1364"><span class="lineNum">    1364</span> <span class="tlaUNC">           0 :         case (pipe2dm_pbuf_addr_i)</span></span>
<span id="L1365"><span class="lineNum">    1365</span> <span class="tlaUNC">           0 :             3'h0: dm2pipe_pbuf_instr_o = abs_progbuf0_ff;</span></span>
<span id="L1366"><span class="lineNum">    1366</span> <span class="tlaUNC">           0 :             3'h1: dm2pipe_pbuf_instr_o = abs_progbuf1_ff;</span></span>
<span id="L1367"><span class="lineNum">    1367</span> <span class="tlaUNC">           0 :             3'h2: dm2pipe_pbuf_instr_o = abs_progbuf2_ff;</span></span>
<span id="L1368"><span class="lineNum">    1368</span> <span class="tlaUNC">           0 :             3'h3: dm2pipe_pbuf_instr_o = abs_progbuf3_ff;</span></span>
<span id="L1369"><span class="lineNum">    1369</span> <span class="tlaUNC">           0 :             3'h4: dm2pipe_pbuf_instr_o = abs_progbuf4_ff;</span></span>
<span id="L1370"><span class="lineNum">    1370</span> <span class="tlaUNC">           0 :             3'h5: dm2pipe_pbuf_instr_o = abs_progbuf5_ff;</span></span>
<span id="L1371"><span class="lineNum">    1371</span> <span class="tlaUNC">           0 :             default: begin end</span></span>
<span id="L1372"><span class="lineNum">    1372</span>              :         endcase</span>
<span id="L1373"><span class="lineNum">    1373</span> <span class="tlaUNC">           0 :     end else if (pipe2dm_pbuf_addr_i == 3'b0) begin</span></span>
<span id="L1374"><span class="lineNum">    1374</span> <span class="tlaGNC tlaBgGNC">     1284720 :         dm2pipe_pbuf_instr_o = abs_exec_instr_ff;</span></span>
<span id="L1375"><span class="lineNum">    1375</span>              :     end</span>
<span id="L1376"><span class="lineNum">    1376</span>              : end</span>
<span id="L1377"><span class="lineNum">    1377</span>              : </span>
<span id="L1378"><span class="lineNum">    1378</span>              : //------------------------------------------------------------------------------</span>
<span id="L1379"><span class="lineNum">    1379</span>              : // Debug Hart Interface : abstract command data</span>
<span id="L1380"><span class="lineNum">    1380</span>              : //------------------------------------------------------------------------------</span>
<span id="L1381"><span class="lineNum">    1381</span>              : </span>
<span id="L1382"><span class="lineNum">    1382</span>              : assign dm2pipe_dreg_resp_o  = 1'b1;</span>
<span id="L1383"><span class="lineNum">    1383</span>              : assign dm2pipe_dreg_fail_o  = 1'b0;</span>
<span id="L1384"><span class="lineNum">    1384</span>              : assign dm2pipe_dreg_rdata_o = abs_fsm_use_addr ? abs_data1_ff : abs_data0_ff;</span>
<span id="L1385"><span class="lineNum">    1385</span>              : </span>
<span id="L1386"><span class="lineNum">    1386</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L1387"><span class="lineNum">    1387</span>              : //------------------------------------------------------------------------------</span>
<span id="L1388"><span class="lineNum">    1388</span>              : // Assertions</span>
<span id="L1389"><span class="lineNum">    1389</span>              : //------------------------------------------------------------------------------</span>
<span id="L1390"><span class="lineNum">    1390</span>              : </span>
<span id="L1391"><span class="lineNum">    1391</span>              : SVA_DM_X_CONTROL : assert property (</span>
<span id="L1392"><span class="lineNum">    1392</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1393"><span class="lineNum">    1393</span>              :     !$isunknown({dmi2dm_req_i, pipe2dm_dreg_req_i, pipe2dm_cmd_resp_i,</span>
<span id="L1394"><span class="lineNum">    1394</span>              :                  pipe2dm_hart_event_i})</span>
<span id="L1395"><span class="lineNum">    1395</span>              : ) else $error(&quot;DM error: control signals is X - %0b&quot;, {dmi2dm_req_i,</span>
<span id="L1396"><span class="lineNum">    1396</span>              :               pipe2dm_dreg_req_i, pipe2dm_cmd_resp_i, pipe2dm_hart_event_i});</span>
<span id="L1397"><span class="lineNum">    1397</span>              : </span>
<span id="L1398"><span class="lineNum">    1398</span>              : SVA_DM_X_DMI : assert property (</span>
<span id="L1399"><span class="lineNum">    1399</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1400"><span class="lineNum">    1400</span>              :     dmi2dm_req_i |-&gt; !$isunknown({dmi2dm_wr_i, dmi2dm_addr_i, dmi2dm_wdata_i})</span>
<span id="L1401"><span class="lineNum">    1401</span>              : ) else $error(&quot;DM error: data signals is X on dmi&quot;);</span>
<span id="L1402"><span class="lineNum">    1402</span>              : </span>
<span id="L1403"><span class="lineNum">    1403</span>              : SVA_DM_X_HART_PBUF : assert property (</span>
<span id="L1404"><span class="lineNum">    1404</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1405"><span class="lineNum">    1405</span>              :     !$isunknown (pipe2dm_pbuf_addr_i)</span>
<span id="L1406"><span class="lineNum">    1406</span>              : ) else $error(&quot;DM error: data signals is X on hart_pbuf&quot;);</span>
<span id="L1407"><span class="lineNum">    1407</span>              : </span>
<span id="L1408"><span class="lineNum">    1408</span>              : SVA_DM_X_HART_DREG : assert property (</span>
<span id="L1409"><span class="lineNum">    1409</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1410"><span class="lineNum">    1410</span>              :     pipe2dm_dreg_req_i |-&gt; !$isunknown({pipe2dm_dreg_wr_i, pipe2dm_dreg_wdata_i})</span>
<span id="L1411"><span class="lineNum">    1411</span>              : ) else $error(&quot;DM error: data signals is X on hart_dreg&quot;);</span>
<span id="L1412"><span class="lineNum">    1412</span>              : </span>
<span id="L1413"><span class="lineNum">    1413</span>              : SVA_DM_X_HART_CMD : assert property (</span>
<span id="L1414"><span class="lineNum">    1414</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1415"><span class="lineNum">    1415</span>              :     pipe2dm_cmd_resp_i |-&gt; !$isunknown({pipe2dm_cmd_rcode_i})</span>
<span id="L1416"><span class="lineNum">    1416</span>              : ) else $error(&quot;DM error: data signals is X on dm2pipe_cmd_o&quot;);</span>
<span id="L1417"><span class="lineNum">    1417</span>              : </span>
<span id="L1418"><span class="lineNum">    1418</span>              : SVA_DM_X_HART_EVENT : assert property (</span>
<span id="L1419"><span class="lineNum">    1419</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1420"><span class="lineNum">    1420</span>              :     pipe2dm_hart_event_i |-&gt; !$isunknown(pipe2dm_hart_status_i)</span>
<span id="L1421"><span class="lineNum">    1421</span>              : ) else $error(&quot;DM error: data signals is X on pipe2dm_hart_event_i&quot;);</span>
<span id="L1422"><span class="lineNum">    1422</span>              : </span>
<span id="L1423"><span class="lineNum">    1423</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L1424"><span class="lineNum">    1424</span>              : </span>
<span id="L1425"><span class="lineNum">    1425</span>              : endmodule : scr1_dm</span>
<span id="L1426"><span class="lineNum">    1426</span>              : </span>
<span id="L1427"><span class="lineNum">    1427</span>              : `endif // SCR1_DBG_EN</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
