{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596287966754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596287966754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 01 16:19:14 2020 " "Processing started: Sat Aug 01 16:19:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596287966754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287966754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_Segment_Decoder_withENandRESET -c Seven_Segment_Decoder_withENandRESET " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_Segment_Decoder_withENandRESET -c Seven_Segment_Decoder_withENandRESET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287966754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596287967239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596287967239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_decoder_withenandreset.vhd 2 1 " "Using design file seven_segment_decoder_withenandreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Segment_Decoder_withENandRESET-Behavioral " "Found design unit 1: Seven_Segment_Decoder_withENandRESET-Behavioral" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596287978004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Decoder_withENandRESET " "Found entity 1: Seven_Segment_Decoder_withENandRESET" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596287978004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Seven_Segment_Decoder_withENandRESET " "Elaborating entity \"Seven_Segment_Decoder_withENandRESET\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset seven_segment_decoder_withenandreset.vhd(27) " "VHDL Process Statement warning at seven_segment_decoder_withenandreset.vhd(27): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable seven_segment_decoder_withenandreset.vhd(29) " "VHDL Process Statement warning at seven_segment_decoder_withenandreset.vhd(29): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output seven_segment_decoder_withenandreset.vhd(24) " "VHDL Process Statement warning at seven_segment_decoder_withenandreset.vhd(24): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[0\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[1\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[2\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[3\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[4\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[5\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] seven_segment_decoder_withenandreset.vhd(24) " "Inferred latch for \"output\[6\]\" at seven_segment_decoder_withenandreset.vhd(24)" {  } { { "seven_segment_decoder_withenandreset.vhd" "" { Text "//Mac/Home/Desktop/FPGA/SevenSegmentDecoder_withENandRESET/seven_segment_decoder_withenandreset.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287978004 "|Seven_Segment_Decoder_withENandRESET"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596287978770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596287979489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596287979489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596287979707 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596287979707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596287979707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596287979707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596287979754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 01 16:19:39 2020 " "Processing ended: Sat Aug 01 16:19:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596287979754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596287979754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596287979754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596287979754 ""}
