# Verilog Project
![image](https://github.com/vandevenn/RISC-V/assets/162108233/8937ea96-21f0-4739-b5b1-f463be4b6a69)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/29eb9c3d-75ba-4294-af54-6adf7709aa18)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/24af20ab-5508-40b6-a75d-ef0ce017efba)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/93993d6f-ef3c-4b8a-bced-f7cb06aaea60)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/d7dc3380-8c01-4be0-928e-0d812d106986)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/b2c67f48-0695-44d1-b119-c46104d205ca)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/3d1f5bd9-046f-47ab-aec6-d603cabd50e0)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/ce9fcaf6-4b32-4a52-93ba-ab35241f780b)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/4b57c640-2100-4d0d-a28d-170172954c4a)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/fb09d72c-e122-40c9-9b1e-af99e93ffa81)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/aa5e2a47-a51e-436b-83d5-3ac4f73c4452)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/851a7bf9-a3ee-45bb-be2f-0058833c4901)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/2e39bf46-dab8-408e-98ac-3d63256fe3e2)
![image](https://github.com/vandevenn/RISC-V/assets/162108233/2bea0d49-8986-48d3-804a-a8d0f821fa9f)

