
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/pa.fromHdl.tcl
# create_project -name KrungKringKree-Piggy-Bank -dir "C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/planAhead_run_2" -part xc3s400tq144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {main.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400tq144-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.vhf" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.ucf]
Finished Parsing UCF File [C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 62dace26
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  BAHT10_K1_5_P123]]
startgroup
set_property package_pin P124 [get_ports BAHT5_K1_3_P124]
endgroup
startgroup
set_property package_pin P123 [get_ports BAHT10_K1_5_P123]
endgroup
startgroup
set_property package_pin P125 [get_ports BATH1_K1_1_P125]
endgroup
startgroup
set_property package_pin P122 [get_ports DS_U30_K1_7_P122]
endgroup
startgroup
set_property package_pin P79 [get_ports U19_Q0_K6_1_P79]
endgroup
startgroup
set_property package_pin P78 [get_ports U19_Q1_K6_3_P78]
endgroup
startgroup
set_property package_pin P77 [get_ports U19_Q2_K6_5_77]
endgroup
startgroup
set_property package_pin P76 [get_ports U19_Q3_K6_7_P76]
endgroup
startgroup
set_property package_pin P119 [get_ports U25B_K1_9_P119]
endgroup
startgroup
set_property package_pin P112 [get_ports U30_Q0_K2_1_P112]
endgroup
startgroup
set_property package_pin P108 [get_ports U30_Q1_K2_3_P108]
endgroup
startgroup
set_property package_pin P107 [get_ports U30_Q2_K2_5_P107]
endgroup
startgroup
set_property package_pin P105 [get_ports U30_Q3_K2_7_P105]
endgroup
startgroup
set_property package_pin P104 [get_ports U30_Q4_K2_9_P104]
endgroup
startgroup
set_property package_pin P103 [get_ports U30_Q5_K2_11_P103]
endgroup
startgroup
set_property package_pin P102 [get_ports U30_Q6_K2_13_P102]
endgroup
set_property package_pin "" [get_ports [list  U31_Q0_K4_1_P99]]
startgroup
set_property package_pin P100 [get_ports U30_Q7_K2_15_P00]
endgroup
startgroup
set_property package_pin P99 [get_ports U31_Q0_K4_1_P99]
endgroup
startgroup
set_property package_pin P98 [get_ports U31_Q1_K4_3_P98]
endgroup
startgroup
set_property package_pin P97 [get_ports U31_Q2_K4_5_P97]
endgroup
startgroup
set_property package_pin P96 [get_ports U31_Q3_K4_7_P96]
endgroup
startgroup
set_property package_pin P95 [get_ports U31_Q4_K4_9_P95]
endgroup
startgroup
set_property package_pin P93 [get_ports U31_Q5_K4_11_P93]
endgroup
startgroup
set_property package_pin P92 [get_ports U31_Q6_K4_13_P92]
endgroup
startgroup
set_property package_pin P90 [get_ports U31_Q7_K4_15_P90]
endgroup
save_constraints
