{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560899472857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560899472870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 20:11:12 2019 " "Processing started: Tue Jun 18 20:11:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560899472870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899472870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899472870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560899475409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560899475409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "UserDataBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "UserCodeBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/dijub/Documents/processadorarm/TopDE.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/dijub/Documents/processadorarm/Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528936 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DataPath DataPath.v(32) " "Verilog Module Declaration warning at DataPath.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DataPath\"" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899528947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899528951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899528951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/dijub/Documents/processadorarm/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899529217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/dijub/Documents/processadorarm/decoder7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899529237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899529302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codememory.v 1 1 " "Found 1 design units, including 1 entities, in source file codememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory " "Found entity 1: CodeMemory" {  } { { "CodeMemory.v" "" { Text "C:/Users/dijub/Documents/processadorarm/CodeMemory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899529317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wAddressRt DataPath.v(120) " "Verilog HDL Implicit Net warning at DataPath.v(120): created implicit net for \"wAddressRt\"" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899529318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iCLKMem DataPath.v(152) " "Verilog HDL Implicit Net warning at DataPath.v(152): created implicit net for \"iCLKMem\"" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899529318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560899529599 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wiPC DataPath.v(69) " "Verilog HDL warning at DataPath.v(69): object wiPC used but never assigned" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560899529815 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wAddressRn DataPath.v(80) " "Verilog HDL or VHDL warning at DataPath.v(80): object \"wAddressRn\" assigned a value but never read" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560899529839 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 DataPath.v(120) " "Verilog HDL assignment warning at DataPath.v(120): truncated value with size 5 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529862 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wAddressRm DataPath.v(176) " "Verilog HDL Always Construct warning at DataPath.v(176): variable \"wAddressRm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529868 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 DataPath.v(176) " "Verilog HDL assignment warning at DataPath.v(176): truncated value with size 5 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529868 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wAddressRt DataPath.v(178) " "Verilog HDL Always Construct warning at DataPath.v(178): variable \"wAddressRt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529868 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wRead2 DataPath.v(187) " "Verilog HDL Always Construct warning at DataPath.v(187): variable \"wRead2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 DataPath.v(187) " "Verilog HDL assignment warning at DataPath.v(187): truncated value with size 64 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wInstructionExtended DataPath.v(189) " "Verilog HDL Always Construct warning at DataPath.v(189): variable \"wInstructionExtended\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 DataPath.v(189) " "Verilog HDL assignment warning at DataPath.v(189): truncated value with size 64 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wPC_MAIS_4 DataPath.v(197) " "Verilog HDL Always Construct warning at DataPath.v(197): variable \"wPC_MAIS_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 2 DataPath.v(197) " "Verilog HDL assignment warning at DataPath.v(197): truncated value with size 64 to match size of target (2)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wBranchANDZero DataPath.v(200) " "Verilog HDL Always Construct warning at DataPath.v(200): variable \"wBranchANDZero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529869 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DataPath.v(195) " "Verilog HDL Case Statement warning at DataPath.v(195): incomplete case statement has no default case item" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 195 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560899529870 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wControlOrigemPC DataPath.v(193) " "Verilog HDL Always Construct warning at DataPath.v(193): inferring latch(es) for variable \"wControlOrigemPC\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560899529892 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wALUResult DataPath.v(208) " "Verilog HDL Always Construct warning at DataPath.v(208): variable \"wALUResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529892 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 DataPath.v(208) " "Verilog HDL assignment warning at DataPath.v(208): truncated value with size 64 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529894 "|DataPath"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wReadData DataPath.v(210) " "Verilog HDL Always Construct warning at DataPath.v(210): variable \"wReadData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899529894 "|DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 DataPath.v(210) " "Verilog HDL assignment warning at DataPath.v(210): truncated value with size 64 to match size of target (1)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899529894 "|DataPath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wControlBranch 0 DataPath.v(45) " "Net \"wControlBranch\" at DataPath.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560899529899 "|DataPath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wRegisterShow DataPath.v(41) " "Output port \"wRegisterShow\" at DataPath.v(41) has no driver" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560899529899 "|DataPath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wControlRegWrite DataPath.v(43) " "Output port \"wControlRegWrite\" at DataPath.v(43) has no driver" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560899529899 "|DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wControlOrigemPC\[0\] DataPath.v(193) " "Inferred latch for \"wControlOrigemPC\[0\]\" at DataPath.v(193)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529901 "|DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wControlOrigemPC\[1\] DataPath.v(193) " "Inferred latch for \"wControlOrigemPC\[1\]\" at DataPath.v(193)" {  } { { "DataPath.v" "" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899529901 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControlunit " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControlunit\"" {  } { { "DataPath.v" "ALUControlunit" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899530613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 ALUControl.v(11) " "Verilog HDL assignment warning at ALUControl.v(11): truncated value with size 3 to match size of target (1)" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899530614 "|DataPath|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DefOp ALUControl.v(22) " "Verilog HDL Always Construct warning at ALUControl.v(22): variable \"DefOp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560899530614 "|DataPath|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(25) " "Verilog HDL Case Statement warning at ALUControl.v(25): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1560899530615 "|DataPath|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALUControl.v(29) " "Verilog HDL Case Statement warning at ALUControl.v(29): case item expression never matches the case expression" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1560899530615 "|DataPath|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(15) " "Verilog HDL Case Statement warning at ALUControl.v(15): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560899530615 "|DataPath|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oControlSignal ALUControl.v(13) " "Verilog HDL Always Construct warning at ALUControl.v(13): inferring latch(es) for variable \"oControlSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560899530615 "|DataPath|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[0\] ALUControl.v(13) " "Inferred latch for \"oControlSignal\[0\]\" at ALUControl.v(13)" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899530616 "|DataPath|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[1\] ALUControl.v(13) " "Inferred latch for \"oControlSignal\[1\]\" at ALUControl.v(13)" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899530616 "|DataPath|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[2\] ALUControl.v(13) " "Inferred latch for \"oControlSignal\[2\]\" at ALUControl.v(13)" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899530618 "|DataPath|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[3\] ALUControl.v(13) " "Inferred latch for \"oControlSignal\[3\]\" at ALUControl.v(13)" {  } { { "ALUControl.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALUControl.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899530618 "|DataPath|ALUControl:ALUControlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUunit\"" {  } { { "DataPath.v" "ALUunit" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899530747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(10) " "Verilog HDL assignment warning at ALU.v(10): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/dijub/Documents/processadorarm/ALU.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560899530750 "|DataPath|ALU:ALUunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:memData " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:memData\"" {  } { { "DataPath.v" "memData" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899530835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock DataMemory:memData\|UserDataBlock:MB0 " "Elaborating entity \"UserDataBlock\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\"" {  } { { "DataMemory.v" "MB0" { Text "C:/Users/dijub/Documents/processadorarm/DataMemory.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899530921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "UserDataBlock.v" "altsyncram_component" { Text "C:/Users/dijub/Documents/processadorarm/UserDataBlock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899532744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "UserDataBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserDataBlock.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899532811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899532812 ""}  } { { "UserDataBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserDataBlock.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560899532812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ni1 " "Found entity 1: altsyncram_0ni1" {  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_0ni1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899533215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899533215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ni1 DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated " "Elaborating entity \"altsyncram_0ni1\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899533218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7e2 " "Found entity 1: altsyncram_q7e2" {  } { { "db/altsyncram_q7e2.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899533604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899533604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7e2 DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1 " "Elaborating entity \"altsyncram_q7e2\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\"" {  } { { "db/altsyncram_0ni1.tdf" "altsyncram1" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_0ni1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899533609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899534138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899534138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_q7e2.tdf" "decode4" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899534147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899534715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899534715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_q7e2.tdf" "rden_decode_a" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899534722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899535156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899535156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|mux_7hb:mux6 " "Elaborating entity \"mux_7hb\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|mux_7hb:mux6\"" {  } { { "db/altsyncram_q7e2.tdf" "mux6" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_q7e2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899535167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0ni1.tdf" "mgl_prim2" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899539853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899539938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1433625924 " "Parameter \"NODE_NAME\" = \"1433625924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899539938 ""}  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560899539938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899540339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899541052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899541558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory CodeMemory:codeData " "Elaborating entity \"CodeMemory\" for hierarchy \"CodeMemory:codeData\"" {  } { { "DataPath.v" "codeData" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899543187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock CodeMemory:codeData\|UserCodeBlock:MB0 " "Elaborating entity \"UserCodeBlock\" for hierarchy \"CodeMemory:codeData\|UserCodeBlock:MB0\"" {  } { { "CodeMemory.v" "MB0" { Text "C:/Users/dijub/Documents/processadorarm/CodeMemory.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899543828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "UserCodeBlock.v" "altsyncram_component" { Text "C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899544225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "UserCodeBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899544310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899544310 ""}  } { { "UserCodeBlock.v" "" { Text "C:/Users/dijub/Documents/processadorarm/UserCodeBlock.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560899544310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5li1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5li1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5li1 " "Found entity 1: altsyncram_5li1" {  } { { "db/altsyncram_5li1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_5li1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899544536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899544536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5li1 CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated " "Elaborating entity \"altsyncram_5li1\" for hierarchy \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899544542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64e2 " "Found entity 1: altsyncram_64e2" {  } { { "db/altsyncram_64e2.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_64e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560899546316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899546316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64e2 CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|altsyncram_64e2:altsyncram1 " "Elaborating entity \"altsyncram_64e2\" for hierarchy \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|altsyncram_64e2:altsyncram1\"" {  } { { "db/altsyncram_5li1.tdf" "altsyncram1" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_5li1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899546323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5li1.tdf" "mgl_prim2" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_5li1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899546617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5li1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_5li1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899546739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory:codeData\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_5li1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1433625923 " "Parameter \"NODE_NAME\" = \"1433625923\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560899546739 ""}  } { { "db/altsyncram_5li1.tdf" "" { Text "C:/Users/dijub/Documents/processadorarm/db/altsyncram_5li1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560899546739 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "iAddres codeData " "Port \"iAddres\" does not exist in macrofunction \"codeData\"" {  } { { "DataPath.v" "codeData" { Text "C:/Users/dijub/Documents/processadorarm/DataPath.v" 169 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560899547352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560899547429 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560899549948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 18 20:12:29 2019 " "Processing ended: Tue Jun 18 20:12:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560899549948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560899549948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560899549948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899549948 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560899550880 ""}
