
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
B                                          |B                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand4_1        |Circuit 2: sky130_fd_sc_hd__nand4_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
Y                                          |Y                                          
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand4_1 and sky130_fd_sc_hd__nand4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3_1        |Circuit 2: sky130_fd_sc_hd__nand3_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
B                                          |B                                          
A                                          |A                                          
C                                          |C                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3_1 and sky130_fd_sc_hd__nand3_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: seg_selector_1_logic            |Circuit 2: seg_selector_1_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (2)               |sky130_fd_sc_hd__nand2_1 (2)               
sky130_fd_sc_hd__nor2_1 (1)                |sky130_fd_sc_hd__nor2_1 (1)                
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9 **Mismatch**             |Number of nets: 13 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_1_logic            |Circuit 2: seg_selector_1_logic            

---------------------------------------------------------------------------------------
Net: GND                                   |Net: x1/Y                                  
  sky130_fd_sc_hd__nand2_1/VGND = 2        |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand2_1/VNB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VGND = 1         |                                           
  sky130_fd_sc_hd__nor2_1/VNB = 1          |                                           
                                           |                                           
Net: VDD                                   |Net: x2/Y                                  
  sky130_fd_sc_hd__nand2_1/VPB = 2         |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand2_1/VPWR = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VPB = 1          |                                           
  sky130_fd_sc_hd__nor2_1/VPWR = 1         |                                           
                                           |                                           
Net: net2                                  |Net: x3/A                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nor2_1/A = 1            
  sky130_fd_sc_hd__nor2_1/A = 1            |                                           
                                           |                                           
Net: net1                                  |Net: x3/B                                  
  sky130_fd_sc_hd__nor2_1/B = 1            |  sky130_fd_sc_hd__nor2_1/B = 1            
  sky130_fd_sc_hd__nand2_1/Y = 1           |                                           
                                           |                                           
(no matching net)                          |Net: x3/VGND                               
                                           |  sky130_fd_sc_hd__nand2_1/VGND = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VGND = 1         
                                           |                                           
(no matching net)                          |Net: VSUBS                                 
                                           |  sky130_fd_sc_hd__nand2_1/VNB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VNB = 1          
                                           |                                           
(no matching net)                          |Net: x3/VPB                                
                                           |  sky130_fd_sc_hd__nand2_1/VPB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VPB = 1          
                                           |                                           
(no matching net)                          |Net: x3/VPWR                               
                                           |  sky130_fd_sc_hd__nand2_1/VPWR = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VPWR = 1         
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_1_logic seg_selector_1_logic

Subcircuit summary:
Circuit 1: seg_selector_2_logic            |Circuit 2: seg_selector_2_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (3)               |sky130_fd_sc_hd__nand2_1 (3)               
sky130_fd_sc_hd__nand3_1 (1)               |sky130_fd_sc_hd__nand3_1 (1)               
sky130_fd_sc_hd__nand4_1 (1)               |sky130_fd_sc_hd__nand4_1 (1)               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 15 **Mismatch**            |Number of nets: 20 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_2_logic            |Circuit 2: seg_selector_2_logic            

---------------------------------------------------------------------------------------
Net: b[6]                                  |Net: x1/A                                  
  sky130_fd_sc_hd__nand2_1/A = 1           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: bb[8]                                 |Net: x2/A                                  
  sky130_fd_sc_hd__nand2_1/A = 1           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: b[7]                                  |Net: x3/A                                  
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
Net: b[9]                                  |Net: x1/B                                  
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
                                           |                                           
Net: bb[9]                                 |Net: x2/B                                  
  sky130_fd_sc_hd__nand2_1/B = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
  sky130_fd_sc_hd__nand2_1/A = 1           |                                           
                                           |                                           
Net: n1                                    |Net: x3/B                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/B = 1           
  sky130_fd_sc_hd__nand4_1/C = 1           |                                           
                                           |                                           
Net: n2                                    |Net: x1/Y                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand4_1/B = 1           |                                           
                                           |                                           
Net: n3                                    |Net: x2/Y                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand4_1/A = 1           |                                           
                                           |                                           
Net: n4                                    |Net: x3/Y                                  
  sky130_fd_sc_hd__nand3_1/Y = 1           |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand4_1/D = 1           |                                           
                                           |                                           
(no matching net)                          |Net: x4/A                                  
                                           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |                                           
(no matching net)                          |Net: x4/B                                  
                                           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |                                           
(no matching net)                          |Net: x4/C                                  
                                           |  sky130_fd_sc_hd__nand4_1/C = 1           
                                           |                                           
(no matching net)                          |Net: x4/D                                  
                                           |  sky130_fd_sc_hd__nand4_1/D = 1           
                                           |                                           
(no matching net)                          |Net: x5/Y                                  
                                           |  sky130_fd_sc_hd__nand3_1/Y = 1           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_2_logic seg_selector_2_logic

Subcircuit summary:
Circuit 1: seg_selector_3_logic            |Circuit 2: seg_selector_3_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand4_1 (2)               |sky130_fd_sc_hd__nand4_1 (2)               
sky130_fd_sc_hd__nand2_1 (1)               |sky130_fd_sc_hd__nand2_1 (1)               
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 11 **Mismatch**            |Number of nets: 15 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_3_logic            |Circuit 2: seg_selector_3_logic            

---------------------------------------------------------------------------------------
Net: b[9]                                  |Net: x1/C                                  
  sky130_fd_sc_hd__nand4_1/A = 1           |  sky130_fd_sc_hd__nand4_1/C = 1           
  sky130_fd_sc_hd__nand4_1/D = 1           |                                           
                                           |                                           
Net: b[8]                                  |Net: x2/C                                  
  sky130_fd_sc_hd__nand4_1/B = 1           |  sky130_fd_sc_hd__nand4_1/C = 1           
  sky130_fd_sc_hd__nand4_1/C = 1           |                                           
                                           |                                           
Net: net1                                  |Net: x1/D                                  
  sky130_fd_sc_hd__nand4_1/Y = 1           |  sky130_fd_sc_hd__nand4_1/D = 1           
  sky130_fd_sc_hd__nand2_1/A = 1           |                                           
                                           |                                           
Net: net2                                  |Net: x2/D                                  
  sky130_fd_sc_hd__nand4_1/Y = 1           |  sky130_fd_sc_hd__nand4_1/D = 1           
  sky130_fd_sc_hd__nand2_1/B = 1           |                                           
                                           |                                           
Net: bb[6]                                 |Net: x1/A                                  
  sky130_fd_sc_hd__nand4_1/C = 1           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |                                           
Net: b[7]                                  |Net: x2/A                                  
  sky130_fd_sc_hd__nand4_1/D = 1           |  sky130_fd_sc_hd__nand4_1/A = 1           
                                           |                                           
Net: bb[7]                                 |Net: x1/B                                  
  sky130_fd_sc_hd__nand4_1/A = 1           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |                                           
Net: b[6]                                  |Net: x2/B                                  
  sky130_fd_sc_hd__nand4_1/B = 1           |  sky130_fd_sc_hd__nand4_1/B = 1           
                                           |                                           
(no matching net)                          |Net: x1/Y                                  
                                           |  sky130_fd_sc_hd__nand4_1/Y = 1           
                                           |                                           
(no matching net)                          |Net: x2/Y                                  
                                           |  sky130_fd_sc_hd__nand4_1/Y = 1           
                                           |                                           
(no matching net)                          |Net: x3/A                                  
                                           |  sky130_fd_sc_hd__nand2_1/A = 1           
                                           |                                           
(no matching net)                          |Net: x3/B                                  
                                           |  sky130_fd_sc_hd__nand2_1/B = 1           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_3_logic seg_selector_3_logic

Subcircuit summary:
Circuit 1: seg_selector_4_logic            |Circuit 2: seg_selector_4_logic            
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (2)               |sky130_fd_sc_hd__nand2_1 (2)               
sky130_fd_sc_hd__nor2_1 (1)                |sky130_fd_sc_hd__nor2_1 (1)                
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9 **Mismatch**             |Number of nets: 13 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: seg_selector_4_logic            |Circuit 2: seg_selector_4_logic            

---------------------------------------------------------------------------------------
Net: GND                                   |Net: x1/Y                                  
  sky130_fd_sc_hd__nand2_1/VGND = 2        |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand2_1/VNB = 2         |                                           
  sky130_fd_sc_hd__nor2_1/VGND = 1         |                                           
  sky130_fd_sc_hd__nor2_1/VNB = 1          |                                           
                                           |                                           
Net: VDD                                   |Net: x2/Y                                  
  sky130_fd_sc_hd__nand2_1/VPB = 2         |  sky130_fd_sc_hd__nand2_1/Y = 1           
  sky130_fd_sc_hd__nand2_1/VPWR = 2        |                                           
  sky130_fd_sc_hd__nor2_1/VPB = 1          |                                           
  sky130_fd_sc_hd__nor2_1/VPWR = 1         |                                           
                                           |                                           
Net: net1                                  |Net: x3/A                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nor2_1/A = 1            
  sky130_fd_sc_hd__nor2_1/A = 1            |                                           
                                           |                                           
Net: net2                                  |Net: x3/B                                  
  sky130_fd_sc_hd__nand2_1/Y = 1           |  sky130_fd_sc_hd__nor2_1/B = 1            
  sky130_fd_sc_hd__nor2_1/B = 1            |                                           
                                           |                                           
(no matching net)                          |Net: x3/VGND                               
                                           |  sky130_fd_sc_hd__nand2_1/VGND = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VGND = 1         
                                           |                                           
(no matching net)                          |Net: VSUBS                                 
                                           |  sky130_fd_sc_hd__nand2_1/VNB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VNB = 1          
                                           |                                           
(no matching net)                          |Net: x3/VPB                                
                                           |  sky130_fd_sc_hd__nand2_1/VPB = 2         
                                           |  sky130_fd_sc_hd__nor2_1/VPB = 1          
                                           |                                           
(no matching net)                          |Net: x3/VPWR                               
                                           |  sky130_fd_sc_hd__nand2_1/VPWR = 2        
                                           |  sky130_fd_sc_hd__nor2_1/VPWR = 1         
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits seg_selector_4_logic seg_selector_4_logic

Cell logic_shift_seg2 (1) disconnected node: m2_7109_n3782#
Subcircuit summary:
Circuit 1: logic_shift_seg2                |Circuit 2: logic_shift_seg2                
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (5)               |sky130_fd_sc_hd__nand2_1 (5)               
sky130_fd_sc_hd__nand3_1 (3)               |sky130_fd_sc_hd__nand3_1 (3)               
sky130_fd_sc_hd__inv_1 (2)                 |sky130_fd_sc_hd__inv_1 (2)                 
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 19                         |Number of nets: 19                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: logic_shift_seg2                |Circuit 2: logic_shift_seg2                
-------------------------------------------|-------------------------------------------
bb[6]                                      |bb[6]                                      
bb[7]                                      |bb[7]                                      
bb[8]                                      |bb[8]                                      
BSB[9]                                     |BSB[9]                                     
BSB[8]                                     |BSB[8]                                     
b[7]                                       |b[7]                                       
b[6]                                       |b[6]                                       
BS[8]                                      |BS[8]                                      
BS[9]                                      |BS[9]                                      
GND                                        |GND                                        
VDD                                        |VDD                                        
b[9]                                       |b[9]                                       
b[8]                                       |b[8]                                       
(no matching pin)                          |m2_7109_n3782#                             
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes logic_shift_seg2 and logic_shift_seg2 are equivalent.

Subcircuit summary:
Circuit 1: seg_selector_logic              |Circuit 2: seg_selector_logic              
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__nand2_1 (8)               |sky130_fd_sc_hd__nand2_1 (8)               
sky130_fd_sc_hd__nor2_1 (2)                |sky130_fd_sc_hd__nor2_1 (2)                
sky130_fd_sc_hd__nand3_1 (1)               |sky130_fd_sc_hd__nand3_1 (1)               
sky130_fd_sc_hd__nand4_1 (3)               |sky130_fd_sc_hd__nand4_1 (3)               
sky130_fd_sc_hd__inv_1 (4)                 |sky130_fd_sc_hd__inv_1 (4)                 
Number of devices: 18                      |Number of devices: 18                      
Number of nets: 28                         |Number of nets: 28                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: seg_selector_logic              |Circuit 2: seg_selector_logic              
-------------------------------------------|-------------------------------------------
SB[3]                                      |SB[3]                                      
SB[2]                                      |SB[2]                                      
SB[1]                                      |SB[1]                                      
SB[4]                                      |SB[4]                                      
b[9]                                       |b[9]                                       
b[8]                                       |b[8]                                       
GND                                        |GND                                        
VDD                                        |VDD                                        
bb[8]                                      |bb[8]                                      
S[2]                                       |S[2]                                       
S[3]                                       |S[3]                                       
S[4]                                       |S[4]                                       
S[1]                                       |S[1]                                       
bb[6]                                      |bb[6]                                      
bb[7]                                      |bb[7]                                      
bb[9]                                      |bb[9]                                      
b[6]                                       |b[6]                                       
b[7]                                       |b[7]                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes seg_selector_logic and seg_selector_logic are equivalent.
Flattening unmatched subcell buffer_cell in circuit buffer_bus (1)(10 instances)

Subcircuit summary:
Circuit 1: buffer_bus                      |Circuit 2: buffer_bus                      
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__inv_2 (20)                |sky130_fd_sc_hd__inv_2 (20)                
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 32                         |Number of nets: 32                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 5 symmetries.

Subcircuit pins:
Circuit 1: buffer_bus                      |Circuit 2: buffer_bus                      
-------------------------------------------|-------------------------------------------
DB[0]                                      |buffer_cell_1/OUTB **Mismatch**            
DB[1]                                      |buffer_cell_0/OUTB **Mismatch**            
DB[2]                                      |buffer_cell_2/OUTB **Mismatch**            
DB[3]                                      |buffer_cell_3/OUTB **Mismatch**            
DB[4]                                      |buffer_cell_4/OUTB **Mismatch**            
DB[5]                                      |buffer_cell_5/OUTB **Mismatch**            
DB[6]                                      |buffer_cell_6/OUTB **Mismatch**            
DB[7]                                      |buffer_cell_7/OUTB **Mismatch**            
DB[8]                                      |buffer_cell_11/OUTB **Mismatch**           
DB[9]                                      |buffer_cell_10/OUTB **Mismatch**           
VDD                                        |buffer_cell_7/VDD **Mismatch**             
GND                                        |VSUBS **Mismatch**                         
DIN0                                       |buffer_cell_1/IN **Mismatch**              
DIN1                                       |buffer_cell_0/IN **Mismatch**              
DIN2                                       |buffer_cell_2/IN **Mismatch**              
DIN3                                       |buffer_cell_3/IN **Mismatch**              
DIN4                                       |buffer_cell_4/IN **Mismatch**              
DIN5                                       |buffer_cell_5/IN **Mismatch**              
DIN6                                       |buffer_cell_6/IN **Mismatch**              
DIN7                                       |buffer_cell_7/IN **Mismatch**              
DIN8                                       |buffer_cell_11/IN **Mismatch**             
DIN9                                       |buffer_cell_10/IN **Mismatch**             
D[9]                                       |buffer_cell_10/OUT **Mismatch**            
D[8]                                       |buffer_cell_11/OUT **Mismatch**            
D[7]                                       |buffer_cell_7/OUT **Mismatch**             
D[6]                                       |buffer_cell_6/OUT **Mismatch**             
D[5]                                       |buffer_cell_5/OUT **Mismatch**             
D[4]                                       |buffer_cell_4/OUT **Mismatch**             
D[3]                                       |buffer_cell_3/OUT **Mismatch**             
D[2]                                       |buffer_cell_2/OUT **Mismatch**             
D[1]                                       |buffer_cell_0/OUT **Mismatch**             
D[0]                                       |buffer_cell_1/OUT **Mismatch**             
---------------------------------------------------------------------------------------
Cell pin lists for buffer_bus and buffer_bus altered to match.
Device classes buffer_bus and buffer_bus are equivalent.
Flattening unmatched subcell dcell_lv in circuit dcell_logic_n_bufferbus (1)(1 instance)
Flattening unmatched subcell dcell_buffer_bus in circuit dcell_logic_n_bufferbus (1)(1 instance)

Subcircuit summary:
Circuit 1: dcell_logic_n_bufferbus         |Circuit 2: dcell_logic_n_bufferbus         
-------------------------------------------|-------------------------------------------
buffer_bus (1)                             |buffer_bus (1)                             
seg_selector_logic (1)                     |seg_selector_logic (1)                     
logic_shift_seg2 (1)                       |logic_shift_seg2 (1)                       
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 44                         |Number of nets: 44                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: dcell_logic_n_bufferbus         |Circuit 2: dcell_logic_n_bufferbus         

---------------------------------------------------------------------------------------
Net: db[9]                                 |Net: dcell_buffer_bus_0/DB[9]              
  buffer_bus/DB[9] = 1                     |  buffer_bus/buffer_cell_0/OUTB = 1        
  seg_selector_logic/bb[9] = 1             |  seg_selector_logic/bb[9] = 1             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: d[8]                                  |Net: dcell_buffer_bus_0/DB[8]              
  buffer_bus/D[8] = 1                      |  logic_shift_seg2/bb[8] = 1               
  seg_selector_logic/b[8] = 1              |  seg_selector_logic/bb[8] = 1             
  logic_shift_seg2/b[8] = 1                |  buffer_bus/buffer_cell_1/OUTB = 1        
                                           |                                           
Net: d[6]                                  |Net: dcell_buffer_bus_0/D[9]               
  buffer_bus/D[6] = 1                      |  logic_shift_seg2/b[9] = 1                
  seg_selector_logic/b[6] = 1              |  seg_selector_logic/b[9] = 1              
  logic_shift_seg2/b[6] = 1                |  buffer_bus/buffer_cell_0/OUT = 1         
                                           |                                           
Net: db[8]                                 |Net: dcell_buffer_bus_0/DB[7]              
  buffer_bus/DB[8] = 1                     |  logic_shift_seg2/bb[7] = 1               
  seg_selector_logic/bb[8] = 1             |  seg_selector_logic/bb[7] = 1             
  logic_shift_seg2/bb[8] = 1               |  buffer_bus/buffer_cell_3/OUTB = 1        
                                           |                                           
Net: db[7]                                 |Net: dcell_buffer_bus_0/DB[6]              
  buffer_bus/DB[7] = 1                     |  logic_shift_seg2/bb[6] = 1               
  seg_selector_logic/bb[7] = 1             |  seg_selector_logic/bb[6] = 1             
  logic_shift_seg2/bb[7] = 1               |  buffer_bus/buffer_cell_2/OUTB = 1        
                                           |                                           
Net: db[6]                                 |Net: dcell_buffer_bus_0/D[8]               
  buffer_bus/DB[6] = 1                     |  logic_shift_seg2/b[8] = 1                
  seg_selector_logic/bb[6] = 1             |  seg_selector_logic/b[8] = 1              
  logic_shift_seg2/bb[6] = 1               |  buffer_bus/buffer_cell_1/OUT = 1         
                                           |                                           
Net: d[9]                                  |Net: dcell_buffer_bus_0/D[6]               
  buffer_bus/D[9] = 1                      |  logic_shift_seg2/b[6] = 1                
  seg_selector_logic/b[9] = 1              |  seg_selector_logic/b[6] = 1              
  logic_shift_seg2/b[9] = 1                |  buffer_bus/buffer_cell_2/OUT = 1         
                                           |                                           
Net: GND                                   |Net: GND                                   
  buffer_bus/GND = 1                       |  buffer_bus/VSUBS = 1                     
  seg_selector_logic/GND = 1               |  seg_selector_logic/GND = 1               
  logic_shift_seg2/GND = 1                 |  logic_shift_seg2/GND = 1                 
                                           |                                           
Net: d[7]                                  |Net: dcell_buffer_bus_0/D[7]               
  buffer_bus/D[7] = 1                      |  logic_shift_seg2/b[7] = 1                
  seg_selector_logic/b[7] = 1              |  seg_selector_logic/b[7] = 1              
  logic_shift_seg2/b[7] = 1                |  buffer_bus/buffer_cell_3/OUT = 1         
                                           |                                           
Net: VDD                                   |Net: VDD                                   
  buffer_bus/VDD = 1                       |  buffer_bus/buffer_cell_7/VDD = 1         
  seg_selector_logic/VDD = 1               |  seg_selector_logic/VDD = 1               
  logic_shift_seg2/VDD = 1                 |  logic_shift_seg2/VDD = 1                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: DIN7                                  |Net: DIN7                                  
  buffer_bus/DIN7 = 1                      |  buffer_bus/buffer_cell_3/IN = 1          
                                           |                                           
Net: db[4]                                 |Net: dcell_buffer_bus_0/DB[5]              
  buffer_bus/DB[4] = 1                     |  buffer_bus/buffer_cell_6/OUTB = 1        
                                           |                                           
Net: db[3]                                 |Net: dcell_buffer_bus_0/DB[4]              
  buffer_bus/DB[3] = 1                     |  buffer_bus/buffer_cell_7/OUTB = 1        
                                           |                                           
Net: db[2]                                 |Net: dcell_buffer_bus_0/DB[3]              
  buffer_bus/DB[2] = 1                     |  buffer_bus/buffer_cell_5/OUTB = 1        
                                           |                                           
Net: db[1]                                 |Net: dcell_buffer_bus_0/DB[2]              
  buffer_bus/DB[1] = 1                     |  buffer_bus/buffer_cell_4/OUTB = 1        
                                           |                                           
Net: db[0]                                 |Net: dcell_buffer_bus_0/DB[1]              
  buffer_bus/DB[0] = 1                     |  buffer_bus/buffer_cell_10/OUTB = 1       
                                           |                                           
Net: d[5]                                  |Net: dcell_buffer_bus_0/DB[0]              
  buffer_bus/D[5] = 1                      |  buffer_bus/buffer_cell_11/OUTB = 1       
                                           |                                           
Net: d[4]                                  |Net: dcell_buffer_bus_0/D[5]               
  buffer_bus/D[4] = 1                      |  buffer_bus/buffer_cell_6/OUT = 1         
                                           |                                           
Net: d[3]                                  |Net: dcell_buffer_bus_0/D[4]               
  buffer_bus/D[3] = 1                      |  buffer_bus/buffer_cell_7/OUT = 1         
                                           |                                           
Net: d[2]                                  |Net: dcell_buffer_bus_0/D[3]               
  buffer_bus/D[2] = 1                      |  buffer_bus/buffer_cell_5/OUT = 1         
                                           |                                           
Net: d[1]                                  |Net: dcell_buffer_bus_0/D[2]               
  buffer_bus/D[1] = 1                      |  buffer_bus/buffer_cell_4/OUT = 1         
                                           |                                           
Net: d[0]                                  |Net: dcell_buffer_bus_0/D[1]               
  buffer_bus/D[0] = 1                      |  buffer_bus/buffer_cell_10/OUT = 1        
                                           |                                           
Net: db[5]                                 |Net: dcell_buffer_bus_0/D[0]               
  buffer_bus/DB[5] = 1                     |  buffer_bus/buffer_cell_11/OUT = 1        
                                           |                                           
Net: DIN9                                  |Net: DIN9                                  
  buffer_bus/DIN9 = 1                      |  buffer_bus/buffer_cell_0/IN = 1          
                                           |                                           
Net: DIN8                                  |Net: DIN8                                  
  buffer_bus/DIN8 = 1                      |  buffer_bus/buffer_cell_1/IN = 1          
                                           |                                           
Net: DIN6                                  |Net: DIN6                                  
  buffer_bus/DIN6 = 1                      |  buffer_bus/buffer_cell_2/IN = 1          
                                           |                                           
Net: DIN5                                  |Net: DIN5                                  
  buffer_bus/DIN5 = 1                      |  buffer_bus/buffer_cell_6/IN = 1          
                                           |                                           
Net: DIN4                                  |Net: DIN4                                  
  buffer_bus/DIN4 = 1                      |  buffer_bus/buffer_cell_7/IN = 1          
                                           |                                           
Net: DIN3                                  |Net: DIN3                                  
  buffer_bus/DIN3 = 1                      |  buffer_bus/buffer_cell_5/IN = 1          
                                           |                                           
Net: DIN2                                  |Net: DIN2                                  
  buffer_bus/DIN2 = 1                      |  buffer_bus/buffer_cell_4/IN = 1          
                                           |                                           
Net: DIN1                                  |Net: DIN1                                  
  buffer_bus/DIN1 = 1                      |  buffer_bus/buffer_cell_10/IN = 1         
                                           |                                           
Net: DIN0                                  |Net: DIN0                                  
  buffer_bus/DIN0 = 1                      |  buffer_bus/buffer_cell_11/IN = 1         
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: dcell_logic_n_bufferbus         |Circuit 2: dcell_logic_n_bufferbus         

---------------------------------------------------------------------------------------
Instance: buffer_bus:21                    |Instance: dcell_buffer_bus_0//buffer_bus_0 
  DIN0 = 1                                 |  buffer_cell_1/IN = 1                     
  DIN1 = 1                                 |  buffer_cell_0/IN = 1                     
  DIN2 = 1                                 |  buffer_cell_2/IN = 1                     
  DIN3 = 1                                 |  buffer_cell_3/IN = 1                     
  DIN4 = 1                                 |  buffer_cell_4/IN = 1                     
  DIN5 = 1                                 |  buffer_cell_5/IN = 1                     
  DIN6 = 1                                 |  buffer_cell_6/IN = 1                     
  DIN7 = 1                                 |  buffer_cell_7/IN = 1                     
  DIN8 = 1                                 |  buffer_cell_11/IN = 1                    
  DIN9 = 1                                 |  buffer_cell_10/IN = 1                    
  D[0] = 1                                 |  buffer_cell_1/OUT = 3                    
  D[1] = 1                                 |  buffer_cell_0/OUT = 3                    
  D[2] = 1                                 |  buffer_cell_2/OUT = 3                    
  D[3] = 1                                 |  buffer_cell_3/OUT = 3                    
  D[4] = 1                                 |  buffer_cell_4/OUT = 1                    
  D[5] = 1                                 |  buffer_cell_5/OUT = 1                    
  D[6] = 3                                 |  buffer_cell_6/OUT = 1                    
  D[7] = 3                                 |  buffer_cell_7/OUT = 1                    
  D[8] = 3                                 |  buffer_cell_11/OUT = 1                   
  D[9] = 3                                 |  buffer_cell_10/OUT = 1                   
  DB[0] = 1                                |  buffer_cell_1/OUTB = 3                   
  DB[1] = 1                                |  buffer_cell_0/OUTB = 2                   
  DB[2] = 1                                |  buffer_cell_2/OUTB = 3                   
  DB[3] = 1                                |  buffer_cell_3/OUTB = 3                   
  DB[4] = 1                                |  buffer_cell_4/OUTB = 1                   
  DB[5] = 1                                |  buffer_cell_5/OUTB = 1                   
  DB[6] = 3                                |  buffer_cell_6/OUTB = 1                   
  DB[7] = 3                                |  buffer_cell_7/OUTB = 1                   
  DB[8] = 3                                |  buffer_cell_11/OUTB = 1                  
  DB[9] = 2                                |  buffer_cell_10/OUTB = 1                  
  VDD = 3                                  |  buffer_cell_7/VDD = 3                    
  GND = 3                                  |  VSUBS = 3                                
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: dcell_logic_n_bufferbus         |Circuit 2: dcell_logic_n_bufferbus         
-------------------------------------------|-------------------------------------------
GND                                        |(no pin, node is dcell_buffer_bus_0/DB[8]) 
VDD                                        |(no pin, node is dcell_buffer_bus_0/D[9])  
DIN9                                       |(no pin, node is dcell_buffer_bus_0/D[0])  
DIN8                                       |DIN9 **Mismatch**                          
DIN7                                       |DIN8 **Mismatch**                          
DIN6                                       |DIN6                                       
DIN5                                       |DIN5                                       
DIN4                                       |DIN4                                       
DIN3                                       |DIN3                                       
DIN2                                       |DIN2                                       
DIN1                                       |DIN1                                       
DIN0                                       |DIN0                                       
SB[1]                                      |SB[1]                                      
SB[2]                                      |SB[2]                                      
SB[3]                                      |SB[3]                                      
SB[4]                                      |SB[4]                                      
DSB[8]                                     |DSB[8]                                     
DSB[9]                                     |DSB[9]                                     
S[1]                                       |S[1]                                       
S[2]                                       |S[2]                                       
S[4]                                       |S[4]                                       
S[3]                                       |S[3]                                       
DS[8]                                      |DS[8]                                      
DS[9]                                      |DS[9]                                      
(no pin, node is DIN0)                     |DIN7                                       
(no pin, node is d[6])                     |VDD                                        
(no pin, node is d[6])                     |GND                                        
---------------------------------------------------------------------------------------
Cell pin lists for dcell_logic_n_bufferbus and dcell_logic_n_bufferbus altered to match.
Device classes dcell_logic_n_bufferbus and dcell_logic_n_bufferbus are equivalent.

Final result: Top level cell failed pin matching.
