# Vector1
### Solution
```Verilog
`default_nettype none     // Disable implicit nets. Reduces some types of bugs.
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );
    assign {out_hi, out_lo} = in;
endmodule
```
[code](12.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/12/result.PNG)
