Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Aug  4 01:38:29 2023
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   197 |
|    Minimum number of control sets                        |   197 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   582 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   197 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     8 |
| >= 16              |    74 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1553 |          444 |
| No           | No                    | Yes                    |             180 |           66 |
| No           | Yes                   | No                     |            1033 |          313 |
| Yes          | No                    | No                     |             695 |          223 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |             675 |          210 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                           | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                           | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | image_processor_i_1_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dvi2rgb_m0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/TMDS_ClockingX/in0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pixel_sync_inst/counter_CE__0                      |                                                                                                                                                                                                                                                          | pixel_sync_inst/CE_reg_i_2_n_0                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                       | internalDebug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                           | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                        | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                           |                1 |              4 |         4.00 |
|  pixel_sync_inst/CE                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                               | dvi2rgb_m0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                             |                2 |              5 |         2.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                                                                                               |                4 |              5 |         1.25 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/TMDS_ClockingX/rDlyRstCnt0_inferred__0/i__n_0                                                                                                                                                                                                 | dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                2 |              5 |         2.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                               | dvi2rgb_m0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                             |                2 |              5 |         2.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                               | dvi2rgb_m0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                             |                4 |              5 |         1.25 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | pixel_sync_inst/counter_CE                                                                                                                                                                                                                               | pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                             | internalDebug/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                           |                3 |              7 |         2.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1_n_0                                                                                                                                                                   |                3 |              7 |         2.33 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/sel_14                                                                                                                                                                                                       | internalDebug/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              7 |         7.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                3 |              7 |         2.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                3 |              7 |         2.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1_n_0                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                3 |              7 |         2.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1_n_0                                                                                                                                                                   |                4 |              7 |         1.75 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[2].DecoderX//i__n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/input_fifo_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | image_processor_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/input_fifo_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   | image_processor_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/output_fifo_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          | image_processor_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/output_fifo_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                  | image_processor_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[1].DecoderX//i__n_0                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                   | dvi2rgb_m0/DataDecoders[0].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                   | dvi2rgb_m0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                2 |             10 |         5.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/DataDecoders[0].DecoderX//i__n_0                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                        |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                   | dvi2rgb_m0/DataDecoders[2].DecoderX/ChannelBondX/pMeRdy_int_i_1_n_0                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                |                2 |             11 |         5.50 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                       | dvi2rgb_m0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                       | dvi2rgb_m0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                       | dvi2rgb_m0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          | dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                               | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                            |                4 |             14 |         3.50 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                               | internalDebug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0_n_0                                                                                                                                                                            |                7 |             15 |         2.14 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          | rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1_n_0                                                                                                                                                                            |                9 |             15 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                          | image_processor/u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/v_delay_line/SR[0]                                                                                                                                                         |                7 |             16 |         2.29 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                          | image_processor/u_ISPCore/HSV2RGB_Core_Inst/back_calculate_c_m_inst/v_delay_line/SR[0]                                                                                                                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[1].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                7 |             16 |         2.29 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[2].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             | dvi2rgb_m0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld__0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1_n_0                                                                                                                                                                                              | dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                7 |             24 |         3.43 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt[23]_i_1__0_n_0                                                                                                                                                                                           | dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                7 |             24 |         3.43 |
|  clk_refm0/inst/clk_out1                            | dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1_n_0                                                                                                                                                                                           | dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                7 |             24 |         3.43 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/u_ISPCore/HSV2RGB_Core_Inst/pixel_ready_delay/data_out_reg[0]_0[0]                                                                                                                                                                       | image_processor_i_1_n_0                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_refm0/inst/clk_out1                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/max[7]_i_1_n_0                                                                                                                                                                        | image_processor_i_1_n_0                                                                                                                                                                                                                 |               14 |             35 |         2.50 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg_0[0]                                                                                                                                                          | image_processor_i_1_n_0                                                                                                                                                                                                                 |               24 |             48 |         2.00 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          | internalDebug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               24 |             58 |         2.42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut | image_processor/input_fifo_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid                                                                                                                             | image_processor_i_1_n_0                                                                                                                                                                                                                 |               24 |             72 |         3.00 |
|  pixel_sync_inst/pixel_clk_out                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |            101 |         2.89 |
|  clk_refm0/inst/clk_out1                            | internalDebug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  dvi2rgb_m0/TMDS_ClockingX/PixelClk_int             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               42 |            150 |         3.57 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |            198 |         5.66 |
|  dvi2rgb_m0/GenerateBUFG.ResyncToBUFG_X/PixelClkOut |                                                                                                                                                                                                                                                          | image_processor_i_1_n_0                                                                                                                                                                                                                 |              154 |            624 |         4.05 |
|  clk_refm0/inst/clk_out1                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              308 |           1187 |         3.85 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


