--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml DS1302_Top.twx DS1302_Top.ncd -o DS1302_Top.twr
DS1302_Top.pcf

Design file:              DS1302_Top.ncd
Physical constraint file: DS1302_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16346 paths analyzed, 2000 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.911ns.
--------------------------------------------------------------------------------

Paths for end point SEG_BCD_U0/SEG_Scan_U0/seg_data_0 (SLICE_X11Y48.A5), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_2_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.911ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.779 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_2_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BMUX     Tshcko                0.576   state_1_3
                                                       state_2_2
    SLICE_X12Y43.A1      net (fanout=7)        2.138   state_2_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X11Y48.B2      net (fanout=7)        1.615   seg_bcd<4>
    SLICE_X11Y48.B       Tilo                  0.259   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT28
    SLICE_X11Y48.A5      net (fanout=1)        0.230   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT27
    SLICE_X11Y48.CLK     Tas                   0.373   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT210
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (1.721ns logic, 5.190ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.779 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_0_1 to SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   state_0_2
                                                       state_0_1
    SLICE_X12Y43.A4      net (fanout=11)       1.961   state_0_1
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X11Y48.B2      net (fanout=7)        1.615   seg_bcd<4>
    SLICE_X11Y48.B       Tilo                  0.259   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT28
    SLICE_X11Y48.A5      net (fanout=1)        0.230   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT27
    SLICE_X11Y48.CLK     Tas                   0.373   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT210
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (1.621ns logic, 5.013ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.779 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_3_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   state_3_4
                                                       state_3_2
    SLICE_X12Y43.A3      net (fanout=5)        1.949   state_3_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X11Y48.B2      net (fanout=7)        1.615   seg_bcd<4>
    SLICE_X11Y48.B       Tilo                  0.259   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT28
    SLICE_X11Y48.A5      net (fanout=1)        0.230   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT27
    SLICE_X11Y48.CLK     Tas                   0.373   SEG_BCD_U0/SEG_Scan_U0/seg_data<1>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT210
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (1.575ns logic, 5.001ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point SEG_BCD_U0/SEG_Scan_U0/seg_data_4 (SLICE_X10Y49.A5), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_2_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.778 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_2_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BMUX     Tshcko                0.576   state_1_3
                                                       state_2_2
    SLICE_X12Y43.A1      net (fanout=7)        2.138   state_2_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y49.B3      net (fanout=7)        1.475   seg_bcd<4>
    SLICE_X10Y49.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1011
    SLICE_X10Y49.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1010
    SLICE_X10Y49.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1012
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (1.673ns logic, 5.016ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.778 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_0_1 to SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   state_0_2
                                                       state_0_1
    SLICE_X12Y43.A4      net (fanout=11)       1.961   state_0_1
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y49.B3      net (fanout=7)        1.475   seg_bcd<4>
    SLICE_X10Y49.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1011
    SLICE_X10Y49.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1010
    SLICE_X10Y49.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1012
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.573ns logic, 4.839ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.778 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_3_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   state_3_4
                                                       state_3_2
    SLICE_X12Y43.A3      net (fanout=5)        1.949   state_3_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y49.B3      net (fanout=7)        1.475   seg_bcd<4>
    SLICE_X10Y49.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1011
    SLICE_X10Y49.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1010
    SLICE_X10Y49.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<5>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1012
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_4
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (1.527ns logic, 4.827ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point SEG_BCD_U0/SEG_Scan_U0/seg_data_6 (SLICE_X10Y48.A5), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_2_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.779 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_2_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BMUX     Tshcko                0.576   state_1_3
                                                       state_2_2
    SLICE_X12Y43.A1      net (fanout=7)        2.138   state_2_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y48.B3      net (fanout=7)        1.474   seg_bcd<4>
    SLICE_X10Y48.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1411
    SLICE_X10Y48.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1410
    SLICE_X10Y48.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1412
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (1.673ns logic, 5.015ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.779 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_0_1 to SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   state_0_2
                                                       state_0_1
    SLICE_X12Y43.A4      net (fanout=11)       1.961   state_0_1
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y48.B3      net (fanout=7)        1.474   seg_bcd<4>
    SLICE_X10Y48.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1411
    SLICE_X10Y48.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1410
    SLICE_X10Y48.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1412
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (1.573ns logic, 4.838ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3_2 (FF)
  Destination:          SEG_BCD_U0/SEG_Scan_U0/seg_data_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.779 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_3_2 to SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   state_3_4
                                                       state_3_2
    SLICE_X12Y43.A3      net (fanout=5)        1.949   state_3_2
    SLICE_X12Y43.A       Tilo                  0.254   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT141
                                                       Mram__n0473111_1
    SLICE_X13Y41.A2      net (fanout=16)       1.207   Mram__n0473111
    SLICE_X13Y41.A       Tilo                  0.259   DS1302_Test_U0/DS1302_U1/read_second<7>
                                                       Mmux_seg_bcd191
    SLICE_X10Y48.B3      net (fanout=7)        1.474   seg_bcd<4>
    SLICE_X10Y48.B       Tilo                  0.235   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1411
    SLICE_X10Y48.A5      net (fanout=1)        0.196   SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1410
    SLICE_X10Y48.CLK     Tas                   0.349   SEG_BCD_U0/SEG_Scan_U0/seg_data<7>
                                                       SEG_BCD_U0/SEG_Scan_U0/Mmux_scan_sel[3]_seg_data_0[7]_select_17_OUT1412
                                                       SEG_BCD_U0/SEG_Scan_U0/seg_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (1.527ns logic, 4.826ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DS1302_Test_U0/DS1302_U1/write_data_3 (SLICE_X16Y32.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DS1302_Test_U0/write_hour_reg_3 (FF)
  Destination:          DS1302_Test_U0/DS1302_U1/write_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DS1302_Test_U0/write_hour_reg_3 to DS1302_Test_U0/DS1302_U1/write_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.198   DS1302_Test_U0/write_hour_reg<3>
                                                       DS1302_Test_U0/write_hour_reg_3
    SLICE_X16Y32.C6      net (fanout=1)        0.018   DS1302_Test_U0/write_hour_reg<3>
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.197   DS1302_Test_U0/DS1302_U1/write_data<3>
                                                       DS1302_Test_U0/DS1302_U1/state_state[4]_GND_7_o_select_62_OUT<3>3
                                                       DS1302_Test_U0/DS1302_U1/write_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5 (SLICE_X17Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4 (FF)
  Destination:          DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4 to DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<6>
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_4
    SLICE_X17Y47.C5      net (fanout=2)        0.059   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<4>
    SLICE_X17Y47.CLK     Tah         (-Th)    -0.155   DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift<6>
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/Mmux_MISO_shift[7]_GND_10_o_mux_46_OUT31
                                                       DS1302_Test_U0/DS1302_U1/DS1302_IO/SPI_Master/MISO_shift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point write_year_6 (SLICE_X14Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_year_6 (FF)
  Destination:          write_year_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_year_6 to write_year_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.200   write_year<6>
                                                       write_year_6
    SLICE_X14Y30.CX      net (fanout=8)        0.110   write_year<6>
    SLICE_X14Y30.CLK     Tckdi       (-Th)    -0.106   write_year<6>
                                                       key[3]_state[3]_select_200_OUT<6>4
                                                       write_year_6
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.306ns logic, 0.110ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: KEY_Debounce_0/DFF2/CLK
  Logical resource: KEY_Debounce_0/DFF1/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: KEY_Debounce_0/DFF2/SR
  Logical resource: KEY_Debounce_0/DFF1/SR
  Location pin: SLICE_X0Y37.SR
  Clock network: SEG_BCD_U0/SEG_Scan_U0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16346 paths, 0 nets, and 4050 connections

Design statistics:
   Minimum period:   6.911ns{1}   (Maximum frequency: 144.697MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 21:47:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



