https://github.com/snbk001/Verilog-Design-Examples - for verilog
