#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 18 15:23:23 2022
# Process ID: 4144
# Current directory: C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2696 C:\Users\Winter\Desktop\vivado\Exercise\seg7_exe1\project_1\project_1.xpr
# Log file: C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/vivado.log
# Journal file: C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seg7_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 6e8669e972044a46b7748a67568aa10e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg7_tb_behav xil_defaultlib.seg7_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6e8669e972044a46b7748a67568aa10e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg7_tb_behav xil_defaultlib.seg7_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.seg7_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg7_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/seg7_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/seg7_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 18 15:25:03 2022. For additional details about this file, please refer to the WebTalk help file at D:/Software/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.117 ; gain = 17.586
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 18 15:25:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 900.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg7_tb_behav -key {Behavioral:sim_1:Functional:seg7_tb} -tclbatch {seg7_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source seg7_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 360 ns : File "C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.srcs/sim_1/imports/code/seg7_tb.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg7_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 975.027 ; gain = 74.258
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: seg7
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1273.969 ; gain = 171.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v:2]
WARNING: [Synth 8-3917] design seg7 has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design seg7 has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design seg7 has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design seg7 has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.289 ; gain = 209.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.289 ; gain = 209.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.289 ; gain = 209.555
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7_ctr.xdc]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7_ctr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.684 ; gain = 382.949
8 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.684 ; gain = 510.656
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/code/seg7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/project_1.srcs/sim_1/imports/code/seg7_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/seg7_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/seg7_tb_behav.wcfg
set_property xsim.view C:/Users/Winter/Desktop/vivado/Exercise/seg7_exe1/project_1/seg7_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.621 ; gain = 7.938
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 16:33:23 2022...
