Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v at line 80339 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_2/shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_3/shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_4/shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_5/shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v at line 80339 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_2/shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_3/shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_4/shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_5/shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v at line 80339 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_1/shift_registers_u[31].shift_reg_u_reg[31][22]_srl32___RU_1_valid_buf__r_30/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 80 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRLC32E.v" Line 142: Timing violation in scope /NTT_tb/dut/RU_2/shift_registers_u[29].shift_reg_u_reg[29][22]_srl30___RU_1_valid_buf__r_28/TChk142_155122 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_3/shift_registers_u[13].shift_reg_u_reg[13][22]_srl14___RU_1_valid_buf__r_12/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_4/shift_registers_u[5].shift_reg_u_reg[5][22]_srl6___RU_1_valid_buf__r_4/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: "D:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /NTT_tb/dut/RU_5/shift_registers_u[1].shift_reg_u_reg[1][22]_srl2___RU_1_valid_buf__r_0/TChk140_21196 at time 2183 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $hold violation detected. Time: 2183 ps, Ref Event Time Stamp: 2116 ps, Data Event Time Stamp: 2183 ps, Limit: 87 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/synth/timing/xsim/NTT_tb_time_synth.v at line 80339 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir locat