module XOR_Gate (
    input wire A, B,
    output reg Q
);

always @(*) begin
    case ({B, A})  
        2'b00: Q = 1'b0; 
        2'b01: Q = 1'b1;  
        2'b10: Q = 1'b1;  
        2'b11: Q = 1'b0;  
    endcase
end

endmodule
