Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:28:47 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (50.30,19.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0285      1.0500    0.0813      0.0813 r    (50.05,19.55)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0064
  U300/I (INVD1BWP16P90CPD)                                                                               0.0285      1.0700    0.0000      0.0813 r    (50.17,17.42)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0234      1.0500    0.0256      0.1068 f    (50.25,17.42)
  n392 (net)                                                                           8      0.0045
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0234      1.0700    0.0000      0.1068 f    (48.58,16.35)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0159      1.0500    0.0189      0.1258 r    (48.70,16.35)
  n219 (net)                                                                           3      0.0019
  U271/B1 (IND2D1BWP16P90CPD)                                                                             0.0159      1.0700    0.0000      0.1258 r    (47.80,15.93)
  U271/ZN (IND2D1BWP16P90CPD)                                                                             0.0379      1.0500    0.0314      0.1571 f    (47.83,15.93)
  n217 (net)                                                                           7      0.0041
  U272/B1 (IND2D1BWP16P90CPD)                                                                             0.0379      1.0700    0.0000      0.1571 f    (52.61,15.76)
  U272/ZN (IND2D1BWP16P90CPD)                                                                             0.0141      1.0500    0.0162      0.1733 r    (52.63,15.76)
  n141 (net)                                                                           2      0.0011
  U281/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0141      1.0700    0.0000      0.1733 r    (52.19,16.63)
  U281/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0139      1.0500    0.0155      0.1888 f    (52.35,16.61)
  n143 (net)                                                                           1      0.0005
  U275/B (IAO21D1BWP16P90CPD)                                                                             0.0139      1.0700    0.0000      0.1888 f    (54.97,13.33)
  U275/ZN (IAO21D1BWP16P90CPD)                                                                            0.0214      1.0500    0.0192      0.2080 r    (54.98,13.39)
  n146 (net)                                                                           4      0.0022
  U274/B (OA21D1BWP16P90CPD)                                                                              0.0214      1.0700    0.0000      0.2080 r    (54.91,13.39)
  U274/Z (OA21D1BWP16P90CPD)                                                                              0.0090      1.0500    0.0266      0.2346 r    (55.04,13.39)
  n459 (net)                                                                           1      0.0011
  U278/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0090      1.0700    0.0000      0.2346 r    (59.95,14.58)
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0098      1.0500    0.0061      0.2408 f    (59.77,14.62)
  n458 (net)                                                                           1      0.0015
  U295/A2 (ND2D2BWP16P90CPDULVT)                                                                          0.0098      1.0700    0.0000      0.2408 f    (58.38,13.46)
  U295/ZN (ND2D2BWP16P90CPDULVT)                                                                          0.0046      1.0500    0.0041      0.2449 r    (58.38,13.39)
  n256 (net)                                                                           1      0.0006
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0046      1.0700    0.0000      0.2449 r    (57.10,12.16)     s, n
  data arrival time                                                                                                                         0.2449

  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5940 f    (59.14,12.13)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5640
  duty cycle clock jitter                                                                                                      -0.0090      0.5550
  library setup time                                                                                                  1.0000   -0.0049      0.5501
  data required time                                                                                                                        0.5501
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5501
  data arrival time                                                                                                                        -0.2449
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.3052



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0089      1.0500    0.0048      0.5048 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0050
  U533/I (BUFFD3BWP16P90CPD)                                                                              0.0089      1.0700    0.0000      0.5048 f    (59.12,16.02)
  U533/Z (BUFFD3BWP16P90CPD)                                                                              0.1316      1.0500    0.0957      0.6005 f    (59.34,16.02)
  dbg_datf_si[0] (net)                                                                 1      0.1000
  dbg_datf_si[0] (out)                                                                                    0.1316      1.0700    0.0000      0.6005 f    (61.75,16.05)
  data arrival time                                                                                                                         0.6005

  clock clock (rise edge)                                                                                                       1.1880      1.1880
  clock network delay (ideal)                                                                                                   0.0000      1.1880
  clock uncertainty                                                                                                            -0.0300      1.1580
  cycle clock jitter                                                                                                           -0.0070      1.1510
  output external delay                                                                                                        -0.5000      0.6510
  data required time                                                                                                                        0.6510
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6510
  data arrival time                                                                                                                        -0.6005
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0505



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0084      1.0500    0.0042      0.5042 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0045
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0084      1.0700    0.0000      0.5042 r    (49.33,7.31)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.0754      1.0500    0.0555      0.5597 r    (49.48,7.31)
  n382 (net)                                                                          19      0.0212
  i_img2_jtag_tap_tdo_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0754      1.0700    0.0000      0.5597 r    (58.02,12.09)     s, n
  data arrival time                                                                                                                         0.5597

  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5940 f    (59.14,12.13)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5640
  duty cycle clock jitter                                                                                                      -0.0090      0.5550
  library setup time                                                                                                  1.0000    0.0070      0.5620
  data required time                                                                                                                        0.5620
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5620
  data arrival time                                                                                                                        -0.5597
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0023



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5940      0.5940
  clock network delay (ideal)                                                                                                   0.0000      0.5940

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      1.0700    0.0000      0.5940 f    (59.21,13.68)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0062      1.0500    0.0389      0.6329 r    (58.78,13.68)     s, n
  n407 (net)                                                                           1      0.0034
  U294/I (CKBD14BWP16P90CPDULVT)                                                                          0.0062      1.0700    0.0000      0.6329 r    (60.54,13.39)
  U294/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0215      1.0500    0.0216      0.6545 r    (61.44,13.39)
  tdo_enable (net)                                                                     1      0.1000
  tdo_enable (out)                                                                                        0.0215      1.0700    0.0000      0.6545 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6545

  clock clock (rise edge)                                                                                                       1.1880      1.1880
  clock network delay (ideal)                                                                                                   0.0000      1.1880
  clock uncertainty                                                                                                            -0.0300      1.1580
  duty cycle clock jitter                                                                                                      -0.0090      1.1490
  output external delay                                                                                                        -0.5000      0.6490
  data required time                                                                                                                        0.6490
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6490
  data arrival time                                                                                                                        -0.6545
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0055


1
