// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : dsp_AB_16x10_signed_v1_0.v
// Device     : gemini
// LiteX sha1 : --------
// Date       : 2024-02-22 15:39:21
//------------------------------------------------------------------------------
// This file is Copyright (c) 2022 RapidSilicon
//--------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module dsp_AB_16x10_signed #(
	parameter IP_TYPE 		= "DSPG",
	parameter IP_VERSION 	= 32'h1, 
	parameter IP_ID 		= 32'h56239d5
)
(
    input  wire   [15:0] a,
    input  wire    [9:0] b,
    input  wire          clk,
    input  wire          reset,
    output wire   [25:0] z
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          sys_clk;
wire          sys_rst;
wire signed  [15:0] a_1;
wire signed   [9:0] b_1;
wire   [25:0] z_1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign a_1 = a;
assign b_1 = b;
assign sys_clk = clk;
assign sys_rst = reset;
assign z = z_1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

DSP38 #(
	.DSP_MODE("MULTIPLY"),
	.INPUT_REG_EN("TRUE"),
	.OUTPUT_REG_EN("TRUE")
) DSP38 (
	.A(a_1),
	.B(b_1),
	.CLK(sys_clk),
	.FEEDBACK(1'd0),
	.RESET(sys_rst),
	.UNSIGNED_A(1'd0),
	.UNSIGNED_B(1'd0),
	.Z(z_1)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2024-02-22 15:39:21.
//------------------------------------------------------------------------------
