

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sat Nov 30 13:37:39 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.532|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  110257|  110257|  110257|  110257|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  110256|  110256|      6891|          -|          -|    16|    no    |
        | + Loop 1.1          |    6888|    6888|       492|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     490|     490|        35|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      32|      32|         4|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	10  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i12 %phi_mul1 to i13"   --->   Operation 14 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.54ns)   --->   "%next_mul2 = add i12 %phi_mul1, 196"   --->   Operation 15 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_d, -16" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%out_d_2 = add i5 %out_d, 1" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 18 'add' 'out_d_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i5 %out_d to i4" [layers_c/pointwise_conv2d.cpp:15]   --->   Operation 20 'trunc' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_13 = zext i5 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 21 'zext' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %tmp_13" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 22 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 23 'load' 'SeparableConv2D_3_b_3' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_7, i3 0)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 25 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 26 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_5 = sext i14 %SeparableConv2D_3_b_3 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'sext' 'SeparableConv2D_3_b_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9 = sext i14 %SeparableConv2D_3_b_3 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 32 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 33 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 38 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%tmp_14 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 39 'sub' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_14 to i12" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 40 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 41 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 45 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 46 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i4 %out_w to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 48 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp_14, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp to i13" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 51 'sext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.54ns)   --->   "%tmp_15 = add i13 %tmp_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 52 'add' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i13 %tmp_15 to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 53 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_16 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 54 'zext' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_16" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 55 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.53>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_s, %3 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%in_d = phi i4 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 59 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 60 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 62 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %in_d, -8" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 63 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%in_d_1 = add i4 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 64 'add' 'in_d_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29_cast2 = zext i4 %in_d to i7" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'zext' 'tmp_29_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 67 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.63ns)   --->   "%tmp1 = add i11 %phi_mul, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 68 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i11 %tmp1 to i12" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 69 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.63ns)   --->   "%tmp_18 = add i12 %tmp1_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 70 'add' 'tmp_18' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i12 %tmp_18 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 72 'zext' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_19" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 73 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 74 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 75 [1/1] (1.87ns)   --->   "%tmp_20 = add i7 %tmp_12, %tmp_29_cast2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 75 'add' 'tmp_20' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_21 = zext i7 %tmp_20 to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 76 'zext' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_2 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_21" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 77 'getelementptr' 'SeparableConv2D_3_w_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 78 'load' 'SeparableConv2D_3_w_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 79 'trunc' 'tmp_8' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.07ns)   --->   "%tmp_17 = add i16 %SeparableConv2D_3_b_5, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 80 'add' 'tmp_17' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 %tmp_8, %tmp_9" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 81 'add' 'tmp_27_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 82 'bitselect' 'tmp_10' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_10, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 83 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 84 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 85 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 86 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %SeparableConv2D_3_w_3 to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 87 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_22 = mul i30 %tmp_34_cast, %tmp_37_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 88 'mul' 'tmp_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_22, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 89 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 90 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %output_load_1, %tmp_23" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 90 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 92 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11           (br               ) [ 01111111111]
out_d                 (phi              ) [ 00100000000]
phi_mul1              (phi              ) [ 00100000000]
phi_mul1_cast         (zext             ) [ 00011111111]
next_mul2             (add              ) [ 01111111111]
exitcond3             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d_2               (add              ) [ 01111111111]
StgValue_19           (br               ) [ 00000000000]
tmp_7                 (trunc            ) [ 00010000000]
tmp_13                (zext             ) [ 00000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 00010000000]
StgValue_24           (ret              ) [ 00000000000]
tmp_12                (bitconcatenate   ) [ 00001111111]
SeparableConv2D_3_b_3 (load             ) [ 00000000000]
SeparableConv2D_3_b_5 (sext             ) [ 00001111111]
tmp_9                 (sext             ) [ 00001111111]
StgValue_29           (br               ) [ 00111111111]
out_h                 (phi              ) [ 00001000000]
exitcond2             (icmp             ) [ 00111111111]
empty_13              (speclooptripcount) [ 00000000000]
out_h_2               (add              ) [ 00111111111]
StgValue_34           (br               ) [ 00000000000]
p_shl                 (bitconcatenate   ) [ 00000000000]
p_shl_cast            (zext             ) [ 00000000000]
p_shl1                (bitconcatenate   ) [ 00000000000]
p_shl1_cast           (zext             ) [ 00000000000]
tmp_14                (sub              ) [ 00000111111]
tmp_22_cast           (sext             ) [ 00000111111]
StgValue_41           (br               ) [ 00111111111]
StgValue_42           (br               ) [ 01111111111]
out_w                 (phi              ) [ 00000100000]
exitcond1             (icmp             ) [ 00111111111]
empty_14              (speclooptripcount) [ 00000000000]
out_w_2               (add              ) [ 00111111111]
StgValue_47           (br               ) [ 00000000000]
tmp_23_cast4          (zext             ) [ 00000011110]
tmp_23_cast           (zext             ) [ 00000000000]
tmp                   (add              ) [ 00000000000]
tmp_cast              (sext             ) [ 00000000000]
tmp_15                (add              ) [ 00000000000]
tmp_25_cast           (sext             ) [ 00000000000]
tmp_16                (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000011111]
StgValue_56           (br               ) [ 00111111111]
StgValue_57           (br               ) [ 00111111111]
output_load_1         (phi              ) [ 00000011110]
in_d                  (phi              ) [ 00000010000]
phi_mul               (phi              ) [ 00000010000]
StgValue_61           (store            ) [ 00000000000]
exitcond              (icmp             ) [ 00111111111]
empty_15              (speclooptripcount) [ 00000000000]
in_d_1                (add              ) [ 00111111111]
StgValue_65           (br               ) [ 00000000000]
tmp_29_cast2          (zext             ) [ 00000000000]
next_mul              (add              ) [ 00111111111]
tmp1                  (add              ) [ 00000000000]
tmp1_cast             (zext             ) [ 00000000000]
tmp_18                (add              ) [ 00000000000]
tmp_32_cast           (sext             ) [ 00000000000]
tmp_19                (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000001000]
tmp_20                (add              ) [ 00000000000]
tmp_21                (zext             ) [ 00000000000]
SeparableConv2D_3_w_2 (getelementptr    ) [ 00000001000]
tmp_8                 (trunc            ) [ 00000000000]
tmp_17                (add              ) [ 00000000000]
tmp_27_cast           (add              ) [ 00000000000]
tmp_10                (bitselect        ) [ 00000000000]
p_tmp_s               (select           ) [ 00000000001]
input_load            (load             ) [ 00000000100]
SeparableConv2D_3_w_3 (load             ) [ 00000000100]
tmp_34_cast           (sext             ) [ 00000000000]
tmp_37_cast           (sext             ) [ 00000000000]
tmp_22                (mul              ) [ 00000000000]
tmp_23                (partselect       ) [ 00000000010]
tmp_s                 (add              ) [ 00111111111]
StgValue_91           (br               ) [ 00111111111]
p_tmp_cast            (zext             ) [ 00000000000]
StgValue_93           (store            ) [ 00000000000]
StgValue_94           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="SeparableConv2D_3_b_2_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_3/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="output_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="1"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/6 StgValue_93/10 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="SeparableConv2D_3_w_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_w_2/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_w_3/6 "/>
</bind>
</comp>

<comp id="115" class="1005" name="out_d_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="out_d_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="phi_mul1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_mul1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="out_h_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="out_h_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="out_w_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="out_w_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="output_load_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_load_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="16" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="in_d_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="in_d_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="phi_mul_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="1"/>
<pin id="185" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="phi_mul_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="11" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_mul1_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="next_mul2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_d_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="1"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="SeparableConv2D_3_b_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_3_b_5/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="out_h_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl1_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_14_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_22_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="out_w_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_23_cast4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_23_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_15_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="3"/>
<pin id="318" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_25_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_16_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="in_d_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_29_cast2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast2/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="next_mul_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="1"/>
<pin id="354" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp1_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_18_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="2"/>
<pin id="363" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_32_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_19_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_20_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="3"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_21_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_17_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="3"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_27_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="0"/>
<pin id="395" dir="0" index="1" bw="14" slack="3"/>
<pin id="396" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_tmp_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="15" slack="0"/>
<pin id="410" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_34_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_37_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="1"/>
<pin id="419" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_23_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="30" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="3"/>
<pin id="431" dir="0" index="1" bw="16" slack="1"/>
<pin id="432" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_tmp_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="1"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/10 "/>
</bind>
</comp>

<comp id="438" class="1007" name="tmp_22_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="15" slack="0"/>
<pin id="441" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="445" class="1005" name="phi_mul1_cast_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="3"/>
<pin id="447" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="450" class="1005" name="next_mul2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="out_d_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_7_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="468" class="1005" name="SeparableConv2D_3_b_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_12_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="3"/>
<pin id="475" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="478" class="1005" name="SeparableConv2D_3_b_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="3"/>
<pin id="480" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_9_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="3"/>
<pin id="485" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="491" class="1005" name="out_h_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_14_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="1"/>
<pin id="498" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_22_cast_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="2"/>
<pin id="503" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="509" class="1005" name="out_w_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_23_cast4_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="1"/>
<pin id="516" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="519" class="1005" name="output_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="1"/>
<pin id="521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="in_d_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="next_mul_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="537" class="1005" name="input_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="1"/>
<pin id="539" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="SeparableConv2D_3_w_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="1"/>
<pin id="544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="p_tmp_s_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="1"/>
<pin id="549" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="552" class="1005" name="input_load_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="557" class="1005" name="SeparableConv2D_3_w_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="1"/>
<pin id="559" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_23_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_s_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="171"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="130" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="130" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="119" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="119" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="119" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="119" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="71" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="71" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="141" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="141" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="141" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="141" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="152" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="152" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="152" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="152" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="333"><net_src comp="176" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="176" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="176" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="187" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="187" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="378"><net_src comp="341" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="387"><net_src comp="163" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="163" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="384" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="393" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="159" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="442"><net_src comp="414" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="417" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="448"><net_src comp="194" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="453"><net_src comp="198" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="461"><net_src comp="210" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="466"><net_src comp="216" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="471"><net_src comp="64" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="476"><net_src comp="225" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="481"><net_src comp="232" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="486"><net_src comp="236" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="494"><net_src comp="246" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="499"><net_src comp="276" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="504"><net_src comp="282" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="512"><net_src comp="292" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="517"><net_src comp="298" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="522"><net_src comp="77" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="530"><net_src comp="335" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="535"><net_src comp="345" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="540"><net_src comp="89" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="545"><net_src comp="102" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="550"><net_src comp="406" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="555"><net_src comp="96" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="560"><net_src comp="109" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="565"><net_src comp="420" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="570"><net_src comp="429" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 10 }
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_w_s | {6 7 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_19 : 2
		tmp_7 : 1
		tmp_13 : 1
		SeparableConv2D_3_b_2 : 2
		SeparableConv2D_3_b_3 : 3
	State 3
		SeparableConv2D_3_b_5 : 1
		tmp_9 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_34 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_14 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_47 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_15 : 4
		tmp_25_cast : 5
		tmp_16 : 6
		output_addr : 7
	State 6
		StgValue_61 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_65 : 2
		tmp_29_cast2 : 1
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_18 : 3
		tmp_32_cast : 4
		tmp_19 : 5
		input_addr : 6
		input_load : 7
		tmp_20 : 2
		tmp_21 : 3
		SeparableConv2D_3_w_2 : 4
		SeparableConv2D_3_w_3 : 5
		tmp_8 : 1
		tmp_17 : 1
		tmp_27_cast : 2
		tmp_10 : 2
		p_tmp_s : 3
	State 7
	State 8
		tmp_22 : 1
		tmp_23 : 2
	State 9
	State 10
		StgValue_93 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_198       |    0    |    0    |    12   |
|          |        out_d_2_fu_210        |    0    |    0    |    15   |
|          |        out_h_2_fu_246        |    0    |    0    |    13   |
|          |        out_w_2_fu_292        |    0    |    0    |    13   |
|          |          tmp_fu_306          |    0    |    0    |    15   |
|          |         tmp_15_fu_315        |    0    |    0    |    12   |
|    add   |         in_d_1_fu_335        |    0    |    0    |    13   |
|          |        next_mul_fu_345       |    0    |    0    |    13   |
|          |          tmp1_fu_351         |    0    |    0    |    13   |
|          |         tmp_18_fu_360        |    0    |    0    |    13   |
|          |         tmp_20_fu_374        |    0    |    0    |    15   |
|          |         tmp_17_fu_388        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_393      |    0    |    0    |    21   |
|          |         tmp_s_fu_429         |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_204       |    0    |    0    |    11   |
|   icmp   |       exitcond2_fu_240       |    0    |    0    |    9    |
|          |       exitcond1_fu_286       |    0    |    0    |    9    |
|          |        exitcond_fu_329       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_14_fu_276        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_406        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_22_fu_438        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     phi_mul1_cast_fu_194     |    0    |    0    |    0    |
|          |         tmp_13_fu_220        |    0    |    0    |    0    |
|          |       p_shl_cast_fu_260      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_272      |    0    |    0    |    0    |
|          |      tmp_23_cast4_fu_298     |    0    |    0    |    0    |
|   zext   |      tmp_23_cast_fu_302      |    0    |    0    |    0    |
|          |         tmp_16_fu_324        |    0    |    0    |    0    |
|          |      tmp_29_cast2_fu_341     |    0    |    0    |    0    |
|          |       tmp1_cast_fu_356       |    0    |    0    |    0    |
|          |         tmp_19_fu_369        |    0    |    0    |    0    |
|          |         tmp_21_fu_379        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_434      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_7_fu_216         |    0    |    0    |    0    |
|          |         tmp_8_fu_384         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_12_fu_225        |    0    |    0    |    0    |
|bitconcatenate|         p_shl_fu_252         |    0    |    0    |    0    |
|          |         p_shl1_fu_264        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_3_b_5_fu_232 |    0    |    0    |    0    |
|          |         tmp_9_fu_236         |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_282      |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_311       |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_320      |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_365      |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_414      |    0    |    0    |    0    |
|          |      tmp_37_cast_fu_417      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_10_fu_398        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_23_fu_420        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |   282   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_2_reg_468|    4   |
|SeparableConv2D_3_b_5_reg_478|   16   |
|SeparableConv2D_3_w_2_reg_542|    7   |
|SeparableConv2D_3_w_3_reg_557|   15   |
|        in_d_1_reg_527       |    4   |
|         in_d_reg_172        |    4   |
|      input_addr_reg_537     |   14   |
|      input_load_reg_552     |   16   |
|      next_mul2_reg_450      |   12   |
|       next_mul_reg_532      |   11   |
|       out_d_2_reg_458       |    5   |
|        out_d_reg_115        |    5   |
|       out_h_2_reg_491       |    4   |
|        out_h_reg_137        |    4   |
|       out_w_2_reg_509       |    4   |
|        out_w_reg_148        |    4   |
|     output_addr_reg_519     |   14   |
|    output_load_1_reg_159    |   16   |
|       p_tmp_s_reg_547       |   15   |
|    phi_mul1_cast_reg_445    |   13   |
|       phi_mul1_reg_126      |   12   |
|       phi_mul_reg_183       |   11   |
|        tmp_12_reg_473       |    7   |
|        tmp_14_reg_496       |    9   |
|     tmp_22_cast_reg_501     |   12   |
|     tmp_23_cast4_reg_514    |   11   |
|        tmp_23_reg_562       |   16   |
|        tmp_7_reg_463        |    4   |
|        tmp_9_reg_483        |   15   |
|        tmp_s_reg_567        |   16   |
+-----------------------------+--------+
|            Total            |   300  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_71   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_84   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_96   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_109   |  p0  |   2  |   7  |   14   ||    9    |
| output_load_1_reg_159 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   114  ||  8.845  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   282  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   300  |   327  |
+-----------+--------+--------+--------+--------+
