Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May  9 07:25:04 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_128_timing_summary_routed.rpt -pb mac_128_timing_summary_routed.pb -rpx mac_128_timing_summary_routed.rpx -warn_on_violation
| Design       : mac_128
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (78)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (78)
--------------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.849        0.000                      0                   39        0.321        0.000                      0                   39        2.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.849        0.000                      0                   39        0.321        0.000                      0                   39        2.000        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.434ns (22.270%)  route 1.515ns (77.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     5.659 r  acc_reg/P[36]
                         net (fo=2, routed)           1.515     7.173    acc_OBUF[36]
    SLICE_X54Y91         FDRE                                         r  result_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     9.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[36]/C
                         clock pessimism              0.258    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.045    10.023    result_reg[36]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.434ns (22.515%)  route 1.494ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     5.659 r  acc_reg/P[35]
                         net (fo=2, routed)           1.494     7.152    acc_OBUF[35]
    SLICE_X54Y91         FDRE                                         r  result_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     9.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[35]/C
                         clock pessimism              0.258    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.031    10.037    result_reg[35]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.434ns (23.109%)  route 1.444ns (76.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.434     5.659 r  acc_reg/P[34]
                         net (fo=2, routed)           1.444     7.103    acc_OBUF[34]
    SLICE_X54Y89         FDRE                                         r  result_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440     9.844    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  result_reg[34]/C
                         clock pessimism              0.258    10.102    
                         clock uncertainty           -0.035    10.067    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.045    10.022    result_reg[34]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.434ns (23.731%)  route 1.395ns (76.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.434     5.659 r  acc_reg/P[37]
                         net (fo=2, routed)           1.395     7.053    acc_OBUF[37]
    SLICE_X54Y91         FDRE                                         r  result_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     9.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[37]/C
                         clock pessimism              0.258    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.028    10.040    result_reg[37]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.434ns (24.021%)  route 1.373ns (75.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     5.659 r  acc_reg/P[38]
                         net (fo=2, routed)           1.373     7.031    acc_OBUF[38]
    SLICE_X54Y91         FDRE                                         r  result_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     9.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[38]/C
                         clock pessimism              0.258    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.028    10.040    result_reg[38]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.434ns (24.554%)  route 1.334ns (75.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 9.841 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.434     5.659 r  acc_reg/P[29]
                         net (fo=2, routed)           1.334     6.992    acc_OBUF[29]
    SLICE_X54Y85         FDRE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.437     9.841    clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  result_reg[29]/C
                         clock pessimism              0.258    10.099    
                         clock uncertainty           -0.035    10.064    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)       -0.031    10.033    result_reg[29]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.434ns (24.830%)  route 1.314ns (75.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434     5.659 r  acc_reg/P[28]
                         net (fo=2, routed)           1.314     6.972    acc_OBUF[28]
    SLICE_X54Y83         FDRE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435     9.839    clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  result_reg[28]/C
                         clock pessimism              0.258    10.097    
                         clock uncertainty           -0.035    10.062    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.045    10.017    result_reg[28]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.434ns (25.026%)  route 1.300ns (74.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     5.659 r  acc_reg/P[32]
                         net (fo=2, routed)           1.300     6.959    acc_OBUF[32]
    SLICE_X54Y87         FDRE                                         r  result_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438     9.842    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  result_reg[32]/C
                         clock pessimism              0.258    10.100    
                         clock uncertainty           -0.035    10.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.045    10.020    result_reg[32]
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.434ns (25.010%)  route 1.301ns (74.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.434     5.659 r  acc_reg/P[31]
                         net (fo=2, routed)           1.301     6.960    acc_OBUF[31]
    SLICE_X54Y87         FDRE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438     9.842    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  result_reg[31]/C
                         clock pessimism              0.258    10.100    
                         clock uncertainty           -0.035    10.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.031    10.034    result_reg[31]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.434ns (25.062%)  route 1.298ns (74.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.839 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     5.659 r  acc_reg/P[27]
                         net (fo=2, routed)           1.298     6.956    acc_OBUF[27]
    SLICE_X54Y83         FDRE                                         r  result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    N14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     6.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435     9.839    clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  result_reg[27]/C
                         clock pessimism              0.258    10.097    
                         clock uncertainty           -0.035    10.062    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)       -0.031    10.031    result_reg[27]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  3.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.126ns (41.771%)  route 0.176ns (58.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.718 r  acc_reg/P[13]
                         net (fo=2, routed)           0.176     1.894    acc_OBUF[13]
    SLICE_X54Y69         FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     2.014    clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  result_reg[13]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.059     1.573    result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.126ns (41.345%)  route 0.179ns (58.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.718 r  acc_reg/P[6]
                         net (fo=2, routed)           0.179     1.897    acc_OBUF[6]
    SLICE_X54Y66         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     2.017    clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.059     1.576    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.126ns (41.771%)  route 0.176ns (58.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.718 r  acc_reg/P[5]
                         net (fo=2, routed)           0.176     1.894    acc_OBUF[5]
    SLICE_X54Y65         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     2.018    clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  result_reg[5]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.052     1.570    result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.126ns (41.570%)  route 0.177ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.718 r  acc_reg/P[7]
                         net (fo=2, routed)           0.177     1.895    acc_OBUF[7]
    SLICE_X54Y66         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.827     2.017    clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  result_reg[7]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.052     1.569    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.126ns (34.771%)  route 0.236ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.718 r  acc_reg/P[10]
                         net (fo=2, routed)           0.236     1.955    acc_OBUF[10]
    SLICE_X55Y67         FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     2.016    clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  result_reg[10]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.070     1.586    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.126ns (35.134%)  route 0.233ns (64.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.718 r  acc_reg/P[9]
                         net (fo=2, routed)           0.233     1.951    acc_OBUF[9]
    SLICE_X54Y67         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     2.016    clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  result_reg[9]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.063     1.579    result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.126ns (34.771%)  route 0.236ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.718 r  acc_reg/P[8]
                         net (fo=2, routed)           0.236     1.955    acc_OBUF[8]
    SLICE_X54Y67         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     2.016    clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  result_reg[8]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.063     1.579    result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.126ns (34.566%)  route 0.239ns (65.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.718 r  acc_reg/P[4]
                         net (fo=2, routed)           0.239     1.957    acc_OBUF[4]
    SLICE_X54Y65         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.828     2.018    clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  result_reg[4]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.059     1.577    result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.126ns (35.197%)  route 0.232ns (64.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.718 r  acc_reg/P[14]
                         net (fo=2, routed)           0.232     1.950    acc_OBUF[14]
    SLICE_X54Y69         FDRE                                         r  result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     2.014    clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  result_reg[14]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.052     1.566    result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.126ns (34.592%)  route 0.238ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.718 r  acc_reg/P[12]
                         net (fo=2, routed)           0.238     1.957    acc_OBUF[12]
    SLICE_X54Y67         FDRE                                         r  result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.826     2.016    clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  result_reg[12]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.052     1.568    result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y26    acc_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y61   result_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X55Y67   result_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y67   result_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y67   result_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y69   result_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y69   result_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y71   result_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X54Y71   result_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y61   result_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y61   result_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X55Y67   result_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X55Y67   result_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y69   result_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y69   result_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y61   result_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y61   result_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X55Y67   result_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X55Y67   result_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y67   result_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y69   result_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X54Y69   result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.073ns (47.621%)  route 3.380ns (52.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.434     5.659 r  acc_reg/P[34]
                         net (fo=2, routed)           3.380     9.038    acc_OBUF[34]
    B5                   OBUF (Prop_obuf_I_O)         2.639    11.677 r  acc_OBUF[34]_inst/O
                         net (fo=0)                   0.000    11.677    acc[34]
    B5                                                                r  acc[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 3.192ns (49.231%)  route 3.292ns (50.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  result_reg[38]/Q
                         net (fo=1, routed)           3.292     8.952    result_OBUF[38]
    B9                   OBUF (Prop_obuf_I_O)         2.674    11.626 r  result_OBUF[38]_inst/O
                         net (fo=0)                   0.000    11.626    result[38]
    B9                                                                r  result[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 3.168ns (48.931%)  route 3.306ns (51.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.550     5.134    clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  result_reg[9]/Q
                         net (fo=1, routed)           3.306     8.958    result_OBUF[9]
    D16                  OBUF (Prop_obuf_I_O)         2.650    11.608 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.608    result[9]
    D16                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 3.083ns (48.414%)  route 3.284ns (51.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     5.659 r  acc_reg/P[36]
                         net (fo=2, routed)           3.284     8.943    acc_OBUF[36]
    A7                   OBUF (Prop_obuf_I_O)         2.649    11.592 r  acc_OBUF[36]_inst/O
                         net (fo=0)                   0.000    11.592    acc[36]
    A7                                                                r  acc[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.168ns (49.077%)  route 3.287ns (50.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.551     5.135    clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  result_reg[7]/Q
                         net (fo=1, routed)           3.287     8.940    result_OBUF[7]
    E15                  OBUF (Prop_obuf_I_O)         2.650    11.591 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.591    result[7]
    E15                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.201ns (49.677%)  route 3.242ns (50.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  result_reg[36]/Q
                         net (fo=1, routed)           3.242     8.902    result_OBUF[36]
    B10                  OBUF (Prop_obuf_I_O)         2.683    11.585 r  result_OBUF[36]_inst/O
                         net (fo=0)                   0.000    11.585    result[36]
    B10                                                               r  result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.168ns (49.165%)  route 3.275ns (50.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.550     5.134    clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  result_reg[8]/Q
                         net (fo=1, routed)           3.275     8.927    result_OBUF[8]
    F15                  OBUF (Prop_obuf_I_O)         2.650    11.577 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.577    result[8]
    F15                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.200ns (49.755%)  route 3.231ns (50.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  result_reg[35]/Q
                         net (fo=1, routed)           3.231     8.891    result_OBUF[35]
    B11                  OBUF (Prop_obuf_I_O)         2.682    11.573 r  result_OBUF[35]_inst/O
                         net (fo=0)                   0.000    11.573    result[35]
    B11                                                               r  result[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.346ns  (logic 3.073ns (48.423%)  route 3.273ns (51.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.641     5.225    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     5.659 r  acc_reg/P[35]
                         net (fo=2, routed)           3.273     8.931    acc_OBUF[35]
    B6                   OBUF (Prop_obuf_I_O)         2.639    11.570 r  acc_OBUF[35]_inst/O
                         net (fo=0)                   0.000    11.570    acc[35]
    B6                                                                r  acc[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            result[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 3.192ns (49.665%)  route 3.235ns (50.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.558     5.142    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  result_reg[37]/Q
                         net (fo=1, routed)           3.235     8.895    result_OBUF[37]
    A10                  OBUF (Prop_obuf_I_O)         2.674    11.570 r  result_OBUF[37]_inst/O
                         net (fo=0)                   0.000    11.570    result[37]
    A10                                                               r  result[37] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.253ns (67.493%)  route 0.603ns (32.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.718 r  acc_reg/P[6]
                         net (fo=2, routed)           0.603     2.322    acc_OBUF[6]
    G4                   OBUF (Prop_obuf_I_O)         1.127     3.448 r  acc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.448    acc[6]
    G4                                                                r  acc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.261ns (67.702%)  route 0.601ns (32.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.718 r  acc_reg/P[5]
                         net (fo=2, routed)           0.601     2.320    acc_OBUF[5]
    G2                   OBUF (Prop_obuf_I_O)         1.135     3.454 r  acc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.454    acc[5]
    G2                                                                r  acc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.266ns (67.007%)  route 0.623ns (32.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.718 r  acc_reg/P[1]
                         net (fo=2, routed)           0.623     2.341    acc_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.140     3.481 r  acc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.481    acc[1]
    J5                                                                r  acc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.283ns (67.082%)  route 0.630ns (32.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.718 r  acc_reg/P[9]
                         net (fo=2, routed)           0.630     2.348    acc_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         1.157     3.505 r  acc_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.505    acc[9]
    F2                                                                r  acc[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.262ns (65.659%)  route 0.660ns (34.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.718 r  acc_reg/P[4]
                         net (fo=2, routed)           0.660     2.378    acc_OBUF[4]
    G1                   OBUF (Prop_obuf_I_O)         1.136     3.514 r  acc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.514    acc[4]
    G1                                                                r  acc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.259ns (65.500%)  route 0.663ns (34.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.718 r  acc_reg/P[7]
                         net (fo=2, routed)           0.663     2.381    acc_OBUF[7]
    G5                   OBUF (Prop_obuf_I_O)         1.133     3.514 r  acc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.514    acc[7]
    G5                                                                r  acc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.277ns (66.042%)  route 0.657ns (33.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.718 r  acc_reg/P[3]
                         net (fo=2, routed)           0.657     2.375    acc_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.151     3.526 r  acc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.526    acc[3]
    H5                                                                r  acc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.276ns (65.228%)  route 0.680ns (34.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.718 r  acc_reg/P[13]
                         net (fo=2, routed)           0.680     2.399    acc_OBUF[13]
    F5                   OBUF (Prop_obuf_I_O)         1.150     3.549 r  acc_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.549    acc[13]
    F5                                                                r  acc[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.285ns (65.640%)  route 0.673ns (34.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.718 r  acc_reg/P[8]
                         net (fo=2, routed)           0.673     2.391    acc_OBUF[8]
    E1                   OBUF (Prop_obuf_I_O)         1.159     3.550 r  acc_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.550    acc[8]
    E1                                                                r  acc[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            acc[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.277ns (65.250%)  route 0.680ns (34.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.592    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.718 r  acc_reg/P[10]
                         net (fo=2, routed)           0.680     2.399    acc_OBUF[10]
    F3                   OBUF (Prop_obuf_I_O)         1.151     3.550 r  acc_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.550    acc[10]
    F3                                                                r  acc[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 0.971ns (12.163%)  route 7.014ns (87.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          7.014     7.986    acc_rst_IBUF
    SLICE_X54Y91         FDRE                                         r  result_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     4.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[35]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 0.971ns (12.163%)  route 7.014ns (87.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          7.014     7.986    acc_rst_IBUF
    SLICE_X54Y91         FDRE                                         r  result_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     4.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[36]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 0.971ns (12.163%)  route 7.014ns (87.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          7.014     7.986    acc_rst_IBUF
    SLICE_X54Y91         FDRE                                         r  result_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     4.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[37]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 0.971ns (12.163%)  route 7.014ns (87.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          7.014     7.986    acc_rst_IBUF
    SLICE_X54Y91         FDRE                                         r  result_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.441     4.845    clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  result_reg[38]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.971ns (12.604%)  route 6.735ns (87.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.735     7.706    acc_rst_IBUF
    SLICE_X54Y89         FDRE                                         r  result_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440     4.844    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  result_reg[33]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.971ns (12.604%)  route 6.735ns (87.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.735     7.706    acc_rst_IBUF
    SLICE_X54Y89         FDRE                                         r  result_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.440     4.844    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  result_reg[34]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 0.971ns (13.095%)  route 6.446ns (86.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.446     7.417    acc_rst_IBUF
    SLICE_X54Y87         FDRE                                         r  result_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438     4.842    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  result_reg[31]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.417ns  (logic 0.971ns (13.095%)  route 6.446ns (86.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.446     7.417    acc_rst_IBUF
    SLICE_X54Y87         FDRE                                         r  result_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.438     4.842    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  result_reg[32]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.128ns  (logic 0.971ns (13.627%)  route 6.157ns (86.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.157     7.128    acc_rst_IBUF
    SLICE_X54Y85         FDRE                                         r  result_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.437     4.841    clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  result_reg[29]/C

Slack:                    inf
  Source:                 acc_rst
                            (input port)
  Destination:            result_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.128ns  (logic 0.971ns (13.627%)  route 6.157ns (86.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  acc_rst (IN)
                         net (fo=0)                   0.000     0.000    acc_rst
    G16                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  acc_rst_IBUF_inst/O
                         net (fo=40, routed)          6.157     7.128    acc_rst_IBUF
    SLICE_X54Y85         FDRE                                         r  result_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.437     4.841    clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  result_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            acc_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.181ns (21.049%)  route 0.677ns (78.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    H2                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  b_IBUF[15]_inst/O
                         net (fo=1, routed)           0.677     0.858    b_IBUF[15]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            acc_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.181ns (19.781%)  route 0.736ns (80.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    H1                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  b_IBUF[14]_inst/O
                         net (fo=1, routed)           0.736     0.917    b_IBUF[14]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            acc_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.200ns (21.364%)  route 0.737ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    J3                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  b_IBUF[13]_inst/O
                         net (fo=1, routed)           0.737     0.937    b_IBUF[13]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            acc_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.188ns (19.816%)  route 0.761ns (80.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b[9]
    L3                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  b_IBUF[9]_inst/O
                         net (fo=1, routed)           0.761     0.949    b_IBUF[9]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            acc_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.167ns (17.542%)  route 0.784ns (82.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    K3                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           0.784     0.950    b_IBUF[7]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            acc_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.188ns (19.742%)  route 0.763ns (80.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b[10]
    J1                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  b_IBUF[10]_inst/O
                         net (fo=1, routed)           0.763     0.951    b_IBUF[10]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            acc_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.193ns (19.770%)  route 0.782ns (80.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    K1                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  b_IBUF[11]_inst/O
                         net (fo=1, routed)           0.782     0.975    b_IBUF[11]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            acc_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.203ns (20.297%)  route 0.796ns (79.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    H3                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  b_IBUF[12]_inst/O
                         net (fo=1, routed)           0.796     0.999    b_IBUF[12]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 a[10]
                            (input port)
  Destination:            acc_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.183ns (18.271%)  route 0.819ns (81.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  a[10] (IN)
                         net (fo=0)                   0.000     0.000    a[10]
    P4                   IBUF (Prop_ibuf_I_O)         0.183     0.183 r  a_IBUF[10]_inst/O
                         net (fo=1, routed)           0.819     1.003    a_IBUF[10]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            acc_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.178ns (17.583%)  route 0.833ns (82.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.178     0.178 r  b_IBUF[6]_inst/O
                         net (fo=1, routed)           0.833     1.011    b_IBUF[6]
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.917     2.107    clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  acc_reg/CLK





