#-------------------------------------------------------------------------------------------------------
all: \
		vcs \
		sim \
		verdi

regone:vcs sim
#-------------------------------------------------------------------------------------------------------
vcs   :
	vcs  \
              -f file_list \
              -timescale=1ps/1ps \
              -full64  -R  +vc  +v2k  -sverilog  -debug_access  +neg_tchk  +sdfverbose	\
			-negdelay  -sdfretain  +mindelay  \
#-------------------------------------------------------------------------------------------------------
sim	:
	./simv -l sim.log

#-------------------------------------------------------------------------------------------------------

verdi  :

	verdi -sv -f file_list -ssf ./tb.fsdb &


#-------------------------------------------------------------------------------------------------------
clean  :
	 rm  -rf  *~  core  csrc  simv*  vc_hdrs.h  ucli.key  urg* *.log  novas.* verdiLog  64* DVEfiles *.vpd *fsdb* *vcd*
