{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702228046124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702228046125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 12:07:26 2023 " "Processing started: Sun Dec 10 12:07:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702228046125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228046125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TDPDC_RAM -c TDPDC_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off TDPDC_RAM -c TDPDC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228046125 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702228046474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDPDC_RAM-rtl " "Found design unit 1: TDPDC_RAM-rtl" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228055069 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDPDC_RAM " "Found entity 1: TDPDC_RAM" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228055069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228055069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_TDPDC_RAM-tb " "Found design unit 1: tb_TDPDC_RAM-tb" {  } { { "tb_TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/tb_TDPDC_RAM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228055071 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_TDPDC_RAM " "Found entity 1: tb_TDPDC_RAM" {  } { { "tb_TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/tb_TDPDC_RAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228055071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228055071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TDPDC_RAM " "Elaborating entity \"TDPDC_RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702228055114 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rtl_0 " "Inferred dual-clock RAM node \"ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1702228055299 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702228055305 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1702228055305 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702228055305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228055386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:ram_rtl_0 " "Instantiated megafunction \"altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702228055386 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702228055386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sl1 " "Found entity 1: altsyncram_7sl1" {  } { { "db/altsyncram_7sl1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/db/altsyncram_7sl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228055435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228055435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702228055736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702228056127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228056127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[0\] " "No output dependent on input pin \"data_b\[0\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[1\] " "No output dependent on input pin \"data_b\[1\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[2\] " "No output dependent on input pin \"data_b\[2\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[3\] " "No output dependent on input pin \"data_b\[3\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[4\] " "No output dependent on input pin \"data_b\[4\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[5\] " "No output dependent on input pin \"data_b\[5\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[6\] " "No output dependent on input pin \"data_b\[6\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[7\] " "No output dependent on input pin \"data_b\[7\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[8\] " "No output dependent on input pin \"data_b\[8\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[9\] " "No output dependent on input pin \"data_b\[9\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[10\] " "No output dependent on input pin \"data_b\[10\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[11\] " "No output dependent on input pin \"data_b\[11\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[12\] " "No output dependent on input pin \"data_b\[12\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[13\] " "No output dependent on input pin \"data_b\[13\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[14\] " "No output dependent on input pin \"data_b\[14\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_b\[15\] " "No output dependent on input pin \"data_b\[15\]\"" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702228056176 "|TDPDC_RAM|data_b[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702228056176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702228056177 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702228056177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702228056177 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702228056177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702228056177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702228056199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 12:07:36 2023 " "Processing ended: Sun Dec 10 12:07:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702228056199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702228056199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702228056199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228056199 ""}
