<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="KCU1500" display_name="Kintex UltraScale KCU1500 Acceleration Development Board" url="https://www.xilinx.com/products/boards-and-kits/dk-u1-kcu1500-g.html" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="kcu1500_board.png" display_name="Kintex UltraScale KCU1500 Acceleration Development Board" sub_type="board" resolution="high">
      <description>Xilinx Developer Board for Acceleration with Kintex UltraScale KU115</description>
    </image>
  </images>
  
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  
  <file_version>1.2</file_version>
  
  <description>Kintex UltraScale KCU1500 Acceleration Development Board</description>
  
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  
  <jumpers>
  </jumpers>
  
  <components>
    <component name="part0" display_name="Kintex UltraScale KU115 FPGA" type="fpga" part_name="XCKU115-FLVB2104-2-E" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/products/silicon-devices/fpga/kintex-ultrascale.html">
      <description>Kintex UltraScale KU115 FPGA</description>
	  
	  	
  <interfaces>
  <interface mode="master" name="ddr4_sdram_c0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0" preset_proc="ddr4_sdram_c0_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
				<pin_map port_index="1" component_pin="c0_ddr4_cs1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>

                <pin_map port_index="64" component_pin="c0_ddr4_dq64"/>		
                <pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c0_ddr4_dq71"/>				
				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/>
				
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
	  
	  <interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_sdram_c1_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs0_n"/>
				<pin_map port_index="1" component_pin="c1_ddr4_cs1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
		
		
	    <interface mode="master" name="ddr4_sdram_c2" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c2" preset_proc="ddr4_sdram_c2_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs0_n"/>
				<pin_map port_index="1" component_pin="c2_ddr4_cs1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
				<pin_map port_index="8" component_pin="c2_ddr4_dm_dbi_n8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
				
                <pin_map port_index="64" component_pin="c2_ddr4_dq64"/>
                <pin_map port_index="65" component_pin="c2_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c2_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c2_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c2_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c2_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c2_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c2_ddr4_dq71"/>				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c2_ddr4_dqs_c8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c2_ddr4_dqs_t8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
		
		
		 <interface mode="master" name="ddr4_sdram_c3" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c3" preset_proc="ddr4_sdram_c3_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c3_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c3_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c3_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c3_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c3_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c3_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c3_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c3_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c3_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c3_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c3_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c3_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c3_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c3_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c3_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c3_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c3_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c3_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c3_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c3_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c3_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c3_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c3_ddr4_cs_n" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_cs0_n"/>
				<pin_map port_index="1" component_pin="c3_ddr4_cs1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c3_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c3_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c3_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c3_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c3_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c3_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c3_ddr4_dm_dbi_n7"/>
				<pin_map port_index="8" component_pin="c3_ddr4_dm_dbi_n8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c3_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c3_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c3_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c3_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c3_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c3_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c3_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c3_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c3_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c3_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c3_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c3_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c3_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c3_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c3_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c3_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c3_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c3_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c3_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c3_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c3_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c3_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c3_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c3_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c3_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c3_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c3_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c3_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c3_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c3_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c3_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c3_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c3_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c3_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c3_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c3_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c3_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c3_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c3_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c3_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c3_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c3_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c3_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c3_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c3_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c3_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c3_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c3_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c3_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c3_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c3_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c3_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c3_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c3_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c3_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c3_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c3_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c3_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c3_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c3_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c3_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c3_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c3_ddr4_dq63"/>
				
                <pin_map port_index="64" component_pin="c3_ddr4_dq64"/>
                <pin_map port_index="65" component_pin="c3_ddr4_dq65"/>
                <pin_map port_index="66" component_pin="c3_ddr4_dq66"/>
                <pin_map port_index="67" component_pin="c3_ddr4_dq67"/>
                <pin_map port_index="68" component_pin="c3_ddr4_dq68"/>
                <pin_map port_index="69" component_pin="c3_ddr4_dq69"/>
                <pin_map port_index="70" component_pin="c3_ddr4_dq70"/>
                <pin_map port_index="71" component_pin="c3_ddr4_dq71"/>				
				
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c3_ddr4_dqs_c" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c3_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c3_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c3_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c3_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c3_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c3_ddr4_dqs_c7"/>
				<pin_map port_index="8" component_pin="c3_ddr4_dqs_c8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c3_ddr4_dqs_t" dir="out" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c3_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c3_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c3_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c3_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c3_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c3_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c3_ddr4_dqs_t7"/>
				<pin_map port_index="8" component_pin="c3_ddr4_dqs_t8"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c3_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c3_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c3_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 
		
		
		<interface mode="slave" name="default_300mhz_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_300mhz_clk0" preset_proc="default_300mhz_clk0_preset">
         
		 <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_300mhz_clk0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_300mhz_clk0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="default_300mhz_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_300mhz_clk1" preset_proc="default_300mhz_clk1_preset">
         
		 <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_300mhz_clk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_300mhz_clk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	


		<interface mode="slave" name="default_300mhz_clk2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_300mhz_clk2" preset_proc="default_300mhz_clk2_preset">
         
		 <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_300mhz_clk2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_300mhz_clk2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	

       <interface mode="slave" name="default_300mhz_clk3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_300mhz_clk3" preset_proc="default_300mhz_clk3_preset">
         
		 <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
		  </preferred_ips>
		  
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="default_300mhz_clk3_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="default_300mhz_clk3_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="default_300mhz_clk3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>			
		
		
		<interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="resetn" type="xilinx.com:signal:reset_rtl:1.0" of_component="resetn">
          <parameters>
            <parameter name="rst_polarity" value="0"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW3"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW4"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
	<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		
		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>

		
		 <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
		
	  <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	 </interface> 
		
		<interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">>>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="slave" name="sysmon_vaux0" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>
		  
		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux0_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux0_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>
		
		
		<interface mode="slave" name="sysmon_vaux2" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux2">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux2_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux2_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>


		<interface mode="slave" name="sysmon_vaux8" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux8">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux8_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux8_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>			
  
      </interfaces>
	  
  
    
    </component>  

    <component name="sysmon" display_name="System Monitor" type="chip" sub_type="chip" major_group="Miscellaneous" part_name="xxxxxxx" vendor="yyyyyy" spec_url="">
      <description>System Monitor Interface</description>
  	  
      <component_modes>
	  
        <component_mode name="sysmon_analog" display_name="Sysmon Analaog Interface">
		
          <interfaces>
            <interface name="sysmon_vaux0"/>
            <interface name="sysmon_vaux2" optional="true"/>
            <interface name="sysmon_vaux8" optional="true"/> 
          </interfaces>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>
		  
        </component_mode>
      </component_modes>	  
	  
    </component>	
	
	<component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
	  
	<component name="resetn" display_name="FPGA Resetn" type="chip" sub_type="system_reset" major_group="Reset" part_name="DTSM-644N-Q-TR" vendor="DIPTRONICS">
      <description>CPU Reset Push Button, Active Low</description>
    </component>
	
	<component name="led_8bits" display_name="User LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
	
	<component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA04H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>Dip Switches 3 to 0</description>
    </component>
	

	<component name="ddr4_sdram_c0" display_name="DDR4 SDRAM C0" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Micron" spec_url="https://www.micron.com/">
      <description>4GB DDR4 SDRAM memory C0</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
		<parameter name="SLR" value="SLR0"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0" display_name="ddr4_sdram_c0">
          <interfaces>
            <interface name="ddr4_sdram_c0"/>
			<interface name="default_300mhz_clk0" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	</component>  
	
	<component name="ddr4_sdram_c1" display_name="DDR4 SDRAM C1" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Micron" spec_url="https://www.micron.com/">
      <description>4GB DDR4 SDRAM memory C1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
		<parameter name="SLR" value="SLR0"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1" display_name="ddr4_sdram_c1">
          <interfaces>
            <interface name="ddr4_sdram_c1"/>
			<interface name="default_300mhz_clk1" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>	
	
	<component name="ddr4_sdram_c2" display_name="DDR4 SDRAM C2" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Micron" spec_url="https://www.micron.com/">
      <description>4GB DDR4 SDRAM memory C2</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
		<parameter name="SLR" value="SLR1"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c2" display_name="ddr4_sdram_c2">
          <interfaces>
            <interface name="ddr4_sdram_c2"/>
			<interface name="default_300mhz_clk2" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>

	
     <component name="ddr4_sdram_c3" display_name="DDR4 SDRAM C3" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Micron" spec_url="https://www.micron.com/">
      <description>4GB DDR4 SDRAM memory C3</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="4GB"/>
		<parameter name="SLR" value="SLR1"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c3" display_name="ddr4_sdram_c3">
          <interfaces>
            <interface name="ddr4_sdram_c3"/>
			<interface name="default_300mhz_clk3" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>	
	 
	

	
	 <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
	    <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
	
      </component_modes>
    </component>
	
	<component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
	
	<component name="default_300mhz_clk0" display_name="300 MHz System differential clock0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips> 
    </component>
	
    <component name="default_300mhz_clk1" display_name="300 MHz System differential clock1" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>
	
	<component name="default_300mhz_clk2" display_name="300 MHz System differential clock2" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component>
	
	<component name="default_300mhz_clk3" display_name="300 MHz System differential clock3" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI53340" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>1.2V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
      </preferred_ips>
    </component> 
	
	<component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
 
 </components>
  
  
  
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  
  <connections>
  
    <connection name="part0_sysclk0_300MHZ" component1="part0" component2="default_300mhz_clk0">
      <connection_map name="part0_sysclk0_300MHZ_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	 <connection name="part0_sysclk1_300MHZ" component1="part0" component2="default_300mhz_clk1">
      <connection_map name="part0_sysclk1_300MHZ_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_sysclk2_300MHZ" component1="part0" component2="default_300mhz_clk2">
      <connection_map name="part0_sysclk2_300MHZ_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>	
	
	<connection name="part0_sysclk3_300MHZ" component1="part0" component2="default_300mhz_clk3">
      <connection_map name="part0_sysclk3_300MHZ_1" typical_delay="5" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="8" c1_end_index="10" c2_st_index="0" c2_end_index="2"/>
    </connection>
	
	<connection name="part0_reset" component1="part0" component2="resetn">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="11" c1_end_index="11" component2="resetn" c2_st_index="0" c2_end_index="0"/>
    </connection>
  
	
	<connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="12" c1_end_index="19" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
	<connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="20" c1_end_index="23" c2_st_index="0" c2_end_index="3"/>
    </connection>
	

	
	<connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="26" c1_end_index="27" c2_st_index="0" c2_end_index="1"/>
    </connection>
   
    <connection name="part0_ddr4_sdram_c0" component1="part0" component2="ddr4_sdram_c0">
      <connection_map name="part0_ddr4_sdram_c0_1" typical_delay="5" c1_st_index="28" c1_end_index="154" c2_st_index="0" c2_end_index="126"/>
    </connection>
	
	<connection name="part0_ddr4_sdram_c1" component1="part0" component2="ddr4_sdram_c1">
      <connection_map name="part0_ddr4_sdram_c1_1" typical_delay="5" c1_st_index="155" c1_end_index="270" c2_st_index="0" c2_end_index="115"/>
    </connection>
	
    <connection name="part0_ddr4_sdram_c2" component1="part0" component2="ddr4_sdram_c2">
      <connection_map name="part0_ddr4_sdram_c2_1" typical_delay="5" c1_st_index="271" c1_end_index="397" c2_st_index="0" c2_end_index="126"/>
    </connection>
	
	<connection name="part0_ddr4_sdram_c3" component1="part0" component2="ddr4_sdram_c3">
      <connection_map name="part0_ddr4_sdram_c3_1" typical_delay="5" c1_st_index="398" c1_end_index="524" c2_st_index="0" c2_end_index="126"/>
    </connection>
	
	<connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="525" c1_end_index="526" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="527" c1_end_index="558" c2_st_index="0" c2_end_index="31"/> 
    </connection>
    
	<connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="559" c1_end_index="559" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
     <connection name="part0_sysmon" component1="part0" component2="sysmon">
      <connection_map name="part0_sysmon_1" typical_delay="5" c1_st_index="0" c1_end_index="5" c2_st_index="570" c2_end_index="575"/>
    </connection>	
	
  </connections>
    
  
 <ip_associated_rules>
    <ip_associated_rule name="default">
	
	  <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
		<associated_board_interfaces>
		  <associated_board_interface name="default_300mhz_clk0" order="0"/> 
		  <associated_board_interface name="default_300mhz_clk1" order="1"/> 
		  <associated_board_interface name="default_300mhz_clk2" order="2"/> 
		  <associated_board_interface name="default_300mhz_clk3" order="3"/>
		</associated_board_interfaces>
       </ip> 
	   
	   <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
	   <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
             <associated_board_interface name="pcie_refclk" order="0"/> 
          </associated_board_interfaces>
       </ip>
	   
     <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux0">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux0" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux2">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux2" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux8">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux8" order="0"/> 
         </associated_board_interfaces>
      </ip>	   
	   
	   
    </ip_associated_rule>
 </ip_associated_rules>
  
</board>
