# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 6.4e-05 512 310 540 266240 13.886 6.71949 94.6427 209.112 324.545 324.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 6.4e-05 512 310 540 267264 13.8564 6.73382 111.638 208.796 341.221 341.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 6.4e-05 512 310 540 268800 13.844 6.74221 116.627 209.854 347.267 347.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 6.4e-05 512 310 540 264192 13.8679 6.7007 106.937 208.452 336.147 336.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 6.4e-05 512 310 540 265600 13.8922 6.71693 108.59 208.386 337.771 337.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 6.4e-05 512 310 540 265216 13.9808 6.7313 112.376 209.339 342.624 342.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 6.4e-05 512 310 540 264960 13.9507 6.72976 112.533 208.826 342.234 342.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 6.4e-05 512 310 540 266240 13.8654 6.72154 109.266 209.036 339.082 339.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 6.4e-05 512 310 540 258048 13.9298 6.62701 106.687 206.25 333.688 333.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 6.4e-05 512 310 540 262400 13.7405 6.63952 117.314 206.31 344.197 344.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 6.4e-05 512 310 540 262144 14.085 6.72563 137.18 209.291 367.47 367.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 6.4e-05 512 310 540 268288 13.8475 6.72944 100.999 209.778 331.544 331.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 6.4e-05 512 310 540 268800 13.8955 6.74611 102.663 209.635 333.131 333.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 6.4e-05 512 310 540 267264 13.8854 6.73997 95.0218 209.291 325.129 325.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 6.4e-05 512 310 540 267008 13.9356 6.7463 97.6713 209.3 327.844 327.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 6.4e-05 512 310 540 266240 13.8598 6.72342 97.7185 208.961 327.455 327.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 6.4e-05 512 310 540 267264 13.85 6.72563 113.913 208.758 343.44 343.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 6.4e-05 512 310 540 268800 13.831 6.73984 111.757 209.832 342.358 342.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 6.4e-05 512 310 540 264192 13.87 6.69658 117.97 208.453 347.18 347.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 6.4e-05 512 310 540 265600 13.8789 6.71603 117.758 208.385 346.926 347.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 6.4e-05 512 310 540 265216 13.9782 6.73718 117.979 209.542 348.427 348.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 6.4e-05 512 310 540 264960 13.9398 6.73174 115.643 209.022 345.524 345.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 6.4e-05 512 310 540 266240 13.8631 6.72973 111.319 209.01 341.111 341.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 6.4e-05 512 310 540 258048 13.9395 6.62403 127.279 206.259 354.295 354.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 6.4e-05 512 310 540 262400 13.7416 6.64122 130.737 206.457 357.767 357.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 6.4e-05 512 310 540 262144 14.0865 6.72154 117.644 209.261 347.903 348.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 6.4e-05 512 310 540 266240 13.9525 6.73123 95.3306 209.803 326.014 326.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 6.4e-05 512 310 540 266240 13.9851 6.74899 106.804 209.783 337.518 337.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 6.4e-05 512 310 540 265728 13.9586 6.73747 93.9606 209.499 324.345 324.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 6.4e-05 512 310 540 265216 14.0316 6.74102 96.1061 209.297 326.364 326.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 6.4e-05 512 310 540 264192 13.9723 6.72528 93.7197 208.905 323.514 323.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 6.4e-05 512 310 540 264960 13.9558 6.72768 119.897 208.784 349.555 349.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 6.4e-05 512 310 540 262656 13.8516 6.67034 83.5167 207.454 311.687 311.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 6.4e-05 512 310 540 266240 13.9605 6.74256 115.36 209.614 345.875 346.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 6.4e-05 512 310 540 266240 13.9394 6.7303 81.7545 209.713 312.328 312.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 6.4e-05 512 310 540 264192 13.8706 6.69491 107.237 208.328 336.318 336.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 6.4e-05 512 310 540 258048 13.939 6.62733 75.8461 206.303 302.906 303.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 6.4e-05 512 310 540 262400 14.0301 6.71536 111.547 208.394 340.878 341.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 6.4e-05 512 310 540 256000 14.0945 6.64576 77.5978 206.277 304.807 304.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 6.4e-05 512 310 540 265216 13.9738 6.73587 144.798 209.534 375.237 375.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 6.4e-05 512 310 540 258048 14.0288 6.64781 92.8624 207.007 320.739 320.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 6.4e-05 512 310 540 264960 13.9425 6.72973 138.95 208.965 368.779 368.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 6.4e-05 512 310 540 261120 13.811 6.63984 92.8849 206.501 320.03 320.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 6.4e-05 512 310 540 262144 14.0718 6.71869 133.133 209.174 363.292 363.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 6.4e-05 512 310 540 262144 14.07 6.72784 89.8792 209.264 320.134 320.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 6.4e-05 512 310 540 258048 13.9388 6.63142 113.827 206.283 340.866 341.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 6.4e-05 512 310 540 258048 13.9437 6.63962 80.7143 206.432 307.921 308.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 6.4e-05 512 310 540 256000 14.0903 6.64096 118.67 206.288 345.879 346.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 6.4e-05 512 310 540 256000 14.0732 6.64144 85.2331 206.444 312.581 312.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 6.4e-05 512 310 552 265216 13.9969 6.72858 96.8219 209.624 327.367 327.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 6.4e-05 512 310 552 264960 14.0569 6.74816 101.307 209.668 331.969 332.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 6.4e-05 512 310 552 264192 14.0271 6.73984 95.0693 209.328 325.355 325.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 6.4e-05 512 310 552 261120 14.0224 6.76086 69.4668 208.245 298.69 298.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 6.4e-05 512 310 552 265216 14.0264 6.73478 110.376 209.569 340.896 341.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 6.4e-05 512 310 552 265216 13.9723 6.73158 70.4444 209.287 300.627 300.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 6.4e-05 512 310 552 264192 13.9732 6.72346 103.25 208.937 333.073 333.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 6.4e-05 512 310 552 262144 14.0693 6.72144 68.451 209.032 298.463 298.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 6.4e-05 512 310 552 262656 14.0696 6.73165 115.891 208.973 345.857 346.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 6.4e-05 512 310 552 258048 14.0731 9.04602 80.3402 207.299 310.948 311.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 6.4e-05 512 310 552 263680 14.0846 6.73997 110.18 209.691 340.889 341.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 6.4e-05 512 310 552 261120 14.2191 6.73514 79.0792 209.911 310.129 310.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 6.4e-05 512 310 552 261120 14.0225 6.69955 141.011 208.446 370.371 370.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 6.4e-05 512 310 552 258048 13.9283 6.63299 90.6006 206.472 317.831 317.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 6.4e-05 512 310 552 262400 14.0458 6.71398 140.019 208.383 369.35 369.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 6.4e-05 512 310 552 256000 14.0753 6.64397 92.5122 206.486 319.902 320.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 6.4e-05 512 310 552 265216 13.968 6.73549 137.801 209.33 368.026 368.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 6.4e-05 512 310 552 258048 14.0302 6.65395 89.3698 207.207 317.447 317.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 6.4e-05 512 310 552 261120 14.155 6.73178 132.75 208.785 362.614 362.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 6.4e-05 512 310 552 253440 14.1866 6.64074 83.8644 206.309 311.19 311.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 6.4e-05 512 310 552 262144 14.0561 6.72406 126.562 208.96 356.495 356.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 6.4e-05 512 310 552 262144 14.0851 6.72358 85.9345 209.113 316.045 316.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 6.4e-05 512 310 550 267264 13.8774 6.7335 108.617 209.83 339.247 339.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 6.4e-05 512 310 550 267520 13.9249 6.75133 96.6995 209.76 327.332 327.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 6.4e-05 512 310 550 266240 14.2477 6.74387 67.4604 209.852 298.506 298.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 6.4e-05 512 310 550 267264 13.8872 6.74109 98.4001 209.489 328.709 328.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 6.4e-05 512 310 550 264192 13.8788 6.70099 69.7544 208.452 298.986 299.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 6.4e-05 512 310 550 267008 13.9297 6.74179 105.927 209.293 336.087 336.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 6.4e-05 512 310 550 265216 13.9618 6.73587 67.1544 209.332 297.377 297.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 6.4e-05 512 310 550 266240 13.859 6.72154 108.103 208.992 337.869 338.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 6.4e-05 512 310 550 266240 13.8659 6.7216 71.3605 209.174 301.31 301.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 6.4e-05 512 310 550 264960 13.9457 6.73331 115.779 208.77 345.425 345.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 6.4e-05 512 310 550 262656 13.8529 6.67386 83.2507 207.491 311.458 311.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 6.4e-05 512 310 550 266240 13.9515 6.73587 112.911 209.689 343.478 343.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 6.4e-05 512 310 550 266240 13.9469 6.7288 80.2305 209.863 310.962 311.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 6.4e-05 512 310 550 264192 13.8721 6.70106 138.236 208.324 367.331 367.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 6.4e-05 512 310 550 258048 13.9339 6.62864 90.5685 206.333 317.652 317.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 6.4e-05 512 310 550 265600 13.8905 6.72154 138.77 208.409 367.988 368.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 6.4e-05 512 310 550 262400 13.7458 6.64512 92.4766 206.261 319.322 319.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 6.4e-05 512 310 550 265216 13.977 6.73754 133.919 209.53 364.358 364.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 6.4e-05 512 310 550 258048 14.0392 6.65715 86.4373 207.204 314.53 314.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 6.4e-05 512 310 550 264960 13.9562 6.73296 130.672 209.004 360.558 360.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 6.4e-05 512 310 550 261120 13.8064 6.64115 85.5261 206.53 312.696 312.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 6.4e-05 512 310 550 266240 13.8618 6.72138 125.576 208.952 355.3 355.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 6.4e-05 512 310 550 262144 14.0918 6.72154 87.2011 209.266 317.471 317.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 6.4e-05 512 310 544 266240 13.9494 6.73014 96.1041 209.826 326.803 326.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 6.4e-05 512 310 544 264192 13.9745 6.72586 66.7256 208.984 296.608 296.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 6.4e-05 512 310 544 266240 13.9831 6.74358 98.4019 209.827 329.15 329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 6.4e-05 512 310 544 266240 13.9686 6.74138 68.2905 209.692 298.885 299.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 6.4e-05 512 310 544 265728 13.9395 6.73792 100.183 209.291 330.342 330.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 6.4e-05 512 310 544 264192 13.8727 6.70006 75.0129 208.444 304.222 304.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 6.4e-05 512 310 544 265216 14.0028 6.74323 98.3317 209.493 328.764 328.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 6.4e-05 512 310 544 265216 13.9799 6.73616 63.5663 209.511 293.989 294.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 6.4e-05 512 310 544 263424 14.0938 6.74131 61.848 209.543 292.419 292.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 6.4e-05 512 310 544 264192 13.9715 6.72557 97.6974 209.114 327.704 327.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 6.4e-05 512 310 544 262144 14.0684 6.7233 65.0069 209.155 295.141 295.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 6.4e-05 512 310 544 258048 13.943 6.6264 53.5336 206.332 280.622 280.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 6.4e-05 512 310 544 264960 13.9595 6.73178 142.646 209.017 372.547 372.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 6.4e-05 512 310 544 262656 13.8597 6.67238 91.4908 207.297 319.511 319.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 6.4e-05 512 310 544 262656 14.0806 6.72947 75.898 208.854 305.754 305.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 6.4e-05 512 310 544 266240 13.9601 6.73584 134.797 209.819 365.494 365.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 6.4e-05 512 310 544 266240 13.9444 6.73363 90.7955 209.718 321.381 321.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 6.4e-05 512 310 544 261120 13.8148 6.63613 75.0116 206.49 302.146 302.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 6.4e-05 512 310 544 264192 13.8772 6.70106 126.422 208.288 355.482 355.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 6.4e-05 512 310 544 258048 13.9436 6.6311 81.1277 206.3 308.194 308.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 6.4e-05 512 310 544 258048 13.6656 6.58915 70.6456 204.475 295.565 295.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 6.4e-05 512 310 544 262400 14.0406 6.71949 124.436 208.559 353.945 354.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 6.4e-05 512 310 544 256000 14.088 6.64573 84.5634 206.253 311.742 311.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 6.4e-05 512 310 544 259200 13.9684 6.65395 71.5732 206.546 298.933 299.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 6.4e-05 512 310 544 265216 13.9845 6.74122 121.198 209.505 351.617 351.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 6.4e-05 512 310 544 258048 14.0389 6.65248 82.5538 207.162 310.603 310.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 6.4e-05 512 310 544 258048 14.4405 6.73306 68.7496 209.639 299.751 299.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 6.4e-05 512 310 544 264960 13.9392 6.73222 118.267 208.97 348.101 348.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 6.4e-05 512 310 544 261120 13.8157 6.63664 84.1314 206.501 311.279 311.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 6.4e-05 512 310 544 264960 13.9727 6.73024 71.1016 211.031 303.027 303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 6.4e-05 512 310 544 262144 14.0717 6.72026 118.862 209 348.844 348.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 6.4e-05 512 310 544 262144 14.0843 6.72829 80.9913 209.265 311.263 311.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 6.4e-05 512 310 544 258048 13.9437 6.63763 71.517 206.604 298.896 299.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 6.4e-05 512 310 560 263168 14.0918 6.73494 98.8578 209.657 329.535 329.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 6.4e-05 512 310 560 262144 14.0737 6.72278 68.1898 209.154 298.333 298.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 6.4e-05 512 310 560 262400 14.1977 6.74208 110.78 209.666 341.585 341.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 6.4e-05 512 310 560 261120 14.2457 6.74006 76.4032 209.64 307.22 307.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 6.4e-05 512 310 560 261120 14.1609 6.73517 66.2565 208.996 296.342 296.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 6.4e-05 512 310 560 262656 14.1105 6.74653 97.2116 209.451 327.711 327.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 6.4e-05 512 310 560 261120 14.0197 6.69629 63.8067 208.625 293.346 293.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 6.4e-05 512 310 560 258048 14.0845 6.67622 60.6921 207.294 288.937 289.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 6.4e-05 512 310 560 261632 14.204 6.74099 138.209 209.452 368.8 368.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 6.4e-05 512 310 560 261632 14.1628 6.73587 89.4146 211.343 321.847 321.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 6.4e-05 512 310 560 258048 14.4336 6.74045 72.1779 209.552 303.094 303.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 6.4e-05 512 310 560 262144 14.0666 6.72227 129.539 208.99 359.516 359.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 6.4e-05 512 310 560 262144 14.0696 6.72035 83.5697 209.201 313.759 313.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 6.4e-05 512 310 560 258048 13.9342 6.62675 66.8706 206.457 294.08 294.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 6.4e-05 512 310 560 260352 14.1898 6.72691 134.282 208.969 364.364 364.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 6.4e-05 512 310 560 258048 14.0572 6.67219 86.7154 207.303 314.941 315.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 6.4e-05 512 310 560 255744 14.5076 6.73158 75.6053 209.09 306.128 306.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 6.4e-05 512 310 560 248832 14.1619 6.59053 66.0278 204.479 291.459 291.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 6.4e-05 512 310 560 261120 14.2481 6.73811 125.88 209.657 356.714 356.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 6.4e-05 512 310 560 261120 14.2198 6.72963 86.1661 209.89 317.194 317.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 6.4e-05 512 310 560 253440 14.1769 6.63434 70.1715 206.338 297.51 297.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 6.4e-05 512 310 560 256000 14.0424 6.63827 68.4166 206.384 295.677 295.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 6.4e-05 512 310 560 261120 14.0226 6.69706 118.05 208.327 347.292 347.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 6.4e-05 512 310 560 258048 13.9526 6.63456 83.2266 206.301 310.309 310.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 6.4e-05 512 310 560 248832 14.1655 6.58224 66.9921 204.493 292.421 292.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 6.4e-05 512 310 560 258048 13.9478 6.6296 65.4225 206.465 292.656 292.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 6.4e-05 512 310 560 259200 14.2123 6.71984 122.187 208.412 351.723 351.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 6.4e-05 512 310 560 256000 14.0981 6.64467 82.7205 206.334 309.987 310.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 6.4e-05 512 310 560 249600 14.5114 6.64714 69.8385 206.318 297.508 297.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 6.4e-05 512 310 560 256000 14.063 6.64518 66.1199 206.635 293.654 293.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 6.4e-05 512 310 576 261120 14.2309 6.73581 112.129 209.659 342.944 343.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 6.4e-05 512 310 576 260096 14.2106 6.72278 78.0982 208.97 308.195 308.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 6.4e-05 512 310 576 258048 14.1917 6.69744 67.645 208.498 297.223 297.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 6.4e-05 512 310 576 261120 14.2836 6.74765 99.4948 209.631 330.347 330.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 6.4e-05 512 310 576 261120 14.2598 6.74202 74.6902 209.806 305.693 305.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 6.4e-05 512 310 576 257280 14.415 6.72752 63.3042 208.767 293.409 293.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 6.4e-05 512 310 576 261120 14.206 6.7393 138.014 209.32 368.473 368.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 6.4e-05 512 310 576 258048 14.1947 6.69974 88.7052 208.469 318.262 318.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 6.4e-05 512 310 576 258048 14.0824 6.67322 87.8342 207.296 316.076 316.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 6.4e-05 512 310 576 251904 14.28 6.63603 74.0302 206.498 301.634 301.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 6.4e-05 512 310 576 259840 14.3004 6.74448 128.744 209.251 359.231 359.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 6.4e-05 512 310 576 258048 14.4236 6.73792 83.87 209.513 314.735 314.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 6.4e-05 512 310 576 258048 14.4569 6.73997 68.275 209.432 299.091 299.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 6.4e-05 512 310 576 250880 14.4757 6.656 60.1551 207.009 288.484 288.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 6.4e-05 512 310 576 260096 14.2056 6.72563 126.103 208.954 356.18 356.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 6.4e-05 512 310 576 258048 14.3375 6.72925 80.2859 209.006 310.546 310.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 6.4e-05 512 310 576 251904 14.2805 6.63184 65.2696 206.266 292.64 292.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 6.4e-05 512 310 576 253952 14.5731 6.72333 57.885 209.089 288.462 288.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 6.4e-05 512 310 576 260352 14.1753 6.73392 123.211 208.819 353.138 353.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 6.4e-05 512 310 576 258048 14.0762 6.67443 85.6354 207.467 314.044 314.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 6.4e-05 512 310 576 255744 14.5015 6.73216 72.3041 209.088 302.821 302.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 6.4e-05 512 310 576 248832 14.1728 6.59046 70.1202 204.48 295.559 295.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 6.4e-05 512 310 576 261120 14.2468 6.7393 122.096 209.656 352.933 353.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 6.4e-05 512 310 576 261120 14.2356 6.73206 87.5378 209.863 318.557 318.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 6.4e-05 512 310 576 253440 14.1839 6.63958 71.098 206.477 298.587 298.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 6.4e-05 512 310 576 256000 14.0604 6.64125 67.3361 206.56 294.796 294.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 6.4e-05 512 310 550 261120 14.2123 6.73482 106.724 209.685 337.549 337.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 6.4e-05 512 310 550 260096 14.193 6.72758 73.7343 208.962 303.806 303.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 6.4e-05 512 310 550 258048 14.2005 6.69696 62.8124 208.241 292.141 292.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 6.4e-05 512 310 550 261120 14.2805 6.75734 95.3841 209.807 326.424 326.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 6.4e-05 512 310 550 261120 14.2508 6.7457 67.8701 209.657 298.72 298.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 6.4e-05 512 310 550 257280 14.3975 6.7319 57.6641 208.825 287.812 287.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 6.4e-05 512 310 550 261120 14.2435 6.72611 53.1704 209.715 284.045 284.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 6.4e-05 512 310 550 259584 14.2941 6.74048 128.047 209.441 358.718 358.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 6.4e-05 512 310 550 258048 14.1853 6.69718 81.8646 208.505 311.444 311.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 6.4e-05 512 310 550 253440 14.3533 6.67024 75.9938 207.244 304.452 304.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 6.4e-05 512 310 550 251904 14.2729 6.62797 65.3008 206.245 292.646 292.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 6.4e-05 512 310 550 259840 14.3209 6.74349 118.522 209.301 349.082 349.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 6.4e-05 512 310 550 258048 14.4009 6.73562 78.1397 209.484 308.952 309.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 6.4e-05 512 310 550 258048 14.4377 6.74406 63.686 209.575 294.636 294.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 6.4e-05 512 310 550 250880 14.4756 6.65805 55.8062 207.218 284.356 284.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 6.4e-05 512 310 550 260096 14.1907 6.72192 119.311 209.139 349.557 349.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 6.4e-05 512 310 550 258048 14.3282 6.71744 77.0265 208.993 307.255 307.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 6.4e-05 512 310 550 251904 14.2738 6.62733 63.1121 206.493 290.698 290.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 6.4e-05 512 310 550 253952 14.58 6.72563 56.1049 209.266 286.865 287.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 6.4e-05 512 310 550 258048 14.3183 6.72934 121.264 208.789 351.288 351.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 6.4e-05 512 310 550 253440 14.3562 6.67507 84.8374 207.323 313.391 313.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 6.4e-05 512 310 550 255744 14.4998 6.73142 71.1538 209.081 301.66 301.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 6.4e-05 512 310 550 248832 14.1695 6.58832 65.9681 204.499 291.42 291.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 6.4e-05 512 310 550 253440 14.6236 6.74371 61.456 209.187 292.199 292.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 6.4e-05 512 310 550 261120 14.2519 6.74051 118.434 209.667 349.282 349.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 6.4e-05 512 310 550 261120 14.2388 6.73178 82.1611 209.936 313.259 313.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 6.4e-05 512 310 550 253440 14.1708 6.6384 67.9884 206.353 295.348 295.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 6.4e-05 512 310 550 256000 14.0699 6.63549 63.6529 206.583 291.132 291.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 6.4e-05 512 310 550 256000 14.0666 6.6472 60.7342 208.459 290.104 290.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 6.4e-05 512 310 540 260096 14.2858 6.73354 98.5596 209.82 329.592 329.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 6.4e-05 512 310 540 258048 14.3226 6.72701 68.9878 208.964 299.195 299.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 6.4e-05 512 310 540 258048 14.2061 6.6969 59.7256 208.447 289.27 289.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 6.4e-05 512 310 540 258048 14.3378 6.8032 52.9329 209.001 283.266 283.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 6.4e-05 512 310 540 259840 14.3552 6.74058 126.993 209.665 357.951 358.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 6.4e-05 512 310 540 258560 14.4316 6.73706 92.8467 209.833 324.039 324.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 6.4e-05 512 310 540 257280 14.4025 6.72918 77.409 209.03 307.762 307.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 6.4e-05 512 310 540 256000 14.5295 6.72768 70.7243 209.889 302.066 302.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 6.4e-05 512 310 540 259584 14.2877 6.73245 116.115 209.243 346.566 346.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 6.4e-05 512 310 540 258048 14.2003 6.69658 77.1622 208.497 306.742 306.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 6.4e-05 512 310 540 253440 14.3627 6.66992 61.6007 207.297 290.119 290.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 6.4e-05 512 310 540 251904 14.2907 6.62899 64.1865 206.471 291.764 291.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 6.4e-05 512 310 540 253440 14.1977 6.63962 59.0979 206.465 286.594 286.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 6.4e-05 512 310 540 259840 14.3026 6.74365 115.275 209.472 345.986 346.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 6.4e-05 512 310 540 258048 14.4129 6.73504 73.5197 209.527 304.385 304.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 6.4e-05 512 310 540 258048 14.4497 7.21917 62.122 209.375 293.355 293.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 6.4e-05 512 310 540 250880 14.4679 6.65395 52.7925 207.031 281.135 281.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 6.4e-05 512 310 540 250880 14.1396 6.60352 47.3024 204.674 272.913 273.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 6.4e-05 512 310 540 258048 14.3082 6.71949 108.404 208.992 338.614 338.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 6.4e-05 512 310 540 258048 14.3309 6.7231 72.5891 209.001 302.834 302.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 6.4e-05 512 310 540 251904 14.2747 6.62365 59.002 206.295 286.382 286.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 6.4e-05 512 310 540 253952 14.6509 6.72554 58.9297 209.086 289.588 289.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 6.4e-05 512 310 540 245760 14.6341 6.63546 48.6107 206.581 276.654 276.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 6.4e-05 512 310 576 265216 13.9947 6.72784 104.048 209.595 334.555 334.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 6.4e-05 512 310 576 264192 13.9722 6.72579 72.2306 209.114 302.233 302.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 6.4e-05 512 310 576 261120 14.028 6.69776 62.2728 208.282 291.468 291.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 6.4e-05 512 310 576 262144 14.0725 6.72358 55.4621 209.003 285.455 285.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 6.4e-05 512 310 576 264960 14.0516 6.74899 131.427 209.804 362.228 362.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 6.4e-05 512 310 576 263680 14.0916 6.73626 95.609 209.617 326.249 326.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 6.4e-05 512 310 576 261120 14.1412 6.72742 78.7176 208.781 308.562 308.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 6.4e-05 512 310 576 261120 14.235 6.72973 71.8769 209.894 302.922 303.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 6.4e-05 512 310 576 256000 14.08 6.64986 67.6889 206.483 295.093 295.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 6.4e-05 512 310 576 264192 14.0142 6.73792 120.601 209.331 350.874 351.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 6.4e-05 512 310 576 261120 14.0204 6.69901 79.3818 208.28 308.572 308.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 6.4e-05 512 310 576 258048 14.0836 6.67142 63.7579 207.331 292.033 292.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 6.4e-05 512 310 576 258048 13.9444 6.63347 66.3547 206.474 293.597 293.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 6.4e-05 512 310 576 253440 14.193 6.64589 59.7474 206.52 287.296 287.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 6.4e-05 512 310 576 265216 14.0221 6.74406 117.909 209.329 348.194 348.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 6.4e-05 512 310 576 265216 13.9811 6.73946 75.896 209.339 306.145 306.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 6.4e-05 512 310 576 263424 14.107 6.74224 63.9072 209.574 294.52 294.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 6.4e-05 512 310 576 258048 14.0436 6.65475 55.1189 207.043 283.045 283.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 6.4e-05 512 310 576 250880 14.1409 6.60406 47.6647 204.643 273.246 273.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 6.4e-05 512 310 576 264192 13.9861 6.72246 115.93 208.987 345.824 345.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 6.4e-05 512 310 576 262144 14.072 6.72246 75.7588 209.013 305.754 305.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 6.4e-05 512 310 576 258048 13.9437 6.63142 62.0463 206.334 289.138 289.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 6.4e-05 512 310 576 262144 14.0917 6.72762 57.4324 209.122 287.57 287.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 6.4e-05 512 310 576 256000 14.0701 6.63718 51.8736 206.586 279.36 279.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 6.4e-05 512 310 576 258048 13.9613 6.63706 49.3008 206.625 276.716 276.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1420 6.4e-05 512 310 640 264704 14.0301 6.74048 113.837 209.567 344.368 344.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 6.4e-05 512 310 640 264192 14.034 6.72973 122.824 209.626 353.404 353.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 6.4e-05 512 310 640 262144 14.0662 6.72086 88.4863 209.139 318.607 318.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 6.4e-05 512 310 640 261120 14.0224 6.69901 74.3041 208.449 303.663 303.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 6.4e-05 512 310 640 262144 14.0746 6.71949 67.9629 208.95 297.898 298.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 6.4e-05 512 310 640 261120 14.2443 6.72963 63.3819 209.895 294.436 294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 6.4e-05 512 310 640 258048 13.9472 6.63347 58.8063 206.49 286.065 286.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 6.4e-05 512 310 640 258048 14.0372 6.65312 56.4564 207.01 284.347 284.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 6.4e-05 512 310 640 262144 14.0812 6.728 55.497 209.248 285.748 285.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 6.4e-05 512 310 540 250880 14.4678 6.65472 45.0267 207.042 273.384 273.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 6.4e-05 512 310 576 258048 14.0402 6.65395 47.8956 207.007 275.784 275.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 6.4e-05 512 310 550 250880 14.1414 6.60038 44.5079 204.776 270.218 270.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 6.4e-05 512 310 576 250880 14.1502 6.60685 49.1421 204.641 274.731 274.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 6.4e-05 512 310 544 262144 14.0702 6.72387 51.9438 209.008 281.937 282.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 6.4e-05 512 310 544 261120 13.8075 6.63757 78.2698 206.771 305.676 305.826
