Release 10.1.03 par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

fyspc-epf02::  Thu Feb 24 11:33:53 2011

par -w -intstyle ise -ol high -xe n -t 1 cru_map.ncd cru.ncd cru.pcf 


Constraints file: cru.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.
   "cru" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. The PAR timing summary will list the performance achieved for each clock. Note: For
   the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high". For a
   balance between the fastest runtime and best performance, set the effort level to "med".
WARNING:Timing:3232 - Timing Constraint 
   "PERIOD analysis for net "clk_gen_pll/CLKOUT1_BUF" derived from
    Autotimespec constraint for clock net clk_gen_pll/CLKIN1_IBUFG
    divided by 5.00  to 2 nS  
   "
    fails the minimum period check for clock "fe_clk_i_0" because the period constraint value (2000 ps) is less than the
   minimum internal period limit of 2500 ps  on pin "/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I0".   Please increase the
   period of the constraint to remove this timing failure.
WARNING:Timing:3232 - Timing Constraint 
   "PERIOD analysis for net "Inst_DCM2PLL/CLKOUT1_BUF" derived from
    Autotimespec constraint for clock net Inst_DCM2PLL/CLKIN_IBUFGDS_OUT
    divided by 5.00  to 2 nS  
   "
    fails the minimum period check for clock "fe_clk_i_1" because the period constraint value (2000 ps) is less than the
   minimum internal period limit of 2500 ps  on pin "/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I1".   Please increase the
   period of the constraint to remove this timing failure.
WARNING:Timing:3232 - Timing Constraint 
   "PERIOD analysis for net "Inst_DCM2PLL/CLKOUT1_BUF" derived from
    Autotimespec constraint for clock net Inst_DCM2PLL/CLK0_BUF
    divided by 5.00  to 2 nS  
   "
    fails the minimum period check for clock "fe_clk_i_1" because the period constraint value (2000 ps) is less than the
   minimum internal period limit of 2500 ps  on pin "/cru/PACKED/cru/fe_clk_mux/fe_clk_mux/I1".   Please increase the
   period of the constraint to remove this timing failure.

Device speed data version:  "PRODUCTION 1.64 2008-12-19".



Device Utilization Summary:

   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       5 out of 32     15%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of External IOBs                  16 out of 480     3%
      Number of LOCed IOBs                   6 out of 16     37%

   Number of External IOBMs                  2 out of 240     1%
      Number of LOCed IOBMs                  2 out of 2     100%

   Number of External IOBSs                  2 out of 240     1%
      Number of LOCed IOBSs                  2 out of 2     100%

   Number of OLOGICs                         8 out of 560     1%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of Slice Registers                24 out of 28800   1%
      Number used as Flip Flops             24
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                     21 out of 28800   1%
   Number of Slice LUT-Flip Flop pairs      30 out of 28800   1%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting Router

Phase 1: 280 unrouted;       REAL time: 10 secs 

Phase 2: 114 unrouted;       REAL time: 10 secs 

Phase 3: 22 unrouted;       REAL time: 10 secs 

Phase 4: 22 unrouted; (0)      REAL time: 14 secs 

Phase 5: 20 unrouted; (1)      REAL time: 14 secs 

Phase 6: 0 unrouted; (1)      REAL time: 14 secs 

Updating file: cru.ncd with current fully routed design.

Phase 7: 0 unrouted; (1)      REAL time: 14 secs 

Phase 8: 0 unrouted; (32)      REAL time: 16 secs 

Phase 9: 0 unrouted; (32)      REAL time: 21 secs 

Phase 10: 0 unrouted; (32)      REAL time: 21 secs 

Phase 11: 0 unrouted; (32)      REAL time: 21 secs 

Phase 12: 0 unrouted; (32)      REAL time: 21 secs 

Phase 13: 0 unrouted; (27)      REAL time: 21 secs 

Total REAL time to Router completion: 21 secs 
Total CPU time to Router completion: 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            mclk_i_1 |BUFGCTRL_X0Y16| No   |    6 |  0.015     |  1.590      |
+---------------------+--------------+------+------+------------+-------------+
|  REFCLK_125MHz_OBUF |BUFGCTRL_X0Y20| No   |    3 |  0.017     |  1.568      |
+---------------------+--------------+------+------+------------+-------------+
|         up_clk_OBUF |BUFGCTRL_X0Y29| No   |    5 |  0.161     |  1.730      |
+---------------------+--------------+------+------+------------+-------------+
|           mclk_OBUF |BUFGCTRL_X0Y25| No   |    3 |  0.016     |  1.589      |
+---------------------+--------------+------+------+------------+-------------+
|  REFCLK_200MHz_OBUF |BUFGCTRL_X0Y17| No   |    3 |  0.011     |  1.573      |
+---------------------+--------------+------+------+------------+-------------+
|         fe_clk_OBUF |BUFGCTRL_X0Y21| No   |    3 |  0.010     |  1.576      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_DCM2PLL/CLKIN_I |              |      |      |            |             |
|          BUFGDS_OUT |         Local|      |    3 |  0.285     |  1.402      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mcl | SETUP   |         N/A|     2.456ns|     N/A|           0
  k_i_1                                     | HOLD    |     0.622ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net REF | SETUP   |         N/A|     1.345ns|     N/A|           0
  CLK_125MHz_OBUF                           | HOLD    |     0.845ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Ins | SETUP   |         N/A|     1.234ns|     N/A|           0
  t_DCM2PLL/CLKIN_IBUFGDS_OUT               | HOLD    |     0.473ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net up_ | SETUP   |         N/A|     1.358ns|     N/A|           0
  clk_OBUF                                  | HOLD    |     0.851ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net mcl | SETUP   |         N/A|     1.532ns|     N/A|           0
  k_OBUF                                    | HOLD    |     1.024ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net REF | SETUP   |         N/A|     1.339ns|     N/A|           0
  CLK_200MHz_OBUF                           | HOLD    |     0.850ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net fe_ | SETUP   |         N/A|     1.480ns|     N/A|           0
  clk_OBUF                                  | HOLD    |     0.999ns|            |       0|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_gen_pll/CLKIN1_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_gen_pll/CLKIN1_IBUFG       |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
| clk_gen_pll/CLKOUT2_BUF       |      6.000ns|          N/A|          N/A|            0|            0|            0|            0|
| clk_gen_pll/CLKOUT3_BUF       |      8.000ns|          N/A|          N/A|            0|            0|            0|            0|
| clk_gen_pll/CLKOUT4_BUF       |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| clk_gen_pll/CLKOUT1_BUF       |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| clk_gen_pll/CLKOUT0_BUF       |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for Inst_DCM2PLL/CLKIN_IBUFGDS_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_DCM2PLL/CLKIN_IBUFGDS_OUT |      1.357ns|      1.234ns|          N/A|            0|            0|            3|            0|
| Inst_DCM2PLL/CLK0_BUF         |      1.357ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_DCM2PLL/CLKOUT2_BUF     |      0.814ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_DCM2PLL/CLKOUT3_BUF     |      1.086ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_DCM2PLL/CLKOUT4_BUF     |      0.678ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_DCM2PLL/CLKOUT1_BUF     |      0.271ns|          N/A|          N/A|            0|            0|            0|            0|
|  Inst_DCM2PLL/CLKOUT0_BUF     |      1.357ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for Inst_DCM2PLL/CLK0_BUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_DCM2PLL/CLK0_BUF          |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
| Inst_DCM2PLL/CLKOUT2_BUF      |      6.000ns|          N/A|          N/A|            0|            0|            0|            0|
| Inst_DCM2PLL/CLKOUT3_BUF      |      8.000ns|          N/A|          N/A|            0|            0|            0|            0|
| Inst_DCM2PLL/CLKOUT4_BUF      |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| Inst_DCM2PLL/CLKOUT1_BUF      |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| Inst_DCM2PLL/CLKOUT0_BUF      |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 59 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  250 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 2

Writing design to file cru.ncd



PAR done!
