// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_long_div6,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=28.424000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=67,HLS_SYN_LUT=13254,HLS_VERSION=2018_2}" *)

module operator_long_div6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] tmp_fu_229_p1;
reg   [2:0] tmp_reg_426;
reg   [3:0] q_chunk_V_ret2_i_i_reg_431;
reg   [3:0] q_chunk_V_ret2_1_i_i_reg_436;
reg   [3:0] q_chunk_V_ret2_2_i_i_reg_441;
reg   [3:0] q_chunk_V_ret2_3_i_i_reg_446;
reg   [3:0] q_chunk_V_ret2_4_i_i_reg_451;
reg   [3:0] q_chunk_V_ret2_5_i_i_reg_456;
reg   [3:0] q_chunk_V_ret2_6_i_i_reg_461;
reg   [1:0] r_V_ret3_6_i_i_reg_466;
reg   [3:0] p_Result_19_7_i_i_reg_471;
reg   [3:0] p_Result_19_8_i_i_reg_476;
reg   [3:0] p_Result_19_9_i_i_reg_481;
reg   [3:0] p_Result_19_i_i_4_reg_486;
reg   [3:0] p_Result_19_10_i_i_reg_491;
reg   [3:0] p_Result_19_11_i_i_reg_496;
reg   [3:0] p_Result_19_12_i_i_reg_501;
reg   [3:0] p_Result_19_13_i_i_reg_506;
wire    grp_lut_div3_chunk_fu_98_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_98_d_V;
reg   [1:0] grp_lut_div3_chunk_fu_98_r_in_V;
wire   [3:0] grp_lut_div3_chunk_fu_98_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_98_ap_return_1;
wire    grp_lut_div3_chunk_fu_105_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_105_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_105_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_105_ap_return_1;
wire    grp_lut_div3_chunk_fu_111_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_111_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_111_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_111_ap_return_1;
wire    grp_lut_div3_chunk_fu_117_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_117_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_117_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_117_ap_return_1;
wire    grp_lut_div3_chunk_fu_123_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_123_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_123_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_123_ap_return_1;
wire    grp_lut_div3_chunk_fu_129_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_129_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_129_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_129_ap_return_1;
wire    grp_lut_div3_chunk_fu_135_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_135_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_135_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_135_ap_return_1;
wire    grp_lut_div3_chunk_fu_141_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_141_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_141_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_141_ap_return_1;
wire   [3:0] d_chunk_V_fu_224_p1;
wire    ap_CS_fsm_state2;
wire   [2:0] p_Result_i_i_fu_214_p4;
wire   [62:0] p_Result_16_i_i_fu_394_p17;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div3_chunk grp_lut_div3_chunk_fu_98(
    .ap_ready(grp_lut_div3_chunk_fu_98_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_98_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_98_r_in_V),
    .ap_return_0(grp_lut_div3_chunk_fu_98_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_98_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_105(
    .ap_ready(grp_lut_div3_chunk_fu_105_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_105_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_98_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_105_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_105_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_111(
    .ap_ready(grp_lut_div3_chunk_fu_111_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_111_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_105_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_111_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_111_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_117(
    .ap_ready(grp_lut_div3_chunk_fu_117_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_117_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_111_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_117_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_117_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_123(
    .ap_ready(grp_lut_div3_chunk_fu_123_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_123_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_117_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_123_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_123_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_129(
    .ap_ready(grp_lut_div3_chunk_fu_129_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_129_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_123_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_129_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_129_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_135(
    .ap_ready(grp_lut_div3_chunk_fu_135_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_135_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_129_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_135_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_135_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_141(
    .ap_ready(grp_lut_div3_chunk_fu_141_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_141_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_135_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_141_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_141_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_19_10_i_i_reg_491 <= {{in_r[16:13]}};
        p_Result_19_11_i_i_reg_496 <= {{in_r[12:9]}};
        p_Result_19_12_i_i_reg_501 <= {{in_r[8:5]}};
        p_Result_19_13_i_i_reg_506 <= {{in_r[4:1]}};
        p_Result_19_7_i_i_reg_471 <= {{in_r[32:29]}};
        p_Result_19_8_i_i_reg_476 <= {{in_r[28:25]}};
        p_Result_19_9_i_i_reg_481 <= {{in_r[24:21]}};
        p_Result_19_i_i_4_reg_486 <= {{in_r[20:17]}};
        q_chunk_V_ret2_1_i_i_reg_436 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_2_i_i_reg_441 <= grp_lut_div3_chunk_fu_117_ap_return_0;
        q_chunk_V_ret2_3_i_i_reg_446 <= grp_lut_div3_chunk_fu_123_ap_return_0;
        q_chunk_V_ret2_4_i_i_reg_451 <= grp_lut_div3_chunk_fu_129_ap_return_0;
        q_chunk_V_ret2_5_i_i_reg_456 <= grp_lut_div3_chunk_fu_135_ap_return_0;
        q_chunk_V_ret2_6_i_i_reg_461 <= grp_lut_div3_chunk_fu_141_ap_return_0;
        q_chunk_V_ret2_i_i_reg_431 <= grp_lut_div3_chunk_fu_105_ap_return_0;
        r_V_ret3_6_i_i_reg_466 <= grp_lut_div3_chunk_fu_141_ap_return_1;
        tmp_reg_426 <= tmp_fu_229_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_105_d_V = p_Result_19_8_i_i_reg_476;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_105_d_V = {{in_r[60:57]}};
    end else begin
        grp_lut_div3_chunk_fu_105_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_19_9_i_i_reg_481;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_111_d_V = {{in_r[56:53]}};
    end else begin
        grp_lut_div3_chunk_fu_111_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_117_d_V = p_Result_19_i_i_4_reg_486;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_117_d_V = {{in_r[52:49]}};
    end else begin
        grp_lut_div3_chunk_fu_117_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_123_d_V = p_Result_19_10_i_i_reg_491;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_123_d_V = {{in_r[48:45]}};
    end else begin
        grp_lut_div3_chunk_fu_123_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_129_d_V = p_Result_19_11_i_i_reg_496;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_129_d_V = {{in_r[44:41]}};
    end else begin
        grp_lut_div3_chunk_fu_129_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_135_d_V = p_Result_19_12_i_i_reg_501;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_135_d_V = {{in_r[40:37]}};
    end else begin
        grp_lut_div3_chunk_fu_135_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_141_d_V = p_Result_19_13_i_i_reg_506;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_141_d_V = {{in_r[36:33]}};
    end else begin
        grp_lut_div3_chunk_fu_141_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_98_d_V = p_Result_19_7_i_i_reg_471;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_98_d_V = d_chunk_V_fu_224_p1;
    end else begin
        grp_lut_div3_chunk_fu_98_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_98_r_in_V = r_V_ret3_6_i_i_reg_466;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_98_r_in_V = 2'd0;
    end else begin
        grp_lut_div3_chunk_fu_98_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = p_Result_16_i_i_fu_394_p17;

assign d_chunk_V_fu_224_p1 = p_Result_i_i_fu_214_p4;

assign p_Result_16_i_i_fu_394_p17 = {{{{{{{{{{{{{{{{tmp_reg_426}, {q_chunk_V_ret2_i_i_reg_431}}, {q_chunk_V_ret2_1_i_i_reg_436}}, {q_chunk_V_ret2_2_i_i_reg_441}}, {q_chunk_V_ret2_3_i_i_reg_446}}, {q_chunk_V_ret2_4_i_i_reg_451}}, {q_chunk_V_ret2_5_i_i_reg_456}}, {q_chunk_V_ret2_6_i_i_reg_461}}, {grp_lut_div3_chunk_fu_98_ap_return_0}}, {grp_lut_div3_chunk_fu_105_ap_return_0}}, {grp_lut_div3_chunk_fu_111_ap_return_0}}, {grp_lut_div3_chunk_fu_117_ap_return_0}}, {grp_lut_div3_chunk_fu_123_ap_return_0}}, {grp_lut_div3_chunk_fu_129_ap_return_0}}, {grp_lut_div3_chunk_fu_135_ap_return_0}}, {grp_lut_div3_chunk_fu_141_ap_return_0}};

assign p_Result_i_i_fu_214_p4 = {{in_r[63:61]}};

assign tmp_fu_229_p1 = grp_lut_div3_chunk_fu_98_ap_return_0[2:0];

endmodule //operator_long_div6
