---------- Begin Simulation Statistics ----------
simSeconds                                   0.119698                       # Number of seconds simulated (Second)
simTicks                                 119697837000                       # Number of ticks simulated (Tick)
finalTick                                5772890654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    340.40                       # Real time elapsed on the host (Second)
hostTickRate                                351636311                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8641936                       # Number of bytes of host memory used (Byte)
simInsts                                   1184357040                       # Number of instructions simulated (Count)
simOps                                     1185205188                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3479285                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3481776                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.demandHits::processor.cores0.core.mmu.dtb.walker          223                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches0.demandHits::total          223                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches0.overallHits::processor.cores0.core.mmu.dtb.walker          223                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches0.overallHits::total          223                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches0.demandMisses::processor.cores0.core.mmu.dtb.walker           23                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches0.demandMisses::total           23                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches0.overallMisses::processor.cores0.core.mmu.dtb.walker           23                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches0.overallMisses::total           23                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches0.demandMissLatency::processor.cores0.core.mmu.dtb.walker       865000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMissLatency::total       865000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMissLatency::processor.cores0.core.mmu.dtb.walker       865000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMissLatency::total       865000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandAccesses::processor.cores0.core.mmu.dtb.walker          246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.demandAccesses::total          246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.overallAccesses::processor.cores0.core.mmu.dtb.walker          246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.overallAccesses::total          246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.demandMissRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandMissRate::total     0.093496                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMissRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMissRate::total     0.093496                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandAvgMissLatency::processor.cores0.core.mmu.dtb.walker 37608.695652                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches0.demandAvgMissLatency::total 37608.695652                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMissLatency::processor.cores0.core.mmu.dtb.walker 37608.695652                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMissLatency::total 37608.695652                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.writebacks::writebacks           13                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches0.writebacks::total           13                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMisses::processor.cores0.core.mmu.dtb.walker           23                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMisses::total           23                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.overallMshrMisses::processor.cores0.core.mmu.dtb.walker           23                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.overallMshrMisses::total           23                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMissLatency::processor.cores0.core.mmu.dtb.walker       842000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMshrMissLatency::total       842000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMshrMissLatency::processor.cores0.core.mmu.dtb.walker       842000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMshrMissLatency::total       842000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandMshrMissRate::total     0.093496                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMshrMissRate::total     0.093496                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 36608.695652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.demandAvgMshrMissLatency::total 36608.695652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 36608.695652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMshrMissLatency::total 36608.695652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.replacements           13                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.hits::processor.cores0.core.mmu.dtb.walker          223                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.hits::total          223                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.misses::processor.cores0.core.mmu.dtb.walker           23                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.misses::total           23                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.missLatency::processor.cores0.core.mmu.dtb.walker       865000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.missLatency::total       865000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.accesses::processor.cores0.core.mmu.dtb.walker          246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.accesses::total          246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.missRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.missRate::total     0.093496                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.avgMissLatency::processor.cores0.core.mmu.dtb.walker 37608.695652                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.avgMissLatency::total 37608.695652                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMisses::processor.cores0.core.mmu.dtb.walker           23                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMisses::total           23                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissLatency::processor.cores0.core.mmu.dtb.walker       842000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissLatency::total       842000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissRate::processor.cores0.core.mmu.dtb.walker     0.093496                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissRate::total     0.093496                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.avgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 36608.695652                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.avgMshrMissLatency::total 36608.695652                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse    63.511196                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs          168                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs           13                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs    12.923077                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.occupancies::processor.cores0.core.mmu.dtb.walker    63.511196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches0.tags.avgOccs::processor.cores0.core.mmu.dtb.walker     0.496181                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches0.tags.avgOccs::total     0.496181                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches0.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches0.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches0.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses         1007                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses         1007                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.demandHits::processor.cores1.core.mmu.dtb.walker          295                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches1.demandHits::total          295                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches1.overallHits::processor.cores1.core.mmu.dtb.walker          295                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches1.overallHits::total          295                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches1.demandMisses::processor.cores1.core.mmu.dtb.walker           14                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches1.demandMisses::total           14                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches1.overallMisses::processor.cores1.core.mmu.dtb.walker           14                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches1.overallMisses::total           14                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches1.demandMissLatency::processor.cores1.core.mmu.dtb.walker        98000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMissLatency::total        98000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMissLatency::processor.cores1.core.mmu.dtb.walker        98000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMissLatency::total        98000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandAccesses::processor.cores1.core.mmu.dtb.walker          309                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.demandAccesses::total          309                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.overallAccesses::processor.cores1.core.mmu.dtb.walker          309                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.overallAccesses::total          309                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.demandMissRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandMissRate::total     0.045307                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMissRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMissRate::total     0.045307                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandAvgMissLatency::processor.cores1.core.mmu.dtb.walker         7000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches1.demandAvgMissLatency::total         7000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMissLatency::processor.cores1.core.mmu.dtb.walker         7000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMissLatency::total         7000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches1.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMisses::processor.cores1.core.mmu.dtb.walker           14                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMisses::total           14                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.overallMshrMisses::processor.cores1.core.mmu.dtb.walker           14                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.overallMshrMisses::total           14                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMissLatency::processor.cores1.core.mmu.dtb.walker        84000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMshrMissLatency::total        84000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMshrMissLatency::processor.cores1.core.mmu.dtb.walker        84000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMshrMissLatency::total        84000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandMshrMissRate::total     0.045307                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMshrMissRate::total     0.045307                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker         6000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.demandAvgMshrMissLatency::total         6000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker         6000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMshrMissLatency::total         6000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.replacements            2                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.hits::processor.cores1.core.mmu.dtb.walker          295                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.hits::total          295                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.misses::processor.cores1.core.mmu.dtb.walker           14                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.misses::total           14                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.missLatency::processor.cores1.core.mmu.dtb.walker        98000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.missLatency::total        98000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.accesses::processor.cores1.core.mmu.dtb.walker          309                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.accesses::total          309                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.missRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.missRate::total     0.045307                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.avgMissLatency::processor.cores1.core.mmu.dtb.walker         7000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.avgMissLatency::total         7000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMisses::processor.cores1.core.mmu.dtb.walker           14                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMisses::total           14                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissLatency::processor.cores1.core.mmu.dtb.walker        84000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissLatency::total        84000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissRate::processor.cores1.core.mmu.dtb.walker     0.045307                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissRate::total     0.045307                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.avgMshrMissLatency::processor.cores1.core.mmu.dtb.walker         6000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.avgMshrMissLatency::total         6000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse    52.987665                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs           10                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs     2.400000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.occupancies::processor.cores1.core.mmu.dtb.walker    52.987665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches1.tags.avgOccs::processor.cores1.core.mmu.dtb.walker     0.413966                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches1.tags.avgOccs::total     0.413966                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches1.tags.occupanciesTaskId::1024           53                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches1.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches1.tags.ratioOccsTaskId::1024     0.414062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses         1250                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses         1250                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.demandHits::processor.cores2.core.mmu.dtb.walker          211                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches2.demandHits::total          211                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches2.overallHits::processor.cores2.core.mmu.dtb.walker          211                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches2.overallHits::total          211                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches2.demandMisses::processor.cores2.core.mmu.dtb.walker           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches2.demandMisses::total           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches2.overallMisses::processor.cores2.core.mmu.dtb.walker           20                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches2.overallMisses::total           20                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches2.demandMissLatency::processor.cores2.core.mmu.dtb.walker       715000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.demandMissLatency::total       715000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.overallMissLatency::processor.cores2.core.mmu.dtb.walker       715000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.overallMissLatency::total       715000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.demandAccesses::processor.cores2.core.mmu.dtb.walker          231                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches2.demandAccesses::total          231                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches2.overallAccesses::processor.cores2.core.mmu.dtb.walker          231                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches2.overallAccesses::total          231                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches2.demandMissRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches2.demandMissRate::total     0.086580                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches2.overallMissRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches2.overallMissRate::total     0.086580                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches2.demandAvgMissLatency::processor.cores2.core.mmu.dtb.walker        35750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches2.demandAvgMissLatency::total        35750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches2.overallAvgMissLatency::processor.cores2.core.mmu.dtb.walker        35750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.overallAvgMissLatency::total        35750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.writebacks::writebacks            5                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches2.writebacks::total            5                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches2.demandMshrMisses::processor.cores2.core.mmu.dtb.walker           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.demandMshrMisses::total           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.overallMshrMisses::processor.cores2.core.mmu.dtb.walker           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.overallMshrMisses::total           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.demandMshrMissLatency::processor.cores2.core.mmu.dtb.walker       695000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.demandMshrMissLatency::total       695000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.overallMshrMissLatency::processor.cores2.core.mmu.dtb.walker       695000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.overallMshrMissLatency::total       695000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.demandMshrMissRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches2.demandMshrMissRate::total     0.086580                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches2.overallMshrMissRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches2.overallMshrMissRate::total     0.086580                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches2.demandAvgMshrMissLatency::processor.cores2.core.mmu.dtb.walker        34750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.demandAvgMshrMissLatency::total        34750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.overallAvgMshrMissLatency::processor.cores2.core.mmu.dtb.walker        34750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.overallAvgMshrMissLatency::total        34750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.replacements            5                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.hits::processor.cores2.core.mmu.dtb.walker          211                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.hits::total          211                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.misses::processor.cores2.core.mmu.dtb.walker           20                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.misses::total           20                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.missLatency::processor.cores2.core.mmu.dtb.walker       715000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.ReadReq.missLatency::total       715000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.ReadReq.accesses::processor.cores2.core.mmu.dtb.walker          231                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.accesses::total          231                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.missRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches2.ReadReq.missRate::total     0.086580                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches2.ReadReq.avgMissLatency::processor.cores2.core.mmu.dtb.walker        35750                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.ReadReq.avgMissLatency::total        35750                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMisses::processor.cores2.core.mmu.dtb.walker           20                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMisses::total           20                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMissLatency::processor.cores2.core.mmu.dtb.walker       695000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMissLatency::total       695000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMissRate::processor.cores2.core.mmu.dtb.walker     0.086580                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches2.ReadReq.mshrMissRate::total     0.086580                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches2.ReadReq.avgMshrMissLatency::processor.cores2.core.mmu.dtb.walker        34750                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.ReadReq.avgMshrMissLatency::total        34750                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse    43.887953                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs           64                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs    12.800000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.occupancies::processor.cores2.core.mmu.dtb.walker    43.887953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches2.tags.avgOccs::processor.cores2.core.mmu.dtb.walker     0.342875                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches2.tags.avgOccs::total     0.342875                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches2.tags.occupanciesTaskId::1024           46                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches2.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches2.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches2.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses          944                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses          944                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.demandHits::processor.cores3.core.mmu.dtb.walker          230                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches3.demandHits::total          230                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches3.overallHits::processor.cores3.core.mmu.dtb.walker          230                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches3.overallHits::total          230                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches3.demandMisses::processor.cores3.core.mmu.dtb.walker           25                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches3.demandMisses::total           25                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches3.overallMisses::processor.cores3.core.mmu.dtb.walker           25                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches3.overallMisses::total           25                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches3.demandMissLatency::processor.cores3.core.mmu.dtb.walker       873000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.demandMissLatency::total       873000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.overallMissLatency::processor.cores3.core.mmu.dtb.walker       873000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.overallMissLatency::total       873000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.demandAccesses::processor.cores3.core.mmu.dtb.walker          255                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches3.demandAccesses::total          255                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches3.overallAccesses::processor.cores3.core.mmu.dtb.walker          255                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches3.overallAccesses::total          255                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches3.demandMissRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches3.demandMissRate::total     0.098039                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches3.overallMissRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches3.overallMissRate::total     0.098039                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches3.demandAvgMissLatency::processor.cores3.core.mmu.dtb.walker        34920                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches3.demandAvgMissLatency::total        34920                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches3.overallAvgMissLatency::processor.cores3.core.mmu.dtb.walker        34920                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.overallAvgMissLatency::total        34920                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.writebacks::writebacks           10                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches3.writebacks::total           10                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches3.demandMshrMisses::processor.cores3.core.mmu.dtb.walker           25                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.demandMshrMisses::total           25                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.overallMshrMisses::processor.cores3.core.mmu.dtb.walker           25                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.overallMshrMisses::total           25                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.demandMshrMissLatency::processor.cores3.core.mmu.dtb.walker       848000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.demandMshrMissLatency::total       848000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.overallMshrMissLatency::processor.cores3.core.mmu.dtb.walker       848000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.overallMshrMissLatency::total       848000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.demandMshrMissRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches3.demandMshrMissRate::total     0.098039                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches3.overallMshrMissRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches3.overallMshrMissRate::total     0.098039                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches3.demandAvgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        33920                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.demandAvgMshrMissLatency::total        33920                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.overallAvgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        33920                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.overallAvgMshrMissLatency::total        33920                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.replacements           10                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.hits::processor.cores3.core.mmu.dtb.walker          230                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.hits::total          230                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.misses::processor.cores3.core.mmu.dtb.walker           25                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.misses::total           25                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.missLatency::processor.cores3.core.mmu.dtb.walker       873000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.ReadReq.missLatency::total       873000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.ReadReq.accesses::processor.cores3.core.mmu.dtb.walker          255                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.accesses::total          255                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.missRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches3.ReadReq.missRate::total     0.098039                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches3.ReadReq.avgMissLatency::processor.cores3.core.mmu.dtb.walker        34920                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.ReadReq.avgMissLatency::total        34920                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMisses::processor.cores3.core.mmu.dtb.walker           25                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMisses::total           25                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMissLatency::processor.cores3.core.mmu.dtb.walker       848000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMissLatency::total       848000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMissRate::processor.cores3.core.mmu.dtb.walker     0.098039                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches3.ReadReq.mshrMissRate::total     0.098039                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches3.ReadReq.avgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        33920                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.ReadReq.avgMshrMissLatency::total        33920                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse    64.142118                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs          602                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs           11                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs    54.727273                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.occupancies::processor.cores3.core.mmu.dtb.walker    64.142118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches3.tags.avgOccs::processor.cores3.core.mmu.dtb.walker     0.501110                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches3.tags.avgOccs::total     0.501110                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches3.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches3.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches3.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches3.tags.ratioOccsTaskId::1024     0.523438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses         1045                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses         1045                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.demandHits::processor.cores0.core.mmu.itb.walker           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches0.demandHits::total           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches0.overallHits::processor.cores0.core.mmu.itb.walker           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches0.overallHits::total           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches0.demandMisses::processor.cores0.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches0.demandMisses::total            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches0.overallMisses::processor.cores0.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches0.overallMisses::total            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches0.demandMissLatency::processor.cores0.core.mmu.itb.walker       585000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMissLatency::total       585000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMissLatency::processor.cores0.core.mmu.itb.walker       585000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMissLatency::total       585000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandAccesses::processor.cores0.core.mmu.itb.walker           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.demandAccesses::total           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.overallAccesses::processor.cores0.core.mmu.itb.walker           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.overallAccesses::total           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.demandMissRate::processor.cores0.core.mmu.itb.walker     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandMissRate::total     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMissRate::processor.cores0.core.mmu.itb.walker     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMissRate::total     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandAvgMissLatency::processor.cores0.core.mmu.itb.walker        65000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches0.demandAvgMissLatency::total        65000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMissLatency::processor.cores0.core.mmu.itb.walker        65000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMissLatency::total        65000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches0.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.overallMshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMissLatency::processor.cores0.core.mmu.itb.walker       576000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMshrMissLatency::total       576000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMshrMissLatency::processor.cores0.core.mmu.itb.walker       576000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMshrMissLatency::total       576000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMshrMissRate::processor.cores0.core.mmu.itb.walker     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandMshrMissRate::total     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMshrMissRate::processor.cores0.core.mmu.itb.walker     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMshrMissRate::total     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker        64000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.demandAvgMshrMissLatency::total        64000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker        64000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMshrMissLatency::total        64000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.replacements            2                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.hits::processor.cores0.core.mmu.itb.walker           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.hits::total           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.misses::processor.cores0.core.mmu.itb.walker            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.missLatency::processor.cores0.core.mmu.itb.walker       585000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.missLatency::total       585000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.accesses::processor.cores0.core.mmu.itb.walker           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.accesses::total           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.missRate::processor.cores0.core.mmu.itb.walker     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.missRate::total     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.avgMissLatency::processor.cores0.core.mmu.itb.walker        65000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.avgMissLatency::total        65000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissLatency::processor.cores0.core.mmu.itb.walker       576000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissLatency::total       576000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissRate::processor.cores0.core.mmu.itb.walker     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissRate::total     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.avgMshrMissLatency::processor.cores0.core.mmu.itb.walker        64000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.avgMshrMissLatency::total        64000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse    59.973150                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs           53                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            2                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs    26.500000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.occupancies::processor.cores0.core.mmu.itb.walker    59.973150                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches0.tags.avgOccs::processor.cores0.core.mmu.itb.walker     0.468540                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches0.tags.avgOccs::total     0.468540                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches0.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches0.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches0.tags.ratioOccsTaskId::1024     0.468750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses          165                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses          165                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.demandHits::processor.cores1.core.mmu.itb.walker           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches1.demandHits::total           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches1.overallHits::processor.cores1.core.mmu.itb.walker           15                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches1.overallHits::total           15                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches1.demandMisses::processor.cores1.core.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches1.demandMisses::total            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches1.overallMisses::processor.cores1.core.mmu.itb.walker            3                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches1.overallMisses::total            3                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches1.demandMissLatency::processor.cores1.core.mmu.itb.walker        27000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMissLatency::total        27000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMissLatency::processor.cores1.core.mmu.itb.walker        27000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMissLatency::total        27000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandAccesses::processor.cores1.core.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.overallAccesses::processor.cores1.core.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.demandMissRate::processor.cores1.core.mmu.itb.walker     0.166667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandMissRate::total     0.166667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMissRate::processor.cores1.core.mmu.itb.walker     0.166667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMissRate::total     0.166667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandAvgMissLatency::processor.cores1.core.mmu.itb.walker         9000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches1.demandAvgMissLatency::total         9000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMissLatency::processor.cores1.core.mmu.itb.walker         9000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMissLatency::total         9000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.demandMshrMisses::processor.cores1.core.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.overallMshrMisses::processor.cores1.core.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.demandMshrMissLatency::processor.cores1.core.mmu.itb.walker        24000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMshrMissLatency::total        24000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMshrMissLatency::processor.cores1.core.mmu.itb.walker        24000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMshrMissLatency::total        24000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMshrMissRate::processor.cores1.core.mmu.itb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandMshrMissRate::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMshrMissRate::processor.cores1.core.mmu.itb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMshrMissRate::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker         8000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.demandAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker         8000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMshrMissLatency::total         8000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.hits::processor.cores1.core.mmu.itb.walker           15                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.hits::total           15                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.misses::processor.cores1.core.mmu.itb.walker            3                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.missLatency::processor.cores1.core.mmu.itb.walker        27000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.missLatency::total        27000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.accesses::processor.cores1.core.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.missRate::processor.cores1.core.mmu.itb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.missRate::total     0.166667                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.avgMissLatency::processor.cores1.core.mmu.itb.walker         9000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.avgMissLatency::total         9000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMisses::processor.cores1.core.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissLatency::processor.cores1.core.mmu.itb.walker        24000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissLatency::total        24000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissRate::processor.cores1.core.mmu.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.avgMshrMissLatency::processor.cores1.core.mmu.itb.walker         8000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.avgMshrMissLatency::total         8000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse    56.000004                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            1                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            1                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.occupancies::processor.cores1.core.mmu.itb.walker    56.000004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches1.tags.avgOccs::processor.cores1.core.mmu.itb.walker     0.437500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches1.tags.avgOccs::total     0.437500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches1.tags.occupanciesTaskId::1024           56                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches1.tags.ageTaskId_1024::4           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches1.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses           75                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses           75                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.demandHits::processor.cores2.core.mmu.itb.walker           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches2.demandHits::total           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches2.overallHits::processor.cores2.core.mmu.itb.walker           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches2.overallHits::total           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches2.demandMisses::processor.cores2.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches2.demandMisses::total            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches2.overallMisses::processor.cores2.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches2.overallMisses::total            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches2.demandMissLatency::processor.cores2.core.mmu.itb.walker       515000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.demandMissLatency::total       515000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.overallMissLatency::processor.cores2.core.mmu.itb.walker       515000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.overallMissLatency::total       515000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.demandAccesses::processor.cores2.core.mmu.itb.walker           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches2.demandAccesses::total           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches2.overallAccesses::processor.cores2.core.mmu.itb.walker           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches2.overallAccesses::total           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches2.demandMissRate::processor.cores2.core.mmu.itb.walker     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches2.demandMissRate::total     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches2.overallMissRate::processor.cores2.core.mmu.itb.walker     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches2.overallMissRate::total     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches2.demandAvgMissLatency::processor.cores2.core.mmu.itb.walker 57222.222222                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches2.demandAvgMissLatency::total 57222.222222                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches2.overallAvgMissLatency::processor.cores2.core.mmu.itb.walker 57222.222222                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.overallAvgMissLatency::total 57222.222222                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.demandMshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.overallMshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.demandMshrMissLatency::processor.cores2.core.mmu.itb.walker       506000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.demandMshrMissLatency::total       506000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.overallMshrMissLatency::processor.cores2.core.mmu.itb.walker       506000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.overallMshrMissLatency::total       506000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.demandMshrMissRate::processor.cores2.core.mmu.itb.walker     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches2.demandMshrMissRate::total     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches2.overallMshrMissRate::processor.cores2.core.mmu.itb.walker     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches2.overallMshrMissRate::total     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches2.demandAvgMshrMissLatency::processor.cores2.core.mmu.itb.walker 56222.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.demandAvgMshrMissLatency::total 56222.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.overallAvgMshrMissLatency::processor.cores2.core.mmu.itb.walker 56222.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.overallAvgMshrMissLatency::total 56222.222222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.hits::processor.cores2.core.mmu.itb.walker           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.hits::total           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.misses::processor.cores2.core.mmu.itb.walker            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.missLatency::processor.cores2.core.mmu.itb.walker       515000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.ReadReq.missLatency::total       515000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.ReadReq.accesses::processor.cores2.core.mmu.itb.walker           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.accesses::total           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.missRate::processor.cores2.core.mmu.itb.walker     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches2.ReadReq.missRate::total     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches2.ReadReq.avgMissLatency::processor.cores2.core.mmu.itb.walker 57222.222222                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.ReadReq.avgMissLatency::total 57222.222222                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMissLatency::processor.cores2.core.mmu.itb.walker       506000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMissLatency::total       506000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMissRate::processor.cores2.core.mmu.itb.walker     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches2.ReadReq.mshrMissRate::total     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches2.ReadReq.avgMshrMissLatency::processor.cores2.core.mmu.itb.walker 56222.222222                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.ReadReq.avgMshrMissLatency::total 56222.222222                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse    35.791696                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.occupancies::processor.cores2.core.mmu.itb.walker    35.791696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches2.tags.avgOccs::processor.cores2.core.mmu.itb.walker     0.279623                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches2.tags.avgOccs::total     0.279623                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches2.tags.occupanciesTaskId::1024           36                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches2.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches2.tags.ratioOccsTaskId::1024     0.281250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses          165                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses          165                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.demandHits::processor.cores3.core.mmu.itb.walker           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches3.demandHits::total           30                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches3.overallHits::processor.cores3.core.mmu.itb.walker           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches3.overallHits::total           30                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches3.demandMisses::processor.cores3.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches3.demandMisses::total            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches3.overallMisses::processor.cores3.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches3.overallMisses::total            9                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches3.demandMissLatency::processor.cores3.core.mmu.itb.walker       662000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.demandMissLatency::total       662000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.overallMissLatency::processor.cores3.core.mmu.itb.walker       662000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.overallMissLatency::total       662000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.demandAccesses::processor.cores3.core.mmu.itb.walker           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches3.demandAccesses::total           39                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches3.overallAccesses::processor.cores3.core.mmu.itb.walker           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches3.overallAccesses::total           39                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches3.demandMissRate::processor.cores3.core.mmu.itb.walker     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches3.demandMissRate::total     0.230769                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches3.overallMissRate::processor.cores3.core.mmu.itb.walker     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches3.overallMissRate::total     0.230769                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches3.demandAvgMissLatency::processor.cores3.core.mmu.itb.walker 73555.555556                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches3.demandAvgMissLatency::total 73555.555556                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches3.overallAvgMissLatency::processor.cores3.core.mmu.itb.walker 73555.555556                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.overallAvgMissLatency::total 73555.555556                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.writebacks::writebacks            3                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches3.writebacks::total            3                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches3.demandMshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.overallMshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.demandMshrMissLatency::processor.cores3.core.mmu.itb.walker       653000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.demandMshrMissLatency::total       653000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.overallMshrMissLatency::processor.cores3.core.mmu.itb.walker       653000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.overallMshrMissLatency::total       653000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.demandMshrMissRate::processor.cores3.core.mmu.itb.walker     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches3.demandMshrMissRate::total     0.230769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches3.overallMshrMissRate::processor.cores3.core.mmu.itb.walker     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches3.overallMshrMissRate::total     0.230769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches3.demandAvgMshrMissLatency::processor.cores3.core.mmu.itb.walker 72555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.demandAvgMshrMissLatency::total 72555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.overallAvgMshrMissLatency::processor.cores3.core.mmu.itb.walker 72555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.overallAvgMshrMissLatency::total 72555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.replacements            3                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.hits::processor.cores3.core.mmu.itb.walker           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.hits::total           30                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.misses::processor.cores3.core.mmu.itb.walker            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.misses::total            9                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.missLatency::processor.cores3.core.mmu.itb.walker       662000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.ReadReq.missLatency::total       662000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.ReadReq.accesses::processor.cores3.core.mmu.itb.walker           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.accesses::total           39                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.missRate::processor.cores3.core.mmu.itb.walker     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches3.ReadReq.missRate::total     0.230769                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches3.ReadReq.avgMissLatency::processor.cores3.core.mmu.itb.walker 73555.555556                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.ReadReq.avgMissLatency::total 73555.555556                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMisses::total            9                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMissLatency::processor.cores3.core.mmu.itb.walker       653000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMissLatency::total       653000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMissRate::processor.cores3.core.mmu.itb.walker     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches3.ReadReq.mshrMissRate::total     0.230769                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches3.ReadReq.avgMshrMissLatency::processor.cores3.core.mmu.itb.walker 72555.555556                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.ReadReq.avgMshrMissLatency::total 72555.555556                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse    59.967790                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs          114                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs           38                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.occupancies::processor.cores3.core.mmu.itb.walker    59.967790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches3.tags.avgOccs::processor.cores3.core.mmu.itb.walker     0.468498                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches3.tags.avgOccs::total     0.468498                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches3.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches3.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches3.tags.ratioOccsTaskId::1024     0.468750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses          165                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses          165                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data     24118903                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total     24118903                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data     24118903                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total     24118903                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data        21872                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total        21872                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data        21872                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total        21872                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data    414013000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total    414013000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data    414013000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total    414013000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data     24140775                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total     24140775                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data     24140775                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total     24140775                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.000906                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.000906                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.000906                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.000906                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 18928.904535                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 18928.904535                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 18928.904535                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 18928.904535                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks        10806                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total        10806                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data        21872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total        21872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          395                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data        21872                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total        22267                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheable::processor.cores0.core.data           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data    392141000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total    392141000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     13117551                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data    392141000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total    405258551                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.000906                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.000906                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.000906                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.000922                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 17928.904535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 17928.904535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 33208.989873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 17928.904535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 18199.961872                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements        19824                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          395                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total          395                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     13117551                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total     13117551                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 33208.989873                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 33208.989873                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data     20475879                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total     20475879                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data        19592                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total        19592                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    347849000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    347849000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data     20495471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total     20495471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.000956                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.000956                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 17754.644753                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 17754.644753                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data        19592                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total        19592                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data    328257000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total    328257000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.000956                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.000956                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 16754.644753                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 16754.644753                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data          106                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total          106                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data           80                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total           80                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data      2700000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total      2700000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data          186                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total          186                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.430108                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.430108                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data        33750                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total        33750                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data           80                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total           80                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data      2620000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total      2620000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.430108                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.430108                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data        32750                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total        32750                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data      3643024                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total      3643024                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data         2280                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total         2280                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data     66164000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total     66164000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data      3645304                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total      3645304                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.000625                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.000625                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 29019.298246                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 29019.298246                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data         2280                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total         2280                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrUncacheable::processor.cores0.core.data           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrUncacheable::total           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data     63884000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total     63884000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.000625                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.000625                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 28019.298246                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 28019.298246                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses        21872                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued          648                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused           12                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful          409                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss           26                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.631173                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.018356                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache          253                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate          253                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified          648                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage         2916                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   507.003013                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs      5344989                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs        20721                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs   257.950340                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    35.804899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   471.198114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.069931                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.920309                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.990240                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           15                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          462                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2           69                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::3          151                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::4          242                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.029297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.902344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses    193148394                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses    193148394                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data     24914800                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total     24914800                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data     24914800                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total     24914800                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data        25100                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total        25100                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data        25100                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total        25100                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data    517407000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total    517407000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data    517407000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total    517407000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data     24939900                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total     24939900                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data     24939900                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total     24939900                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.001006                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.001006                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.001006                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.001006                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 20613.824701                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 20613.824701                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 20613.824701                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 20613.824701                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.writebacks::writebacks        14649                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.writebacks::total        14649                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data        25098                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total        25098                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1374                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data        25098                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total        26472                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheable::processor.cores1.core.data           34                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheable::total           34                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data    492290000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total    492290000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     70435366                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data    492290000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total    562725366                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.001006                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.001006                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.001006                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.001061                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data 19614.710335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total 19614.710335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 51263.002911                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data 19614.710335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total 21257.380100                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements        23162                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1374                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total         1374                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     70435366                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total     70435366                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 51263.002911                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total 51263.002911                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::processor.cores1.core.data           22                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::total           22                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::processor.cores1.core.data           13                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::processor.cores1.core.data       339000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::total       339000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::processor.cores1.core.data           35                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::total           35                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::processor.cores1.core.data     0.371429                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::total     0.371429                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::processor.cores1.core.data 26076.923077                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::total 26076.923077                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::processor.cores1.core.data           13                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::total           13                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::processor.cores1.core.data       326000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::total       326000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::processor.cores1.core.data     0.371429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.371429                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::processor.cores1.core.data 25076.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total 25076.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data     20969178                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total     20969178                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data        20560                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total        20560                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data    370304000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total    370304000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data     20989738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total     20989738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.000980                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.000980                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data 18010.894942                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total 18010.894942                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data        20560                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total        20560                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data    349744000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total    349744000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.000980                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.000980                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data 17010.894942                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total 17010.894942                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::processor.cores1.core.data           32                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::total           32                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::processor.cores1.core.data            3                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::processor.cores1.core.data        97000                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::total        97000                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::processor.cores1.core.data           35                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::total           35                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::processor.cores1.core.data     0.085714                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::total     0.085714                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::processor.cores1.core.data 32333.333333                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::total 32333.333333                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::processor.cores1.core.data            3                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::processor.cores1.core.data        94000                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::total        94000                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::processor.cores1.core.data     0.085714                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::total     0.085714                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::processor.cores1.core.data 31333.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::total 31333.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.hits::processor.cores1.core.data          234                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.hits::total          234                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::processor.cores1.core.data          147                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::total          147                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::processor.cores1.core.data      4387000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::total      4387000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::processor.cores1.core.data          381                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::total          381                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::processor.cores1.core.data     0.385827                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::total     0.385827                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::processor.cores1.core.data 29843.537415                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::total 29843.537415                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::processor.cores1.core.data          147                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::total          147                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::processor.cores1.core.data      4240000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::total      4240000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::processor.cores1.core.data     0.385827                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::total     0.385827                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::processor.cores1.core.data 28843.537415                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::total 28843.537415                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data      3945622                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total      3945622                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data         4540                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total         4540                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data    147103000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total    147103000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data      3950162                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total      3950162                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.001149                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.001149                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 32401.541850                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 32401.541850                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data            2                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data         4538                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total         4538                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrUncacheable::processor.cores1.core.data           34                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrUncacheable::total           34                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data    142546000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total    142546000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.001149                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.001149                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 31411.635082                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 31411.635082                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses        25098                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued         2133                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUnused           49                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful         1460                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss          134                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.684482                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.054974                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache          755                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            4                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate          759                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified         2133                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage         4743                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage          109                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse   507.501832                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs      5839960                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs        23858                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs   244.779948                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher    20.610922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data   486.890910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.040256                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.950959                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.991215                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022           13                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          487                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::2            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::3            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::4            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::2           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::3          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::4          227                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.951172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses    199546654                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses    199546654                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data     24316787                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total     24316787                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data     24316787                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total     24316787                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data        24579                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total        24579                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data        24579                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total        24579                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data    509145000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total    509145000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data    509145000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total    509145000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data     24341366                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total     24341366                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data     24341366                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total     24341366                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.001010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.001010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.001010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.001010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data 20714.634444                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total 20714.634444                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data 20714.634444                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total 20714.634444                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.writebacks::writebacks        11619                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches2.writebacks::total        11619                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data        24579                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total        24579                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher          523                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data        24579                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total        25102                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrUncacheable::processor.cores2.core.data          120                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrUncacheable::total          120                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data    484566000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total    484566000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher     17000423                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data    484566000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total    501566423                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrUncacheableLatency::processor.cores2.core.data      9914000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrUncacheableLatency::total      9914000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.001010                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.001010                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.001010                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.001031                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data 19714.634444                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total 19714.634444                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 32505.588910                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data 19714.634444                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total 19981.133894                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrUncacheableLatency::processor.cores2.core.data 82616.666667                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrUncacheableLatency::total 82616.666667                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements        20996                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher          523                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::total          523                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher     17000423                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::total     17000423                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 32505.588910                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::total 32505.588910                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data     20578590                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total     20578590                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data        20542                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total        20542                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data    385637000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total    385637000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data     20599132                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total     20599132                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.000997                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.000997                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data 18773.099017                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total 18773.099017                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data        20542                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total        20542                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrUncacheable::processor.cores2.core.data           66                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrUncacheable::total           66                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data    365095000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total    365095000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrUncacheableLatency::processor.cores2.core.data      9914000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrUncacheableLatency::total      9914000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.000997                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.000997                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data 17773.099017                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total 17773.099017                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrUncacheableLatency::processor.cores2.core.data 150212.121212                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrUncacheableLatency::total 150212.121212                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.SwapReq.hits::processor.cores2.core.data          212                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.hits::total          212                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.misses::processor.cores2.core.data          125                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.misses::total          125                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.missLatency::processor.cores2.core.data      4196000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.SwapReq.missLatency::total      4196000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.SwapReq.accesses::processor.cores2.core.data          337                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.accesses::total          337                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.missRate::processor.cores2.core.data     0.370920                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.SwapReq.missRate::total     0.370920                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.SwapReq.avgMissLatency::processor.cores2.core.data        33568                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.SwapReq.avgMissLatency::total        33568                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMisses::processor.cores2.core.data          125                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMisses::total          125                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMissLatency::processor.cores2.core.data      4071000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMissLatency::total      4071000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMissRate::processor.cores2.core.data     0.370920                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.SwapReq.mshrMissRate::total     0.370920                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.SwapReq.avgMshrMissLatency::processor.cores2.core.data        32568                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.SwapReq.avgMshrMissLatency::total        32568                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data      3738197                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total      3738197                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data         4037                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total         4037                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data    123508000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total    123508000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data      3742234                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total      3742234                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.001079                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.001079                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data 30594.005450                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total 30594.005450                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data         4037                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total         4037                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrUncacheable::processor.cores2.core.data           54                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrUncacheable::total           54                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data    119471000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total    119471000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.001079                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.001079                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data 29594.005450                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total 29594.005450                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses        24579                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued          836                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUnused           13                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful          535                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss           26                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy     0.639952                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage     0.021303                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache          313                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate          313                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified          836                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage         3352                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse   507.744630                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs      5866819                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs        21896                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs   267.940217                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher    30.946043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data   476.798587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.060441                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.931247                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.991689                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1022           31                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024          453                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::3           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::4           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::3          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::4          242                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1022     0.060547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.884766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses    194755563                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses    194755563                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data     24214726                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total     24214726                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data     24214726                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total     24214726                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data        22781                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total        22781                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data        22781                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total        22781                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data    456440000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total    456440000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data    456440000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total    456440000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data     24237507                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total     24237507                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data     24237507                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total     24237507                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.000940                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.000940                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.000940                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.000940                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data 20035.994908                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total 20035.994908                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data 20035.994908                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total 20035.994908                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.writebacks::writebacks        10810                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches3.writebacks::total        10810                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data        22781                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total        22781                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher          469                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data        22781                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total        23250                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrUncacheable::processor.cores3.core.data           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data    433659000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total    433659000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher     15257477                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data    433659000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total    448916477                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.000940                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.000940                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.000940                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.000959                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data 19035.994908                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total 19035.994908                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 32531.933902                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data 19035.994908                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total 19308.235570                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements        19829                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher          469                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::total          469                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher     15257477                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::total     15257477                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 32531.933902                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::total 32531.933902                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data     20528789                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total     20528789                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data        19651                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total        19651                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data    361757000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total    361757000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data     20548440                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total     20548440                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.000956                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.000956                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data 18409.088596                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total 18409.088596                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data        19651                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total        19651                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data    342106000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total    342106000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.000956                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.000956                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data 17409.088596                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total 17409.088596                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.SwapReq.hits::processor.cores3.core.data           70                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.hits::total           70                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.misses::processor.cores3.core.data           78                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.misses::total           78                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.missLatency::processor.cores3.core.data      2595000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.SwapReq.missLatency::total      2595000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.SwapReq.accesses::processor.cores3.core.data          148                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.accesses::total          148                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.missRate::processor.cores3.core.data     0.527027                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.SwapReq.missRate::total     0.527027                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.SwapReq.avgMissLatency::processor.cores3.core.data 33269.230769                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.SwapReq.avgMissLatency::total 33269.230769                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMisses::processor.cores3.core.data           78                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMisses::total           78                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMissLatency::processor.cores3.core.data      2517000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMissLatency::total      2517000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMissRate::processor.cores3.core.data     0.527027                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.SwapReq.mshrMissRate::total     0.527027                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.SwapReq.avgMshrMissLatency::processor.cores3.core.data 32269.230769                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.SwapReq.avgMshrMissLatency::total 32269.230769                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data      3685937                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total      3685937                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data         3130                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total         3130                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data     94683000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total     94683000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data      3689067                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total      3689067                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.000848                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.000848                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data 30250.159744                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total 30250.159744                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data         3130                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total         3130                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrUncacheable::processor.cores3.core.data           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrUncacheable::total           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data     91553000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total     91553000                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.000848                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.000848                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data 29250.159744                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total 29250.159744                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses        22781                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued          828                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful          489                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss           26                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy     0.590580                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage     0.021014                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache          359                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate          359                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified          828                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage         3456                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse   507.493298                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs      5365796                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs        20840                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs   257.475816                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher    33.936581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data   473.556716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.066282                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.924915                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.991198                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1022           22                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024          452                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::4           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::2           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::3          161                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::4          251                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1022     0.042969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.882812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses    193922043                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses    193922043                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst     94688267                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total     94688267                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst     94688267                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total     94688267                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst          649                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total          649                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst          649                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total          649                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     15488000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     15488000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     15488000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     15488000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst     94688916                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total     94688916                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst     94688916                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total     94688916                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.000007                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.000007                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 23864.406780                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 23864.406780                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 23864.406780                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 23864.406780                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.writebacks::writebacks          649                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.writebacks::total          649                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst          649                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total          649                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst          649                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total          649                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     14839000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     14839000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     14839000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     14839000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 22864.406780                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 22864.406780                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 22864.406780                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 22864.406780                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          649                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst     94688267                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total     94688267                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst          649                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total          649                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     15488000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     15488000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst     94688916                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total     94688916                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 23864.406780                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 23864.406780                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst          649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total          649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     14839000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     14839000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 22864.406780                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 22864.406780                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses          649                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs      2196696                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          649                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs  3384.739599                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2           77                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4          435                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses    757511977                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses    757511977                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst     94169874                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total     94169874                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst     94169874                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total     94169874                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst         2469                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total         2469                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst         2469                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total         2469                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst     83003000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total     83003000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst     83003000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total     83003000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst     94172343                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total     94172343                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst     94172343                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total     94172343                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.000026                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.000026                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.000026                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 33618.063994                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 33618.063994                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 33618.063994                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 33618.063994                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.writebacks::writebacks         2469                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches1.writebacks::total         2469                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst         2469                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total         2469                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst         2469                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total         2469                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst     80534000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total     80534000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst     80534000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total     80534000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 32618.063994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 32618.063994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 32618.063994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 32618.063994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements         2469                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst     94169874                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total     94169874                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst         2469                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total         2469                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst     83003000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total     83003000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst     94172343                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total     94172343                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.000026                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 33618.063994                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 33618.063994                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst         2469                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total         2469                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst     80534000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total     80534000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 32618.063994                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 32618.063994                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses         2469                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs      5878305                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs         2469                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs  2380.844471                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::3          145                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::4          354                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses    753381213                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses    753381213                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst     94532365                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total     94532365                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst     94532365                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total     94532365                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst          913                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total          913                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst          913                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total          913                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst     18963000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total     18963000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst     18963000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total     18963000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst     94533278                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total     94533278                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst     94533278                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total     94533278                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.000010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.000010                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.000010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.000010                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst 20769.989047                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total 20769.989047                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst 20769.989047                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total 20769.989047                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.writebacks::writebacks          913                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches2.writebacks::total          913                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst          913                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total          913                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst          913                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total          913                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst     18050000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total     18050000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst     18050000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total     18050000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.000010                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.000010                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.000010                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.000010                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst 19769.989047                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total 19769.989047                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst 19769.989047                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total 19769.989047                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements          913                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst     94532365                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total     94532365                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst          913                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total          913                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst     18963000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total     18963000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst     94533278                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total     94533278                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.000010                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.000010                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst 20769.989047                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total 20769.989047                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst          913                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total          913                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst     18050000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total     18050000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 19769.989047                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total 19769.989047                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses          913                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs      5930613                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs          913                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs  6495.742607                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::2           78                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::4          434                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses    756267137                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses    756267137                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst     94618002                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total     94618002                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst     94618002                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total     94618002                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst          292                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total          292                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst          292                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total          292                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst      8982000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total      8982000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst      8982000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total      8982000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst     94618294                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total     94618294                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst     94618294                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total     94618294                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.000003                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.000003                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.000003                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst 30760.273973                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total 30760.273973                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst 30760.273973                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total 30760.273973                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.writebacks::writebacks          292                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches3.writebacks::total          292                       # number of writebacks (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst          292                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total          292                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst          292                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total          292                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst      8690000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total      8690000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst      8690000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total      8690000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst 29760.273973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total 29760.273973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst 29760.273973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total 29760.273973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements          292                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst     94618002                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total     94618002                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst          292                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total          292                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst      8982000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total      8982000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst     94618294                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total     94618294                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst 30760.273973                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total 30760.273973                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst          292                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total          292                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst      8690000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total      8690000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst 29760.273973                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total 29760.273973                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses          292                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs       337170                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs          292                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs  1154.691781                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses    756946644                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses    756946644                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp        21976                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WriteReq           31                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WriteResp           31                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty        11252                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackClean          664                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict        10722                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq           38                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq         3445                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp         1928                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq          863                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp          796                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq        26510                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port         1947                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        66253                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.iptw_caches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.dptw_caches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port           59                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total        68279                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port        83072                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port      2105716                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.iptw_caches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.dptw_caches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total      2191796                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops           11651                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic       117248                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples        33037                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.140085                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.347430                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0        28413     86.00%     86.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1         4620     13.98%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            4      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total        33037                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy     66518000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy      1947000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy     63790000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer2.occupancy        27000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer3.occupancy        69000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoopLayer0.occupancy      4445000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests        43516                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests        22125                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops         4621                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops         4617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.transDist::ReadResp        28457                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadRespWithInvalidate            6                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WriteReq           34                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WriteResp           34                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WritebackDirty        15784                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WritebackClean         2471                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::CleanEvict         9871                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::HardPFReq         1094                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeReq         7648                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeResp         3149                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExReq         2151                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExResp         2017                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadSharedReq        35250                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port         7407                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port        80987                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.iptw_caches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.dptw_caches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port           31                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount::total        88435                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port       316032                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port      2728061                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.iptw_caches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port          448                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.dptw_caches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize::total      3045629                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.snoops           24042                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic       339136                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples        48673                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean     0.137797                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev     0.348720                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0        42034     86.36%     86.36% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1         6571     13.50%     99.86% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2           68      0.14%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total        48673                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.occupancy     89062997                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer0.occupancy      7407000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer1.occupancy     74361000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer2.occupancy         9000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer3.occupancy        42000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoopLayer0.occupancy     12804000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests        54754                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests        28393                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests          136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops         6533                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops         6497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses2.transDist::ReadReq           66                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::ReadResp        24468                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::WriteReq           54                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::WriteResp           54                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::WritebackDirty        12113                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::WritebackClean          918                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::CleanEvict        11615                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::HardPFReq           41                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::UpgradeReq         6091                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::UpgradeResp         3656                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::ReadExReq         1002                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::ReadExResp          983                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.transDist::ReadSharedReq        29973                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses2.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port         2739                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses2.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port        74562                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses2.pktCount_board.cache_hierarchy.iptw_caches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses2.pktCount_board.cache_hierarchy.dptw_caches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port           45                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses2.pktCount::total        77364                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses2.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port       116864                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses2.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port      2308310                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses2.pktSize_board.cache_hierarchy.iptw_caches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses2.pktSize_board.cache_hierarchy.dptw_caches2.mem_side_port::board.cache_hierarchy.l2caches2.cpu_side_port         1600                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses2.pktSize::total      2427350                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses2.snoops           16545                       # Total snoops (Count)
board.cache_hierarchy.l2buses2.snoopTraffic       191872                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses2.snoopFanout::samples        39962                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::mean     0.145889                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::stdev     0.353424                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::0        34138     85.43%     85.43% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::1         5818     14.56%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::2            6      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.snoopFanout::total        39962                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses2.reqLayer0.occupancy     73336994                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.respLayer0.occupancy      2739000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.respLayer1.occupancy     69291000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.respLayer2.occupancy        27000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.respLayer3.occupancy        60000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.snoopLayer0.occupancy      7880000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses2.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses2.snoop_filter.totRequests        48083                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses2.snoop_filter.hitSingleRequests        25205                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses2.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses2.snoop_filter.totSnoops         5821                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses2.snoop_filter.hitSingleSnoops         5815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses2.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses3.transDist::ReadResp        22120                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::WriteReq           31                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::WriteResp           31                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::WritebackDirty        11317                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::WritebackClean          304                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::CleanEvict        11693                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::HardPFReq           43                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::UpgradeReq         4816                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::SCUpgradeReq            1                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::UpgradeResp         2873                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::ReadExReq          781                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::ReadExResp          764                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.transDist::ReadSharedReq        27005                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses3.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port          876                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses3.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port        68650                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses3.pktCount_board.cache_hierarchy.iptw_caches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port           21                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses3.pktCount_board.cache_hierarchy.dptw_caches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port           60                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses3.pktCount::total        69607                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses3.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port        37376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses3.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port      2135796                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses3.pktSize_board.cache_hierarchy.iptw_caches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses3.pktSize_board.cache_hierarchy.dptw_caches3.mem_side_port::board.cache_hierarchy.l2caches3.cpu_side_port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses3.pktSize::total      2176180                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses3.snoops           14275                       # Total snoops (Count)
board.cache_hierarchy.l2buses3.snoopTraffic       144704                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses3.snoopFanout::samples        35857                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::mean     0.154224                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::stdev     0.361400                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::0        30330     84.59%     84.59% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::1         5524     15.41%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::2            3      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.snoopFanout::total        35857                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses3.reqLayer0.occupancy     66080000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.respLayer0.occupancy       876000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.respLayer1.occupancy     64965000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.respLayer2.occupancy        27000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.respLayer3.occupancy        75000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.snoopLayer0.occupancy      5613000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses3.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses3.snoop_filter.totRequests        43788                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses3.snoop_filter.hitSingleRequests        22659                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses3.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses3.snoop_filter.totSnoops         5523                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses3.snoop_filter.hitSingleSnoops         5520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses3.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher           16                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.mmu.dtb.walker            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst          556                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data        16100                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total        16676                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher           16                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.mmu.dtb.walker            4                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst          556                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data        16100                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total        16676                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher          379                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.mmu.dtb.walker           19                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst           93                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data         4211                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total         4711                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher          379                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.mmu.dtb.walker           19                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst           93                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data         4211                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total         4711                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher     11985000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.mmu.dtb.walker       738000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.mmu.itb.walker       554000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst      7393000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data    122097000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total    142767000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher     11985000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.mmu.dtb.walker       738000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.mmu.itb.walker       554000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst      7393000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data    122097000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total    142767000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher          395                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.mmu.dtb.walker           23                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst          649                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data        20311                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total        21387                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher          395                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.mmu.dtb.walker           23                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst          649                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data        20311                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total        21387                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.959494                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.143297                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.207326                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.220274                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.959494                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.143297                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.207326                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.220274                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 31622.691293                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.mmu.dtb.walker 38842.105263                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.mmu.itb.walker 61555.555556                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 79494.623656                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 28994.775588                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 30305.030779                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 31622.691293                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.mmu.dtb.walker 38842.105263                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.mmu.itb.walker 61555.555556                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 79494.623656                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 28994.775588                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 30305.030779                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks          446                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total          446                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          374                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.mmu.dtb.walker           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst           93                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data         4211                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total         4706                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          374                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.mmu.dtb.walker           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst           93                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data         4211                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total         4727                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrUncacheable::processor.cores0.core.data           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches0.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     11540000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.mmu.dtb.walker       719000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.mmu.itb.walker       545000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst      7300000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data    117886000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total    137990000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     11540000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher       422979                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.mmu.dtb.walker       719000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.mmu.itb.walker       545000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst      7300000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data    117886000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total    138412979                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.946835                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.143297                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.207326                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.220040                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.946835                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.143297                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.207326                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.221022                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 30855.614973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 37842.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 60555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 78494.623656                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 27994.775588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 29322.141946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 30855.614973                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 20141.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 37842.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 60555.555556                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 78494.623656                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 27994.775588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 29281.357944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements         2150                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher           21                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total           21                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher       422979                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total       422979                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 20141.857143                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total 20141.857143                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data          604                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total          604                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data          115                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total          115                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data      3548000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total      3548000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data          719                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total          719                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.159944                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.159944                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 30852.173913                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 30852.173913                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data          115                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total          115                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data      3433000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total      3433000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.159944                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.159944                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 29852.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 29852.173913                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           16                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.mmu.dtb.walker            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst          556                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data        15496                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total        16072                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher          379                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.mmu.dtb.walker           19                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.mmu.itb.walker            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst           93                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data         4096                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total         4596                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher     11985000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.mmu.dtb.walker       738000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.mmu.itb.walker       554000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst      7393000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data    118549000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total    139219000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          395                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.mmu.dtb.walker           23                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.mmu.itb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst          649                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data        19592                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total        20668                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.959494                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.143297                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.209065                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.222373                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 31622.691293                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.mmu.dtb.walker 38842.105263                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.mmu.itb.walker 61555.555556                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 79494.623656                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data 28942.626953                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 30291.340296                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          374                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.mmu.dtb.walker           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.mmu.itb.walker            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst           93                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data         4096                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total         4591                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher     11540000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.mmu.dtb.walker       719000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.mmu.itb.walker       545000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      7300000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data    114453000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total    134557000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.946835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.mmu.dtb.walker     0.826087                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.143297                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.209065                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.222131                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 30855.614973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 37842.105263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.mmu.itb.walker 60555.555556                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 78494.623656                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 27942.626953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 29308.865171                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.misses::processor.cores0.core.data         1641                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.misses::total         1641                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::processor.cores0.core.data     51582000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::total     51582000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data         1641                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total         1641                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::processor.cores0.core.data 31433.272395                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::total 31433.272395                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::processor.cores0.core.data         1641                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::total         1641                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::processor.cores0.core.data     49941000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::total     49941000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 30433.272395                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::total 30433.272395                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.WriteReq.mshrUncacheable::processor.cores0.core.data           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches0.WriteReq.mshrUncacheable::total           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches0.WritebackClean.hits::writebacks          659                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.hits::total          659                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::writebacks          659                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackClean.accesses::total          659                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks        10806                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total        10806                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks        10806                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total        10806                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses         4706                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued           30                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused           18                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful           18                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.600000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.003810                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache            8                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate            9                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified           61                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand           11                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage           15                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  8049.371481                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs        20873                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs         4053                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs     5.150012                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks   461.156729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   741.223803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   932.044035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.mmu.dtb.walker    21.802004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.mmu.itb.walker     9.965541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst  2634.389981                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  3248.789389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.056294                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.090481                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.113775                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.mmu.dtb.walker     0.002661                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.mmu.itb.walker     0.001216                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.321581                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.396581                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.982589                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         1373                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         6717                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::4         1357                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3          320                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::4         6363                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.167603                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.819946                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses       700887                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses       700887                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.demandHits::cache_hierarchy.l1dcaches1.prefetcher          313                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.inst         1767                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.data        18276                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::total        20360                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.overallHits::cache_hierarchy.l1dcaches1.prefetcher          313                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.mmu.dtb.walker            3                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.mmu.itb.walker            1                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.inst         1767                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.data        18276                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::total        20360                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.demandMisses::cache_hierarchy.l1dcaches1.prefetcher         1061                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.inst          702                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.data         4188                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::total         5951                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::cache_hierarchy.l1dcaches1.prefetcher         1061                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.inst          702                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.data         4188                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::total         5951                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher     63204997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.inst     55907000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.data    159274000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::total    278385997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher     63204997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.inst     55907000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.data    159274000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::total    278385997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher         1374                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.mmu.dtb.walker            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.inst         2469                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.data        22464                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::total        26311                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher         1374                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.mmu.dtb.walker            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.inst         2469                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.data        22464                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::total        26311                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.772198                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.inst     0.284326                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.data     0.186432                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::total     0.226179                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.772198                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.inst     0.284326                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.data     0.186432                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::total     0.226179                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59571.156456                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.inst 79639.601140                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.data 38031.041070                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::total 46779.700386                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59571.156456                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.inst 79639.601140                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.data 38031.041070                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::total 46779.700386                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.writebacks::writebacks         1135                       # number of writebacks (Count)
board.cache_hierarchy.l2caches1.writebacks::total         1135                       # number of writebacks (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher          127                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::total          127                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher          127                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::total          127                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          934                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.inst          702                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.data         4188                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::total         5824                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          934                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l2caches1.prefetcher          640                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.inst          702                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.data         4188                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::total         6464                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrUncacheable::processor.cores1.core.data           34                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches1.overallMshrUncacheable::total           34                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     56021000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.inst     55205000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.data    155081000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::total    266307000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     56021000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     42390414                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.inst     55205000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.data    155081000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::total    308697414                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.679767                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.inst     0.284326                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.data     0.186432                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::total     0.221352                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.679767                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.inst     0.284326                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.data     0.186432                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::total     0.245677                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59979.657388                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.inst 78639.601140                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.data 37029.847182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::total 45725.789835                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59979.657388                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 66235.021875                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.inst 78639.601140                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.data 37029.847182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::total 47756.406869                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.replacements         2493                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.CleanEvict.mshrMisses::writebacks            7                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches1.CleanEvict.mshrMisses::total            7                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::cache_hierarchy.l2caches1.prefetcher          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::total          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches1.prefetcher     42390414                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::total     42390414                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 66235.021875                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::total 66235.021875                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.hits::processor.cores1.core.data         1252                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.hits::total         1252                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::processor.cores1.core.data          642                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::total          642                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::processor.cores1.core.data     37833000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::total     37833000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::processor.cores1.core.data         1894                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::total         1894                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::processor.cores1.core.data     0.338965                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::total     0.338965                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::processor.cores1.core.data 58929.906542                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::total 58929.906542                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::processor.cores1.core.data          642                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::total          642                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::processor.cores1.core.data     37186000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::total     37186000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::processor.cores1.core.data     0.338965                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::total     0.338965                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 57922.118380                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::total 57922.118380                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher          313                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.mmu.dtb.walker            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.inst         1767                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.data        17024                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::total        19108                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher         1061                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.inst          702                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.data         3546                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::total         5309                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher     63204997                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.inst     55907000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.data    121441000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::total    240552997                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher         1374                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.mmu.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.inst         2469                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.data        20570                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::total        24417                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.772198                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.inst     0.284326                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.data     0.172387                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::total     0.217430                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59571.156456                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 79639.601140                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.data 34247.320925                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::total 45310.415709                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher          127                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::total          127                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher          934                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.inst          702                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.data         3546                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::total         5182                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     56021000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst     55205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.data    117895000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::total    229121000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.679767                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.284326                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.172387                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::total     0.212229                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 59979.657388                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 78639.601140                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 33247.320925                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::total 44214.781937                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::processor.cores1.core.data            3                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::total            3                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::processor.cores1.core.data        57000                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::total        57000                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::processor.cores1.core.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::processor.cores1.core.data        19000                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::total        19000                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::processor.cores1.core.data            3                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::total            3                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::processor.cores1.core.data        85000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::total        85000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::processor.cores1.core.data 28333.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::total 28333.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.hits::processor.cores1.core.data            7                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.hits::total            7                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.misses::processor.cores1.core.data         2784                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.misses::total         2784                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::processor.cores1.core.data     85592000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::total     85592000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::processor.cores1.core.data         2791                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::total         2791                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::processor.cores1.core.data     0.997492                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::total     0.997492                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::processor.cores1.core.data 30744.252874                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::total 30744.252874                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::processor.cores1.core.data         2784                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::total         2784                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::processor.cores1.core.data     82813000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::total     82813000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::processor.cores1.core.data     0.997492                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::total     0.997492                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data 29746.048851                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::total 29746.048851                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.WriteReq.mshrUncacheable::processor.cores1.core.data           34                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches1.WriteReq.mshrUncacheable::total           34                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches1.WritebackClean.hits::writebacks         2471                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches1.WritebackClean.hits::total         2471                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches1.WritebackClean.accesses::writebacks         2471                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackClean.accesses::total         2471                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.hits::writebacks        14649                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.hits::total        14649                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::writebacks        14649                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::total        14649                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses         5824                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued          889                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful          515                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            9                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy     0.579303                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage     0.081243                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache          190                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR           59                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate          249                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified         1325                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit          246                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand          109                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage         1091                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            2                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse  6145.345646                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs        41567                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs         7553                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs     5.503376                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.occupancies::writebacks   238.435407                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   898.836054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l2caches1.prefetcher  1110.156825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.mmu.dtb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.inst  1531.748581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.data  2360.168779                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::writebacks     0.029106                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.109721                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l2caches1.prefetcher     0.135517                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.mmu.dtb.walker     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.mmu.itb.walker     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.inst     0.186981                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.data     0.288107                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::total     0.750164                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1022         1691                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1024         5420                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::2            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::3           38                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::4         1646                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::2           62                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::3          465                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::4         4888                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1022     0.206421                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1024     0.661621                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.tagAccesses       882105                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses       882105                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches2.demandHits::cache_hierarchy.l1dcaches2.prefetcher           27                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches2.demandHits::processor.cores2.core.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches2.demandHits::processor.cores2.core.inst          822                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches2.demandHits::processor.cores2.core.data        16120                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches2.demandHits::total        16972                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches2.overallHits::cache_hierarchy.l1dcaches2.prefetcher           27                       # number of overall hits (Count)
board.cache_hierarchy.l2caches2.overallHits::processor.cores2.core.mmu.dtb.walker            3                       # number of overall hits (Count)
board.cache_hierarchy.l2caches2.overallHits::processor.cores2.core.inst          822                       # number of overall hits (Count)
board.cache_hierarchy.l2caches2.overallHits::processor.cores2.core.data        16120                       # number of overall hits (Count)
board.cache_hierarchy.l2caches2.overallHits::total        16972                       # number of overall hits (Count)
board.cache_hierarchy.l2caches2.demandMisses::cache_hierarchy.l1dcaches2.prefetcher          496                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.demandMisses::processor.cores2.core.mmu.dtb.walker           17                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.demandMisses::processor.cores2.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.demandMisses::processor.cores2.core.inst           91                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.demandMisses::processor.cores2.core.data         5295                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.demandMisses::total         5908                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::cache_hierarchy.l1dcaches2.prefetcher          496                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::processor.cores2.core.mmu.dtb.walker           17                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::processor.cores2.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::processor.cores2.core.inst           91                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::processor.cores2.core.data         5295                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.overallMisses::total         5908                       # number of overall misses (Count)
board.cache_hierarchy.l2caches2.demandMissLatency::cache_hierarchy.l1dcaches2.prefetcher     15435000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMissLatency::processor.cores2.core.mmu.dtb.walker       614000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMissLatency::processor.cores2.core.mmu.itb.walker       486000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMissLatency::processor.cores2.core.inst      7148000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMissLatency::processor.cores2.core.data    159556000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMissLatency::total    183239000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::cache_hierarchy.l1dcaches2.prefetcher     15435000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::processor.cores2.core.mmu.dtb.walker       614000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::processor.cores2.core.mmu.itb.walker       486000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::processor.cores2.core.inst      7148000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::processor.cores2.core.data    159556000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMissLatency::total    183239000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandAccesses::cache_hierarchy.l1dcaches2.prefetcher          523                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandAccesses::processor.cores2.core.mmu.dtb.walker           20                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandAccesses::processor.cores2.core.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandAccesses::processor.cores2.core.inst          913                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandAccesses::processor.cores2.core.data        21415                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandAccesses::total        22880                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::cache_hierarchy.l1dcaches2.prefetcher          523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::processor.cores2.core.mmu.dtb.walker           20                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::processor.cores2.core.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::processor.cores2.core.inst          913                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::processor.cores2.core.data        21415                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.overallAccesses::total        22880                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches2.demandMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.948375                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMissRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMissRate::processor.cores2.core.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMissRate::processor.cores2.core.inst     0.099671                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMissRate::processor.cores2.core.data     0.247257                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMissRate::total     0.258217                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.948375                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::processor.cores2.core.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::processor.cores2.core.inst     0.099671                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::processor.cores2.core.data     0.247257                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMissRate::total     0.258217                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.demandAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 31118.951613                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMissLatency::processor.cores2.core.mmu.dtb.walker 36117.647059                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMissLatency::processor.cores2.core.mmu.itb.walker        54000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMissLatency::processor.cores2.core.inst 78549.450549                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMissLatency::processor.cores2.core.data 30133.333333                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMissLatency::total 31015.402844                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 31118.951613                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::processor.cores2.core.mmu.dtb.walker 36117.647059                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::processor.cores2.core.mmu.itb.walker        54000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::processor.cores2.core.inst 78549.450549                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::processor.cores2.core.data 30133.333333                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMissLatency::total 31015.402844                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches2.writebacks::writebacks          494                       # number of writebacks (Count)
board.cache_hierarchy.l2caches2.writebacks::total          494                       # number of writebacks (Count)
board.cache_hierarchy.l2caches2.demandMshrHits::cache_hierarchy.l1dcaches2.prefetcher            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches2.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches2.overallMshrHits::cache_hierarchy.l1dcaches2.prefetcher            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches2.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::cache_hierarchy.l1dcaches2.prefetcher          490                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::processor.cores2.core.mmu.dtb.walker           17                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::processor.cores2.core.inst           91                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::processor.cores2.core.data         5295                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMisses::total         5902                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher          490                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::cache_hierarchy.l2caches2.prefetcher           22                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::processor.cores2.core.mmu.dtb.walker           17                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::processor.cores2.core.inst           91                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::processor.cores2.core.data         5295                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrMisses::total         5924                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches2.overallMshrUncacheable::processor.cores2.core.data          120                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches2.overallMshrUncacheable::total          120                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher     14819000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::processor.cores2.core.mmu.dtb.walker       597000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::processor.cores2.core.mmu.itb.walker       477000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::processor.cores2.core.inst      7057000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::processor.cores2.core.data    154260000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissLatency::total    177210000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher     14819000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::cache_hierarchy.l2caches2.prefetcher       502978                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::processor.cores2.core.mmu.dtb.walker       597000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::processor.cores2.core.mmu.itb.walker       477000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::processor.cores2.core.inst      7057000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::processor.cores2.core.data    154260000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrMissLatency::total    177712978                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrUncacheableLatency::processor.cores2.core.data      9650000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches2.overallMshrUncacheableLatency::total      9650000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches2.demandMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.936902                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMshrMissRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMshrMissRate::processor.cores2.core.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMshrMissRate::processor.cores2.core.inst     0.099671                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMshrMissRate::processor.cores2.core.data     0.247257                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.demandMshrMissRate::total     0.257955                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.936902                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::cache_hierarchy.l2caches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::processor.cores2.core.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::processor.cores2.core.inst     0.099671                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::processor.cores2.core.data     0.247257                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.overallMshrMissRate::total     0.258916                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 30242.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::processor.cores2.core.mmu.dtb.walker 35117.647059                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::processor.cores2.core.mmu.itb.walker        53000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::processor.cores2.core.inst 77549.450549                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::processor.cores2.core.data 29133.144476                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.demandAvgMshrMissLatency::total 30025.415114                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 30242.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::cache_hierarchy.l2caches2.prefetcher 22862.636364                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::processor.cores2.core.mmu.dtb.walker 35117.647059                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::processor.cores2.core.mmu.itb.walker        53000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::processor.cores2.core.inst 77549.450549                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::processor.cores2.core.data 29133.144476                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrMissLatency::total 29998.814652                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrUncacheableLatency::processor.cores2.core.data 80416.666667                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches2.overallAvgMshrUncacheableLatency::total 80416.666667                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches2.replacements         2732                       # number of replacements (Count)
board.cache_hierarchy.l2caches2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches2.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMisses::cache_hierarchy.l2caches2.prefetcher           22                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMisses::total           22                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches2.prefetcher       502978                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMissLatency::total       502978                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMissRate::cache_hierarchy.l2caches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches2.prefetcher 22862.636364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.HardPFReq.avgMshrMissLatency::total 22862.636364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadExReq.hits::processor.cores2.core.data          719                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches2.ReadExReq.hits::total          719                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches2.ReadExReq.misses::processor.cores2.core.data          154                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches2.ReadExReq.misses::total          154                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches2.ReadExReq.missLatency::processor.cores2.core.data      4991000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadExReq.missLatency::total      4991000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadExReq.accesses::processor.cores2.core.data          873                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadExReq.accesses::total          873                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadExReq.missRate::processor.cores2.core.data     0.176403                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadExReq.missRate::total     0.176403                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadExReq.avgMissLatency::processor.cores2.core.data 32409.090909                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadExReq.avgMissLatency::total 32409.090909                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadExReq.mshrMisses::processor.cores2.core.data          154                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadExReq.mshrMisses::total          154                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadExReq.mshrMissLatency::processor.cores2.core.data      4836000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadExReq.mshrMissLatency::total      4836000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadExReq.mshrMissRate::processor.cores2.core.data     0.176403                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadExReq.mshrMissRate::total     0.176403                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 31402.597403                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadExReq.avgMshrMissLatency::total 31402.597403                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadReq.mshrUncacheable::processor.cores2.core.data           66                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches2.ReadReq.mshrUncacheable::total           66                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches2.ReadReq.mshrUncacheableLatency::processor.cores2.core.data      9650000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches2.ReadReq.mshrUncacheableLatency::total      9650000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches2.ReadReq.avgMshrUncacheableLatency::processor.cores2.core.data 146212.121212                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadReq.avgMshrUncacheableLatency::total 146212.121212                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.hits::cache_hierarchy.l1dcaches2.prefetcher           27                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.hits::processor.cores2.core.mmu.dtb.walker            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.hits::processor.cores2.core.inst          822                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.hits::processor.cores2.core.data        15401                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.hits::total        16253                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::cache_hierarchy.l1dcaches2.prefetcher          496                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::processor.cores2.core.mmu.dtb.walker           17                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::processor.cores2.core.mmu.itb.walker            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::processor.cores2.core.inst           91                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::processor.cores2.core.data         5141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.misses::total         5754                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches2.prefetcher     15435000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::processor.cores2.core.mmu.dtb.walker       614000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::processor.cores2.core.mmu.itb.walker       486000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::processor.cores2.core.inst      7148000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::processor.cores2.core.data    154565000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.missLatency::total    178248000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::cache_hierarchy.l1dcaches2.prefetcher          523                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::processor.cores2.core.mmu.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::processor.cores2.core.mmu.itb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::processor.cores2.core.inst          913                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::processor.cores2.core.data        20542                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.accesses::total        22007                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::cache_hierarchy.l1dcaches2.prefetcher     0.948375                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::processor.cores2.core.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::processor.cores2.core.inst     0.099671                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::processor.cores2.core.data     0.250268                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.missRate::total     0.261462                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches2.prefetcher 31118.951613                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::processor.cores2.core.mmu.dtb.walker 36117.647059                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::processor.cores2.core.mmu.itb.walker        54000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 78549.450549                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::processor.cores2.core.data 30065.162420                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMissLatency::total 30978.102190                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches2.prefetcher            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrHits::total            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher          490                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::processor.cores2.core.mmu.dtb.walker           17                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::processor.cores2.core.mmu.itb.walker            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::processor.cores2.core.inst           91                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::processor.cores2.core.data         5141                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMisses::total         5748                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher     14819000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::processor.cores2.core.mmu.dtb.walker       597000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::processor.cores2.core.mmu.itb.walker       477000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst      7057000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::processor.cores2.core.data    149424000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissLatency::total    172374000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher     0.936902                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::processor.cores2.core.mmu.dtb.walker     0.850000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::processor.cores2.core.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.099671                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.250268                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.mshrMissRate::total     0.261190                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher 30242.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.mmu.dtb.walker 35117.647059                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.mmu.itb.walker        53000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 77549.450549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data 29065.162420                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.ReadSharedReq.avgMshrMissLatency::total 29988.517745                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.UpgradeReq.misses::processor.cores2.core.data         3289                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.misses::total         3289                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.missLatency::processor.cores2.core.data    102297994                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.UpgradeReq.missLatency::total    102297994                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches2.UpgradeReq.accesses::processor.cores2.core.data         3289                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.accesses::total         3289                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.missRate::processor.cores2.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches2.UpgradeReq.avgMissLatency::processor.cores2.core.data 31103.069018                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.UpgradeReq.avgMissLatency::total 31103.069018                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMisses::processor.cores2.core.data         3289                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMisses::total         3289                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMissLatency::processor.cores2.core.data     99004006                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMissLatency::total     99004006                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches2.UpgradeReq.avgMshrMissLatency::processor.cores2.core.data 30101.552448                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.UpgradeReq.avgMshrMissLatency::total 30101.552448                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches2.WriteReq.mshrUncacheable::processor.cores2.core.data           54                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches2.WriteReq.mshrUncacheable::total           54                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches2.WritebackClean.hits::writebacks          917                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches2.WritebackClean.hits::total          917                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches2.WritebackClean.accesses::writebacks          917                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.WritebackClean.accesses::total          917                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.WritebackDirty.hits::writebacks        11619                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches2.WritebackDirty.hits::total        11619                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches2.WritebackDirty.accesses::writebacks        11619                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.WritebackDirty.accesses::total        11619                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches2.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches2.prefetcher.demandMshrMisses         5902                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfIssued           39                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfUseful           14                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches2.prefetcher.accuracy     0.358974                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches2.prefetcher.coverage     0.002366                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfHitInCache           16                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfLate           17                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfIdentified           74                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfRemovedDemand           15                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfSpanPage          630                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches2.tags.tagsInUse  8054.479292                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches2.tags.totalRefs        26285                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches2.tags.sampledRefs         5464                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches2.tags.avgRefs     4.810578                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches2.tags.occupancies::writebacks   490.567346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher  1129.457233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::cache_hierarchy.l2caches2.prefetcher  2346.418195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::processor.cores2.core.mmu.dtb.walker    21.039765                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::processor.cores2.core.mmu.itb.walker     8.791696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::processor.cores2.core.inst  1071.410246                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.occupancies::processor.cores2.core.data  2986.794812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::writebacks     0.059884                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.137873                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::cache_hierarchy.l2caches2.prefetcher     0.286428                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::processor.cores2.core.mmu.dtb.walker     0.002568                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::processor.cores2.core.mmu.itb.walker     0.001073                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::processor.cores2.core.inst     0.130787                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::processor.cores2.core.data     0.364599                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.avgOccs::total     0.983213                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches2.tags.occupanciesTaskId::1022         2541                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches2.tags.occupanciesTaskId::1024         5484                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches2.tags.ageTaskId_1022::3           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches2.tags.ageTaskId_1022::4         2499                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches2.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches2.tags.ageTaskId_1024::3          387                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches2.tags.ageTaskId_1024::4         5062                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches2.tags.ratioOccsTaskId::1022     0.310181                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches2.tags.ratioOccsTaskId::1024     0.669434                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches2.tags.tagAccesses       775230                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches2.tags.dataAccesses       775230                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches3.demandHits::cache_hierarchy.l1dcaches3.prefetcher           18                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches3.demandHits::processor.cores3.core.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches3.demandHits::processor.cores3.core.inst          219                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches3.demandHits::processor.cores3.core.data        15507                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches3.demandHits::total        15749                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches3.overallHits::cache_hierarchy.l1dcaches3.prefetcher           18                       # number of overall hits (Count)
board.cache_hierarchy.l2caches3.overallHits::processor.cores3.core.mmu.dtb.walker            5                       # number of overall hits (Count)
board.cache_hierarchy.l2caches3.overallHits::processor.cores3.core.inst          219                       # number of overall hits (Count)
board.cache_hierarchy.l2caches3.overallHits::processor.cores3.core.data        15507                       # number of overall hits (Count)
board.cache_hierarchy.l2caches3.overallHits::total        15749                       # number of overall hits (Count)
board.cache_hierarchy.l2caches3.demandMisses::cache_hierarchy.l1dcaches3.prefetcher          451                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.demandMisses::processor.cores3.core.mmu.dtb.walker           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.demandMisses::processor.cores3.core.mmu.itb.walker            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.demandMisses::processor.cores3.core.inst           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.demandMisses::processor.cores3.core.data         4826                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.demandMisses::total         5379                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::cache_hierarchy.l1dcaches3.prefetcher          451                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::processor.cores3.core.mmu.dtb.walker           20                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::processor.cores3.core.mmu.itb.walker            9                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::processor.cores3.core.inst           73                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::processor.cores3.core.data         4826                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.overallMisses::total         5379                       # number of overall misses (Count)
board.cache_hierarchy.l2caches3.demandMissLatency::cache_hierarchy.l1dcaches3.prefetcher     13944000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMissLatency::processor.cores3.core.mmu.dtb.walker       730000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMissLatency::processor.cores3.core.mmu.itb.walker       629000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMissLatency::processor.cores3.core.inst      5676000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMissLatency::processor.cores3.core.data    141707000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMissLatency::total    162686000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::cache_hierarchy.l1dcaches3.prefetcher     13944000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::processor.cores3.core.mmu.dtb.walker       730000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::processor.cores3.core.mmu.itb.walker       629000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::processor.cores3.core.inst      5676000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::processor.cores3.core.data    141707000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMissLatency::total    162686000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandAccesses::cache_hierarchy.l1dcaches3.prefetcher          469                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandAccesses::processor.cores3.core.mmu.dtb.walker           25                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandAccesses::processor.cores3.core.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandAccesses::processor.cores3.core.inst          292                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandAccesses::processor.cores3.core.data        20333                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandAccesses::total        21128                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::cache_hierarchy.l1dcaches3.prefetcher          469                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::processor.cores3.core.mmu.dtb.walker           25                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::processor.cores3.core.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::processor.cores3.core.inst          292                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::processor.cores3.core.data        20333                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.overallAccesses::total        21128                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches3.demandMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.961620                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMissRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMissRate::processor.cores3.core.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMissRate::processor.cores3.core.inst     0.250000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMissRate::processor.cores3.core.data     0.237348                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMissRate::total     0.254591                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.961620                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::processor.cores3.core.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::processor.cores3.core.inst     0.250000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::processor.cores3.core.data     0.237348                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMissRate::total     0.254591                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.demandAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30917.960089                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMissLatency::processor.cores3.core.mmu.dtb.walker        36500                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMissLatency::processor.cores3.core.mmu.itb.walker 69888.888889                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMissLatency::processor.cores3.core.inst 77753.424658                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMissLatency::processor.cores3.core.data 29363.240779                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMissLatency::total 30244.655140                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30917.960089                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::processor.cores3.core.mmu.dtb.walker        36500                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::processor.cores3.core.mmu.itb.walker 69888.888889                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::processor.cores3.core.inst 77753.424658                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::processor.cores3.core.data 29363.240779                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMissLatency::total 30244.655140                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches3.writebacks::writebacks          506                       # number of writebacks (Count)
board.cache_hierarchy.l2caches3.writebacks::total          506                       # number of writebacks (Count)
board.cache_hierarchy.l2caches3.demandMshrHits::cache_hierarchy.l1dcaches3.prefetcher            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches3.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches3.overallMshrHits::cache_hierarchy.l1dcaches3.prefetcher            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches3.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::cache_hierarchy.l1dcaches3.prefetcher          445                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::processor.cores3.core.mmu.dtb.walker           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::processor.cores3.core.inst           73                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::processor.cores3.core.data         4826                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMisses::total         5373                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher          445                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::cache_hierarchy.l2caches3.prefetcher           23                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::processor.cores3.core.mmu.dtb.walker           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::processor.cores3.core.inst           73                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::processor.cores3.core.data         4826                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrMisses::total         5396                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches3.overallMshrUncacheable::processor.cores3.core.data           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches3.overallMshrUncacheable::total           31                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher     13373000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::processor.cores3.core.mmu.dtb.walker       710000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::processor.cores3.core.mmu.itb.walker       620000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::processor.cores3.core.inst      5603000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::processor.cores3.core.data    136880000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissLatency::total    157186000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher     13373000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::cache_hierarchy.l2caches3.prefetcher       511978                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::processor.cores3.core.mmu.dtb.walker       710000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::processor.cores3.core.mmu.itb.walker       620000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::processor.cores3.core.inst      5603000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::processor.cores3.core.data    136880000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.overallMshrMissLatency::total    157697978                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.demandMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.948827                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMshrMissRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMshrMissRate::processor.cores3.core.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMshrMissRate::processor.cores3.core.inst     0.250000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMshrMissRate::processor.cores3.core.data     0.237348                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.demandMshrMissRate::total     0.254307                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.948827                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::cache_hierarchy.l2caches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::processor.cores3.core.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::processor.cores3.core.inst     0.250000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::processor.cores3.core.data     0.237348                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.overallMshrMissRate::total     0.255396                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30051.685393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        35500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::processor.cores3.core.mmu.itb.walker 68888.888889                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::processor.cores3.core.inst 76753.424658                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::processor.cores3.core.data 28363.033568                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.demandAvgMshrMissLatency::total 29254.792481                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30051.685393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::cache_hierarchy.l2caches3.prefetcher 22259.913043                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        35500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::processor.cores3.core.mmu.itb.walker 68888.888889                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::processor.cores3.core.inst 76753.424658                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::processor.cores3.core.data 28363.033568                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.overallAvgMshrMissLatency::total 29224.977391                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.replacements         3180                       # number of replacements (Count)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMisses::cache_hierarchy.l2caches3.prefetcher           23                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMisses::total           23                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches3.prefetcher       511978                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMissLatency::total       511978                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMissRate::cache_hierarchy.l2caches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches3.prefetcher 22259.913043                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.HardPFReq.avgMshrMissLatency::total 22259.913043                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadExReq.hits::processor.cores3.core.data          581                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches3.ReadExReq.hits::total          581                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches3.ReadExReq.misses::processor.cores3.core.data          101                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches3.ReadExReq.misses::total          101                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches3.ReadExReq.missLatency::processor.cores3.core.data      3131000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadExReq.missLatency::total      3131000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadExReq.accesses::processor.cores3.core.data          682                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadExReq.accesses::total          682                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadExReq.missRate::processor.cores3.core.data     0.148094                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadExReq.missRate::total     0.148094                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadExReq.avgMissLatency::processor.cores3.core.data        31000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadExReq.avgMissLatency::total        31000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadExReq.mshrMisses::processor.cores3.core.data          101                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadExReq.mshrMisses::total          101                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadExReq.mshrMissLatency::processor.cores3.core.data      3029000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadExReq.mshrMissLatency::total      3029000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadExReq.mshrMissRate::processor.cores3.core.data     0.148094                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadExReq.mshrMissRate::total     0.148094                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 29990.099010                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadExReq.avgMshrMissLatency::total 29990.099010                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.hits::cache_hierarchy.l1dcaches3.prefetcher           18                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.hits::processor.cores3.core.mmu.dtb.walker            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.hits::processor.cores3.core.inst          219                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.hits::processor.cores3.core.data        14926                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.hits::total        15168                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::cache_hierarchy.l1dcaches3.prefetcher          451                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::processor.cores3.core.mmu.dtb.walker           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::processor.cores3.core.mmu.itb.walker            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::processor.cores3.core.inst           73                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::processor.cores3.core.data         4725                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.misses::total         5278                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches3.prefetcher     13944000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::processor.cores3.core.mmu.dtb.walker       730000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::processor.cores3.core.mmu.itb.walker       629000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::processor.cores3.core.inst      5676000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::processor.cores3.core.data    138576000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.missLatency::total    159555000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::cache_hierarchy.l1dcaches3.prefetcher          469                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::processor.cores3.core.mmu.dtb.walker           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::processor.cores3.core.mmu.itb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::processor.cores3.core.inst          292                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::processor.cores3.core.data        19651                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.accesses::total        20446                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::cache_hierarchy.l1dcaches3.prefetcher     0.961620                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::processor.cores3.core.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::processor.cores3.core.inst     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::processor.cores3.core.data     0.240446                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.missRate::total     0.258143                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30917.960089                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::processor.cores3.core.mmu.dtb.walker        36500                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::processor.cores3.core.mmu.itb.walker 69888.888889                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 77753.424658                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::processor.cores3.core.data 29328.253968                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMissLatency::total 30230.200834                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches3.prefetcher            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrHits::total            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher          445                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::processor.cores3.core.mmu.dtb.walker           20                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::processor.cores3.core.mmu.itb.walker            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::processor.cores3.core.inst           73                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::processor.cores3.core.data         4725                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMisses::total         5272                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher     13373000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::processor.cores3.core.mmu.dtb.walker       710000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::processor.cores3.core.mmu.itb.walker       620000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst      5603000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::processor.cores3.core.data    133851000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissLatency::total    154157000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher     0.948827                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::processor.cores3.core.mmu.dtb.walker     0.800000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::processor.cores3.core.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.240446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.mshrMissRate::total     0.257850                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher 30051.685393                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.mmu.dtb.walker        35500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.mmu.itb.walker 68888.888889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst 76753.424658                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data 28328.253968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.ReadSharedReq.avgMshrMissLatency::total 29240.705615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.UpgradeReq.misses::processor.cores3.core.data         2526                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.misses::total         2526                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.missLatency::processor.cores3.core.data     78126000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.UpgradeReq.missLatency::total     78126000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches3.UpgradeReq.accesses::processor.cores3.core.data         2526                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.accesses::total         2526                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.missRate::processor.cores3.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches3.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches3.UpgradeReq.avgMissLatency::processor.cores3.core.data 30928.741093                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.UpgradeReq.avgMissLatency::total 30928.741093                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMisses::processor.cores3.core.data         2526                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMisses::total         2526                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMissLatency::processor.cores3.core.data     75601000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMissLatency::total     75601000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches3.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches3.UpgradeReq.avgMshrMissLatency::processor.cores3.core.data 29929.136975                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.UpgradeReq.avgMshrMissLatency::total 29929.136975                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches3.WriteReq.mshrUncacheable::processor.cores3.core.data           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches3.WriteReq.mshrUncacheable::total           31                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches3.WritebackClean.hits::writebacks          299                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches3.WritebackClean.hits::total          299                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches3.WritebackClean.accesses::writebacks          299                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.WritebackClean.accesses::total          299                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.WritebackDirty.hits::writebacks        10811                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches3.WritebackDirty.hits::total        10811                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches3.WritebackDirty.accesses::writebacks        10811                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.WritebackDirty.accesses::total        10811                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches3.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches3.prefetcher.demandMshrMisses         5373                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfIssued           31                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfUnused            5                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfUseful           15                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches3.prefetcher.accuracy     0.483871                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches3.prefetcher.coverage     0.002784                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfHitInCache            8                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfLate            8                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfIdentified           62                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfRemovedDemand            9                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfSpanPage          186                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches3.tags.tagsInUse  8110.594499                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches3.tags.totalRefs        25014                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches3.tags.sampledRefs         5539                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches3.tags.avgRefs     4.515978                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches3.tags.occupancies::writebacks   504.556300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher  1003.491146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::cache_hierarchy.l2caches3.prefetcher  1939.891827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::processor.cores3.core.mmu.dtb.walker    42.761510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::processor.cores3.core.mmu.itb.walker    26.930350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::processor.cores3.core.inst  1649.998673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.occupancies::processor.cores3.core.data  2942.964692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::writebacks     0.061591                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.122496                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::cache_hierarchy.l2caches3.prefetcher     0.236803                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::processor.cores3.core.mmu.dtb.walker     0.005220                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::processor.cores3.core.mmu.itb.walker     0.003287                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::processor.cores3.core.inst     0.201416                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::processor.cores3.core.data     0.359249                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.avgOccs::total     0.990063                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches3.tags.occupanciesTaskId::1022         2099                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches3.tags.occupanciesTaskId::1024         5944                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches3.tags.ageTaskId_1022::3           26                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches3.tags.ageTaskId_1022::4         2073                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches3.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches3.tags.ageTaskId_1024::3          375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches3.tags.ageTaskId_1024::4         5559                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches3.tags.ratioOccsTaskId::1022     0.256226                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches3.tags.ratioOccsTaskId::1024     0.725586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches3.tags.tagAccesses       705926                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches3.tags.dataAccesses       705926                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           66                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        21564                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq          150                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp          150                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         2581                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         7922                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq        10323                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeResp         8999                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          929                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          929                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        21498                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.platform.clint.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.memory.mem_ctrl.port         8640                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::total         8702                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::board.platform.clint.pio           66                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::board.bridge.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::board.memory.mem_ctrl.port        14191                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::total        14259                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches2.mem_side_port::board.platform.clint.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches2.mem_side_port::board.platform.plic.pio            6                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches2.mem_side_port::board.bridge.cpu_side_port          172                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches2.mem_side_port::board.memory.mem_ctrl.port        12138                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches2.mem_side_port::total        12378                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches3.mem_side_port::board.platform.clint.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches3.mem_side_port::board.memory.mem_ctrl.port        11220                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2caches3.mem_side_port::total        11282                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        46621                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.platform.clint.pio          244                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.memory.mem_ctrl.port        36672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::total        36916                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::board.platform.clint.pio          252                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::board.bridge.cpu_side_port            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::board.memory.mem_ctrl.port       232064                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::total       232317                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches2.mem_side_port::board.platform.clint.pio          244                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches2.mem_side_port::board.platform.plic.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches2.mem_side_port::board.bridge.cpu_side_port           86                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches2.mem_side_port::board.memory.mem_ctrl.port        43968                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches2.mem_side_port::total        44310                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches3.mem_side_port::board.platform.clint.pio          244                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches3.mem_side_port::board.memory.mem_ctrl.port        40192                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2caches3.mem_side_port::total        40436                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       353979                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops             28493                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic      1247616                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        32969                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     1.321757                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.799152                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         2139      6.49%      6.49% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1        22874     69.38%     75.87% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2         3165      9.60%     85.47% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::3         4791     14.53%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            3                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        32969                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       252000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy         4000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy       110000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy     45893934                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy     11138748                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.occupancy     15749192                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy     15032497                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer5.occupancy     13222745                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        43256                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        22182                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests        19177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.disk.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.ethernet.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
board.ethernet.EtherDevice.descDmaReads             0                       # Number of descriptors the device read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
board.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
board.ethernet.EtherDevice.postedSwi                0                       # Number of software interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalSwi                 0                       # Total number of Swi written to ISR (Count)
board.ethernet.EtherDevice.coalescedSwi           nan                       # Average number of Swi's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxIdle             0                       # Number of rxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxIdle              0                       # Total number of RxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOk               0                       # Number of RxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOk                0                       # Total number of RxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxDesc             0                       # Number of RxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxDesc              0                       # Total number of RxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxOk               0                       # Number of TxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxOk                0                       # Total number of TxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxIdle             0                       # Number of TxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxIdle              0                       # Total number of TxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxDesc             0                       # Number of TxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxDesc              0                       # Total number of TxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOrn              0                       # Number of RxOrn posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOrn               0                       # Total number of RxOrn written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
board.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.transDist::ReadReq                     64                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    64                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                    23                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                   23                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.platform.uart.pio          174                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          174                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                       174                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.platform.uart.pio           87                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total           87                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                         87                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer2.occupancy                110000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy               151000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_writebacks::samples      2581.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples       499.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches1.prefetcher::samples       582.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.mmu.dtb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples        93.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples        26.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples       702.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples       693.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples        91.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples        90.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples        73.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples        40.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.026209544500                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          38794                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState          2441                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   2933                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                  2581                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 2933                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                2581                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                23                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 23.67                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             2933                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6            2581                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               1883                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                311                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                228                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                144                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                104                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 68                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 63                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 54                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 47                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17               130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18               137                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19               141                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20               144                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21               146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22               146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23               150                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24               149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25               149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26               158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27               156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28               156                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29               163                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30               150                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31               149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32               147                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    19.850340                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    21.736704                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-3           50     34.01%     34.01% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4-7           12      8.16%     42.18% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8-11            9      6.12%     48.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12-15           10      6.80%     55.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16-19            2      1.36%     56.46% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::20-23            8      5.44%     61.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24-27            6      4.08%     65.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::28-31            6      4.08%     70.07% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-35            9      6.12%     76.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::36-39           10      6.80%     82.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::40-43            6      4.08%     87.07% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::44-47            5      3.40%     90.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::48-51            3      2.04%     92.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::52-55            2      1.36%     93.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::56-59            1      0.68%     94.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::60-63            1      0.68%     95.24% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::68-71            3      2.04%     97.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::76-79            1      0.68%     97.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::84-87            1      0.68%     98.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::88-91            1      0.68%     99.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::92-95            1      0.68%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total          147                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.591837                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    17.549011                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.264668                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16           42     28.57%     28.57% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18           93     63.27%     91.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            8      5.44%     97.28% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20            2      1.36%     98.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23            1      0.68%     99.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25            1      0.68%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total          147                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ               1472                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             187712                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys          165184                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1568215.47243164                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         1380008.22855304                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             119697558000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap              21707935.80                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher        31936                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches1.prefetcher        37248                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.mmu.dtb.walker          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         5952                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data         1664                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst        44928                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data        44352                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst         5824                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data         5760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst         4672                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data         2560                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks       165504                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 266805.155384720943                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches1.prefetcher 311183.568003822817                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.mmu.dtb.walker 1604.039010328984                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.mmu.itb.walker 2673.398350548306                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 49725.209320198490                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 13901.671422851192                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 375345.128416982188                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 370533.011385995196                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.mmu.dtb.walker 1069.359340219322                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.mmu.itb.walker 2138.718680438645                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 48655.849979979168                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 48121.170309869507                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.mmu.dtb.walker 1069.359340219322                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.mmu.itb.walker 2673.398350548306                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 39031.615918005271                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 21387.186804386449                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 1382681.626903583994                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher          499                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches1.prefetcher          582                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.mmu.dtb.walker            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst           93                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data           26                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst          702                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data          708                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst           91                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data           96                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst           73                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data           42                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks         2581                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher     21828254                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches1.prefetcher     22818297                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.mmu.dtb.walker        83750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.mmu.itb.walker       176250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst      2611750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data      1042500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst     20703250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data     26482772                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.mmu.dtb.walker        51250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.mmu.itb.walker       130000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst      2548500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data      3280750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.mmu.dtb.walker        65000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.mmu.itb.walker       252000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst      1858500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data      1728750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 2741540755500                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher     43744.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches1.prefetcher     39206.70                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.mmu.dtb.walker     27916.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.mmu.itb.walker     35250.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     28083.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     40096.15                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     29491.81                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     37405.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.mmu.dtb.walker     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.mmu.itb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     28005.49                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     34174.48                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.mmu.itb.walker     50400.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     25458.90                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     41160.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 1062200990.12                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher        31936                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches1.prefetcher        37248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.mmu.dtb.walker          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         5952                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data         1664                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst        44928                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data        45312                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst         5824                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data         6144                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst         4672                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data         2688                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       187712                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         5952                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst        44928                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst         5824                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst         4672                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        61376                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks       165184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total       165184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher          499                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches1.prefetcher          582                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.mmu.dtb.walker            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst           93                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data           26                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst          702                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data          708                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst           91                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data           96                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst           73                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data           42                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         2933                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks         2581                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total         2581                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher       266805                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches1.prefetcher       311184                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.mmu.dtb.walker         1604                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.mmu.itb.walker         2673                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst        49725                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data        13902                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst       375345                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       378553                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.mmu.dtb.walker         1069                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.mmu.itb.walker         2139                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst        48656                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data        51329                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.mmu.dtb.walker         1069                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.mmu.itb.walker         2673                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst        39032                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data        22457                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total      1568215                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst        49725                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst       375345                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst        48656                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst        39032                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       512758                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks      1380008                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total      1380008                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks      1380008                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher       266805                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches1.prefetcher       311184                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.mmu.dtb.walker         1604                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.mmu.itb.walker         2673                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst        49725                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data        13902                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst       375345                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       378553                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.mmu.dtb.walker         1069                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.mmu.itb.walker         2139                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst        48656                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data        51329                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.mmu.dtb.walker         1069                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.mmu.itb.walker         2673                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst        39032                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data        22457                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total      2948224                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            2910                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts           2586                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          268                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          196                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           86                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           92                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          278                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          368                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          247                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          323                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           75                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          205                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          257                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           41                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          208                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          106                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           68                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           92                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1           95                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2           45                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4           70                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5          113                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6          119                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7          146                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          228                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9          343                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10          270                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11          275                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12          207                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13          222                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14          191                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15           97                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           51099073                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         14550000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     105661573                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17559.82                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      36309.82                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           2071                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits          1414                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        71.17                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        54.68                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         2010                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   174.997015                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   117.317409                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   210.397819                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127         1082     53.83%     53.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          528     26.27%     80.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          175      8.71%     88.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           75      3.73%     92.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           46      2.29%     94.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           17      0.85%     95.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           11      0.55%     96.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            6      0.30%     96.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           70      3.48%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         2010                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead           186240                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten        165504                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW           1.555918                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW           1.382682                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.02                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.01                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.01                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          63.41                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      5840520                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      3100515                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     13294680                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy      3930660                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 9448860720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   2135864100                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  44165476800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  55776367995                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   465.976407                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 114799693000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   3996980000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    901502000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      8532300                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      4527435                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      7511280                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy      9568260                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 9448860720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy   2267489070                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  44054505120                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  55800994185                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   466.182143                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 114510898250                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   3996980000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   1191262000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.clint.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.plic.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.uart.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       120392904                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              1.650163                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.606001                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.commitStats0.numInsts     72958195                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     72958275                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     1.650163                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.606001                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts      8827052                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     68443460                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts     20495471                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts      3645558                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         1962      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     45564454     62.45%     62.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult       445220      0.61%     63.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          874      0.00%     63.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd      1444864      1.98%     65.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.05% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult      1353728      1.86%     66.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv         6144      0.01%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     66.91% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead     16082121     22.04%     88.95% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      2036592      2.79%     91.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead      4413536      6.05%     97.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite      1608780      2.21%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     72958275                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      6583476                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      6580668                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         2710                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      4869794                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl      1713584                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         1848                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         1979                       # Class of control type instructions committed (Count)
board.processor.cores0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores0.core.exec_context.thread_0.numCallsReturns         3827                       # Number of times a function call or return occured (Count)
board.processor.cores0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores0.core.exec_context.thread_0.numIdleCycles 454545.236002                       # Number of idle cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.numBusyCycles 119938358.763998                       # Number of busy cycles (Cycle)
board.processor.cores0.core.exec_context.thread_0.notIdleFraction     0.996224                       # Percentage of non-idle cycles (Ratio)
board.processor.cores0.core.exec_context.thread_0.idleFraction     0.003776                       # Percentage of idle cycles (Ratio)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts     24141029                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpAluAccesses      8827052                       # Number of float alu accesses (Count)
board.processor.cores0.core.executeStats0.numFpRegReads      7218252                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites      7218272                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntAluAccesses     68443460                       # Number of integer alu accesses (Count)
board.processor.cores0.core.executeStats0.numIntRegReads     83759819                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     55493026                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs     24141029                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads     14439315                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites      5610391                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetchStats0.numInsts     72958195                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps     72958275                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.606001                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      6583476                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.054683                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.mmu.dtb.readHits     20494268                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses           82                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses     20494350                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits      3644414                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            3                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses      3644417                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits     24138682                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses           85                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses     24138767                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits     94684926                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses           14                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses     94684940                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits     94684926                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses           14                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses     94684940                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean   1146988000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value   1146988000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value   1146988000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 119245916000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED   1146988000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles       119697837                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              1.635961                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.611262                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.commitStats0.numInsts     73166699                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps     73166820                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     1.635961                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.611262                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts      9480992                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts     68338052                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts     20989774                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts      3950716                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         3224      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu     44521506     60.85%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult       685045      0.94%     61.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1003      0.00%     61.79% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd      1551744      2.12%     63.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     63.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     63.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult      1454336      1.99%     65.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv         9472      0.01%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead     16249675     22.21%     88.12% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite      2225375      3.04%     91.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead      4740480      6.48%     97.64% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite      1724960      2.36%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total     73166820                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl      3803976                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl      3799388                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         4428                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl      1984568                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl      1819248                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         3204                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         3410                       # Class of control type instructions committed (Count)
board.processor.cores1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores1.core.exec_context.thread_0.numCallsReturns         6614                       # Number of times a function call or return occured (Count)
board.processor.cores1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.numBusyCycles    119697837                       # Number of busy cycles (Cycle)
board.processor.cores1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
board.processor.cores1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts     24940490                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpAluAccesses      9480992                       # Number of float alu accesses (Count)
board.processor.cores1.core.executeStats0.numFpRegReads      7756064                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites      7756032                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntAluAccesses     68338052                       # Number of integer alu accesses (Count)
board.processor.cores1.core.executeStats0.numIntRegReads     82017844                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites     57632095                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs     24940490                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads     15516979                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites      6032794                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetchStats0.numInsts     73166699                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps     73166820                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.611262                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches      3803976                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.031780                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.mmu.dtb.readHits     20988453                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses           86                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses     20988539                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits      3949458                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses           20                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses      3949478                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits     24937911                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses          106                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses     24938017                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits     94167846                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            6                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses     94167852                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits     94167846                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            6                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses     94167852                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 127391348000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles       120391002                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              1.653056                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.604940                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.commitStats0.numInsts     72829369                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps     72829457                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     1.653056                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.604940                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts      9035820                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts     68208812                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts     20599198                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts      3742673                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         3015      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu     45123131     61.96%     61.96% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult       488252      0.67%     62.63% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv          868      0.00%     62.63% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd      1479680      2.03%     64.66% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     64.66% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     64.66% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult      1384448      1.90%     66.57% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv         8192      0.01%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     66.58% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead     16081615     22.08%     88.66% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite      2096756      2.88%     91.54% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead      4517920      6.20%     97.74% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite      1645580      2.26%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total     72829457                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl      5773610                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl      5769753                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         3748                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl      4020877                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl      1752624                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         2542                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         2682                       # Class of control type instructions committed (Count)
board.processor.cores2.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores2.core.exec_context.thread_0.numCallsReturns         5224                       # Number of times a function call or return occured (Count)
board.processor.cores2.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores2.core.exec_context.thread_0.numIdleCycles 297788.551733                       # Number of idle cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.numBusyCycles 120093213.448267                       # Number of busy cycles (Cycle)
board.processor.cores2.core.exec_context.thread_0.notIdleFraction     0.997526                       # Percentage of non-idle cycles (Ratio)
board.processor.cores2.core.exec_context.thread_0.idleFraction     0.002474                       # Percentage of idle cycles (Ratio)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts     24341871                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpAluAccesses      9035820                       # Number of float alu accesses (Count)
board.processor.cores2.core.executeStats0.numFpRegReads      7390220                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites      7390240                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntAluAccesses     68208812                       # Number of integer alu accesses (Count)
board.processor.cores2.core.executeStats0.numIntRegReads     82985504                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites     55900589                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs     24341871                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads     14783903                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites      5745617                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetchStats0.numInsts     72829369                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps     72829457                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.604940                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches      5773610                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.047957                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.mmu.dtb.readHits     20597995                       # read hits (Count)
board.processor.cores2.core.mmu.dtb.readMisses           77                       # read misses (Count)
board.processor.cores2.core.mmu.dtb.readAccesses     20598072                       # read accesses (Count)
board.processor.cores2.core.mmu.dtb.writeHits      3741529                       # write hits (Count)
board.processor.cores2.core.mmu.dtb.writeMisses            3                       # write misses (Count)
board.processor.cores2.core.mmu.dtb.writeAccesses      3741532                       # write accesses (Count)
board.processor.cores2.core.mmu.dtb.hits     24339524                       # Total TLB (read and write) hits (Count)
board.processor.cores2.core.mmu.dtb.misses           80                       # Total TLB (read and write) misses (Count)
board.processor.cores2.core.mmu.dtb.accesses     24339604                       # Total TLB (read and write) accesses (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.readHits     94529288                       # read hits (Count)
board.processor.cores2.core.mmu.itb.readMisses           14                       # read misses (Count)
board.processor.cores2.core.mmu.itb.readAccesses     94529302                       # read accesses (Count)
board.processor.cores2.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores2.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores2.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores2.core.mmu.itb.hits     94529288                       # Total TLB (read and write) hits (Count)
board.processor.cores2.core.mmu.itb.misses           14                       # Total TLB (read and write) misses (Count)
board.processor.cores2.core.mmu.itb.accesses     94529302                       # Total TLB (read and write) accesses (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.numTransitions            3                       # Number of power state transitions (Count)
board.processor.cores2.core.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::mean    494619500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::stdev 293348197.922708                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::min_value    287191000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::max_value    702048000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON 119401763000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::CLK_GATED    989239000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles       120385284                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              1.651443                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.605531                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.commitStats0.numInsts     72897007                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps     72897085                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     1.651443                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.605531                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts      8931372                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts     68329872                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts     20548439                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts      3689281                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         1775      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu     45351422     62.21%     62.22% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult       466655      0.64%     62.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv          985      0.00%     62.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd      1462272      2.01%     64.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     64.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     64.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult      1369088      1.88%     66.74% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv         7168      0.01%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     66.75% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead     16082891     22.06%     88.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite      2061985      2.83%     91.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead      4465696      6.13%     97.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite      1627148      2.23%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total     72897085                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl      6190533                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl      6188177                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2260                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl      4458806                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl      1731631                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         1554                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         1680                       # Class of control type instructions committed (Count)
board.processor.cores3.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores3.core.exec_context.thread_0.numCallsReturns         3234                       # Number of times a function call or return occured (Count)
board.processor.cores3.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores3.core.exec_context.thread_0.numIdleCycles 393213.402131                       # Number of idle cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.numBusyCycles 119992070.597869                       # Number of busy cycles (Cycle)
board.processor.cores3.core.exec_context.thread_0.notIdleFraction     0.996734                       # Percentage of non-idle cycles (Ratio)
board.processor.cores3.core.exec_context.thread_0.idleFraction     0.003266                       # Percentage of idle cycles (Ratio)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts     24237720                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpAluAccesses      8931372                       # Number of float alu accesses (Count)
board.processor.cores3.core.executeStats0.numFpRegReads      7304204                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites      7304224                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntAluAccesses     68329872                       # Number of integer alu accesses (Count)
board.processor.cores3.core.executeStats0.numIntRegReads     83387726                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites     55692754                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs     24237720                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads     14611027                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites      5677899                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetchStats0.numInsts     72897008                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps     72897086                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.605531                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches      6190533                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.051423                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.mmu.dtb.readHits     20547237                       # read hits (Count)
board.processor.cores3.core.mmu.dtb.readMisses           85                       # read misses (Count)
board.processor.cores3.core.mmu.dtb.readAccesses     20547322                       # read accesses (Count)
board.processor.cores3.core.mmu.dtb.writeHits      3688137                       # write hits (Count)
board.processor.cores3.core.mmu.dtb.writeMisses            3                       # write misses (Count)
board.processor.cores3.core.mmu.dtb.writeAccesses      3688140                       # write accesses (Count)
board.processor.cores3.core.mmu.dtb.hits     24235374                       # Total TLB (read and write) hits (Count)
board.processor.cores3.core.mmu.dtb.misses           88                       # Total TLB (read and write) misses (Count)
board.processor.cores3.core.mmu.dtb.accesses     24235462                       # Total TLB (read and write) accesses (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.readHits     94614304                       # read hits (Count)
board.processor.cores3.core.mmu.itb.readMisses           14                       # read misses (Count)
board.processor.cores3.core.mmu.itb.readAccesses     94614318                       # read accesses (Count)
board.processor.cores3.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores3.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores3.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores3.core.mmu.itb.hits     94614304                       # Total TLB (read and write) hits (Count)
board.processor.cores3.core.mmu.itb.misses           14                       # Total TLB (read and write) misses (Count)
board.processor.cores3.core.mmu.itb.accesses     94614318                       # Total TLB (read and write) accesses (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
board.processor.cores3.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::mean   1078415000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::min_value   1078415000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::max_value   1078415000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON 119306869000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::CLK_GATED   1078415000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.rng.power_state.pwrStateResidencyTicks::UNDEFINED 2272687893000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         1                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------


