# Thu May 25 13:14:23 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 067R, Built Mar  9 2023 04:11:46, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 142MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 142MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 142MB)


@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)


Finished environment creation (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 206MB)


Start loading ILMs (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 206MB)


Finished loading ILMs (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 212MB)


Begin compile point sub-process log

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 212MB)

@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 213MB peak: 213MB)

Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[4:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[0] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param[15:0] is 2 words by 16 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[15].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[8].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[21:0] is 2 words by 22 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[21].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[38:0] is 2 words by 39 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[9:0] is 2 words by 10 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] is 2 words by 31 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] is 2 words by 5 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] is 2 words by 2 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
Encoding state machine dmInner.dmInner.ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 237MB peak: 237MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 251MB peak: 251MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Removing sequential instance ChiselTop0.error._T_387_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 256MB peak: 291MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 259MB peak: 291MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 262MB peak: 291MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 262MB peak: 291MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Removing sequential instance ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.ram_extra\[0\][6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1232 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1008 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_784 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 262MB peak: 291MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 288MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:40s		   -32.02ns		4677 /      2787
   2		0h:00m:41s		   -32.02ns		4662 /      2787

   3		0h:00m:42s		   -32.02ns		4662 /      2787


   4		0h:00m:43s		   -32.02ns		4662 /      2787

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


End compile point sub-process log

@N: MT615 |Found clock SYS_CLK with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Thu May 25 13:15:11 2023
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -32.101

                                        Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z9|N_2_inferred_clock     100.0 MHz     13.5 MHz      10.000        74.203        -32.101     inferred     Inferred_clkgroup_0_2
SYS_CLK                                 50.0 MHz      74.8 MHz      20.000        13.362        6.638       declared     async1_1             
TCK                                     6.0 MHz       NA            166.670       NA            NA          declared     async1_2             
System                                  100.0 MHz     25.8 MHz      10.000        38.755        -28.755     system       system_clkgroup      
==============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               SYS_CLK                              |  20.000      12.600   |  No paths    -      |  No paths    -      |  No paths    -      
System                               COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      -28.755  |  No paths    -      |  No paths    -      |  No paths    -      
SYS_CLK                              System                               |  20.000      6.556    |  No paths    -      |  No paths    -      |  No paths    -      
SYS_CLK                              SYS_CLK                              |  20.000      6.638    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  SYS_CLK                              |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      5.896    |  10.000      7.490  |  5.000       3.137  |  5.000       -32.101
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z9|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                            Starting                                                                                                                                          Arrival            
Instance                                                                                                                                    Reference                               Type     Pin     Net                                                                                      Time        Slack  
                                                                                                                                            Clock                                                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift     0.218       -32.101
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                            COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb         0.218       -32.036
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]                                               0.201       1.875  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]                                               0.201       1.911  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]                                               0.201       1.928  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]                                               0.218       1.994  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]                                               0.218       2.091  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       reg_0_q                                                                                  0.218       3.137  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       reg_1_q                                                                                  0.218       3.201  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       reg_3_q                                                                                  0.218       3.215  
=================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                                                                    Required            
Instance                                                                                                                                    Reference                               Type     Pin     Net                                Time         Slack  
                                                                                                                                            Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       nextState_1_iv[2]                  5.000        -32.101
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_442_i                            5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_445_i                            5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_441_i                            5.000        -31.977
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqValidReg                                                               COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      EN      un1_dmiReqValidReg_1_sqmuxa_or     4.873        1.875  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqValidReg                                                               COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       _T_107_i                           5.000        1.981  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.idcodeChain.regs_0                                                           COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      EN      regs_17_or                         4.873        2.067  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.idcodeChain.regs_12                                                          COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      EN      regs_17_or                         4.873        2.067  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.idcodeChain.regs_13_0                                                        COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      EN      regs_17_or                         4.873        2.067  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.idcodeChain.regs_14                                                          COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      EN      regs_17_or                         4.873        2.067  
============================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.101

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                              SLE      Q        Out     0.218     0.218 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                              Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.148     0.484 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.A                                                              Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.535 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[1]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.586 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[2]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.636 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[3]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.687 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[4]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.738 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[5]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.788 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[6]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.839 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[7]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.890 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[8]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.940 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[9]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.991 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[10]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     12.042 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[11]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     13.092 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[12]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.143 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[13]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.194 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[14]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.245 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[15]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.295 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[16]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.346 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[17]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.397 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[18]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.447 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[19]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.498 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[20]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.549 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[21]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.599 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[22]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.650 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[23]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.701 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[24]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.752 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[25]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.802 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[26]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.853 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[27]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.904 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[28]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.954 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[29]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.005 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[30]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     33.056 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[31]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.106 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[32]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.157 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[33]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.208 r     -         
MIV_RV32IMA_L1_AHB_C0_0.TMS                                                                                                                       Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.983 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.101 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.101 is 4.070(11.0%) logic and 33.031(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            SLE      Q        Out     0.218     0.218 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.A                                                            Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[1]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[2]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[3]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[4]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[5]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[6]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[7]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[8]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[9]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[10]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[11]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[12]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[13]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[14]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[15]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[16]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[17]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[18]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[19]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[20]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[21]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[22]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[23]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[24]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[25]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[26]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[27]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[28]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[29]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[30]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[31]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[32]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[33]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
MIV_RV32IMA_L1_AHB_C0_0.TMS                                                                                                                     Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_445_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            SLE      Q        Out     0.218     0.218 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.A                                                            Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[1]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[2]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[3]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[4]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[5]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[6]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[7]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[8]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[9]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[10]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[11]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[12]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[13]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[14]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[15]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[16]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[17]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[18]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[19]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[20]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[21]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[22]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[23]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[24]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[25]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[26]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[27]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[28]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[29]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[30]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[31]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[32]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[33]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
MIV_RV32IMA_L1_AHB_C0_0.TMS                                                                                                                     Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_442_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.036

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                  SLE      Q        Out     0.218     0.218 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                  Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     B        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.083     0.419 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.A                                                              Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.367 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.470 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[1]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.418 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.521 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[2]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.469 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.571 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[3]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.519 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.622 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[4]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.570 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.673 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[5]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.621 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.723 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[6]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.671 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.774 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[7]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.722 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.825 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[8]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.773 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.876 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[9]                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.823 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.926 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[10]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.874 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     11.977 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[11]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.925 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     13.028 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[12]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         13.976 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.078 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[13]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         15.026 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.129 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[14]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.077 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.180 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[15]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.128 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.230 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[16]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.178 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.281 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[17]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.229 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.332 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[18]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.280 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.383 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[19]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.331 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.433 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[20]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.381 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.484 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[21]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.432 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.535 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[22]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.483 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.585 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[23]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.533 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.636 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[24]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.584 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.687 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[25]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.635 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.737 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[26]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.685 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.788 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[27]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.736 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.839 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[28]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.787 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.890 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[29]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.837 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     31.940 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[30]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.991 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[31]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         33.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.042 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[32]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         34.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.092 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[33]                                                  Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.143 r     -         
MIV_RV32IMA_L1_AHB_C0_0.TMS                                                                                                                       Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.706 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.918 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.036 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.036 is 4.005(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.977

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            SLE      Q        Out     0.218     0.218 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                            Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.A                                                            Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[1]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[2]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[3]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[4]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[5]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[6]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[7]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[8]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[9]                                                 Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[10]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[11]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[12]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[13]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[14]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[15]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[16]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[17]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[18]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[19]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[20]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[21]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[22]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[23]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[24]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[25]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[26]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[27]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[28]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[29]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[30]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[31]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[32]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.delay_sel[33]                                                Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
MIV_RV32IMA_L1_AHB_C0_0.TMS                                                                                                                     Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     B        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.088     36.859 r     -         
N_441_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.977 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.977 is 3.946(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SYS_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                           Starting                                     Arrival          
Instance                                                                                                                   Reference     Type     Pin     Net           Time        Slack
                                                                                                                           Clock                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode     SYS_CLK       SLE      Q       inp2[307]     0.218       6.556
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode                      SYS_CLK       SLE      Q       inp2[314]     0.218       6.596
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                         SYS_CLK       SLE      Q       inp1[457]     0.218       6.612
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.maybe_full                      SYS_CLK       SLE      Q       inp1[458]     0.218       6.677
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value                           SYS_CLK       SLE      Q       inp2[20]      0.218       6.710
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param      SYS_CLK       SLE      Q       inp2[308]     0.218       7.209
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1        SYS_CLK       SLE      Q       inp1[455]     0.218       7.333
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full     SYS_CLK       SLE      Q       inp1[456]     0.218       7.406
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value          SYS_CLK       SLE      Q       inp2[18]      0.218       7.430
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_434[4]          SYS_CLK       SLE      Q       _T_434[4]     0.218       7.477
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                           Starting                                                                                    Required          
Instance                                                                                   Reference     Type        Pin            Net                                                Time         Slack
                                                                                           Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[5]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[0]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[6]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[1]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[7]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[2]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[8]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[3]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[9]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[4]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[10]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[5]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[11]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[6]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[12]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[7]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     B_ADDR[13]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[8]     19.303       6.556
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0     SYS_CLK       RAM1K20     B_ADDR[5]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[0]     19.303       6.556
=========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.697
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         19.303

    - Propagation time:                      12.747
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.556

    Number of logic level(s):                14
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode / Q
    Ending point:                            PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 / B_ADDR[5]
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            System [rising] on pin B_CLK

Instance / Net                                                                                                                         Pin           Pin               Arrival      No. of    
Name                                                                                                                       Type        Name          Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode     SLE         Q             Out     0.218     0.218 r      -         
inp2[307]                                                                                                                  Net         -             -       0.948     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.G_3024                                                     CFG2        A             In      -         1.166 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.G_3024                                                     CFG2        Y             Out     0.051     1.217 r      -         
N_9545                                                                                                                     Net         -             -       0.674     -            12        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m2_e                                        CFG3        C             In      -         1.891 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m2_e                                        CFG3        Y             Out     0.148     2.039 r      -         
_T_222                                                                                                                     Net         -             -       0.547     -            3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m5_0_a2_0_0                                 CFG3        C             In      -         2.586 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m5_0_a2_0_0                                 CFG3        Y             Out     0.132     2.718 f      -         
auto_m5_0_a2_0_0                                                                                                           Net         -             -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m6                                          CFG4        D             In      -         2.836 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus.auto_m6                                          CFG4        Y             Out     0.192     3.028 f      -         
_T_518_1_3                                                                                                                 Net         -             -       1.014     -            86        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[66]         CFG4        C             In      -         4.042 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_574[66]         CFG4        Y             Out     0.145     4.188 f      -         
TLFilter_auto_out_a_bits_address[30]                                                                                       Net         -             -       0.686     -            13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.auto_in_a_ready_u_RNIQ28G9                            CFG4        B             In      -         4.873 f      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.auto_in_a_ready_u_RNIQ28G9                            CFG4        Y             Out     0.084     4.957 r      -         
_m2_0_a2_1                                                                                                                 Net         -             -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.auto_in_a_ready_u_RNITHUMJ                            CFG4        B             In      -         5.075 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.auto_in_a_ready_u_RNITHUMJ                            CFG4        Y             Out     0.083     5.158 r      -         
_T_244                                                                                                                     Net         -             -       0.650     -            10        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._GEN_39_u                                             CFG4        C             In      -         5.808 r      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._GEN_39_u                                             CFG4        Y             Out     0.148     5.956 r      -         
AHB_MST_MEM_HTRANS[1]                                                                                                      Net         -             -       0.637     -            9         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_1.SADDRSELInt12_0                                                       CFG4        C             In      -         6.593 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_1.SADDRSELInt12_0                                                       CFG4        Y             Out     0.148     6.740 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_1.SADDRSELInt12                                                         Net         -             -       0.579     -            5         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_1.SADDRSEL[8]                                                           CFG4        C             In      -         7.320 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_1.SADDRSEL[8]                                                           CFG4        Y             Out     0.148     7.468 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.MADDRSEL[1]                                              Net         -             -       0.594     -            7         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.un1_MASTERADDRINPROG_1_sqmuxa                            CFG4        D             In      -         8.062 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.un1_MASTERADDRINPROG_1_sqmuxa                            CFG4        Y             Out     0.168     8.229 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.un1_MASTERADDRINPROG_1_sqmuxa_i_0                        Net         -             -       0.118     -            1         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.MASTERADDRINPROG_iv_i[1]                                 CFG3        C             In      -         8.348 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.MASTERADDRINPROG_iv_i[1]                                 CFG3        Y             Out     0.148     8.495 r      -         
N_3127                                                                                                                     Net         -             -       0.817     -            28        
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.HWRITE                                                                 CFG4        C             In      -         9.312 r      -         
CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.HWRITE                                                                 CFG4        Y             Out     0.148     9.460 r      -         
PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HWRITE                             Net         -             -       0.781     -            23        
PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2]                  CFG3        B             In      -         10.241 r     -         
PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbsram_addr_t[2]                  CFG3        Y             Out     0.088     10.329 f     -         
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.W_ADDR[0]                                                                             Net         -             -       2.418     -            128       
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                     RAM1K20     B_ADDR[5]     In      -         12.747 f     -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 13.444 is 2.745(20.4%) logic and 10.699(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                                                                                 Arrival            
Instance                                                                                    Reference     Type        Pin            Net                                                             Time        Slack  
                                                                                            Clock                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst       System        UJTAG       URSTB          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB          0.000       -28.755
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst       System        UJTAG       UTDI           inp[23]                                                         0.000       -27.616
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[0]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[0\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[1]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[1\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[2]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[2\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[3]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[3\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[5]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[5\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[7]      PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[7\]      2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[10]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[10\]     2.241       12.600 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     System        RAM1K20     B_DOUT[14]     PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.\\R_DATA_TEMPR63\[14\]     2.241       12.600 
========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                           Starting                                              Required            
Instance                                                                                                                                                   Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                           Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.755
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      D       nextState_1_iv[2]      10.000       -27.616
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      D       N_445_i                10.000       -27.552
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      D       N_442_i                10.000       -27.552
=====================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.735
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.755

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB                                                                                                     Net       -         -       0.948     -            2         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      A         In      -         0.948 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      Y         Out     0.047     0.995 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         1.943 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.046 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         2.994 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.096 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.044 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.147 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.095 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.198 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.146 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.248 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.197 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.299 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.247 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.350 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.298 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.401 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.451 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.399 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.502 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.553 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.603 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.551 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.654 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.705 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.756 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.703 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.806 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.754 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.857 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     19.908 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.958 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         21.906 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.009 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         22.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.060 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.110 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.058 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.161 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.109 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.212 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.160 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.262 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.210 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.313 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.261 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.364 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.312 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.415 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.363 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.465 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.413 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.516 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.464 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.567 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.515 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.617 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.565 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.668 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.616 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.719 r     -         
inp[1]                                                                                                                                                     Net       -         -       0.948     -            2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         37.667 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     37.713 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     SLE       ALn       In      -         38.735 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.755 is 3.605(9.3%) logic and 35.150(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.735
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.755

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB                                                                                                     Net       -         -       0.948     -            2         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      A         In      -         0.948 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      Y         Out     0.047     0.995 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         1.943 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.046 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         2.994 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.096 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.044 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.147 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.095 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.198 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.146 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.248 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.197 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.299 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.247 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.350 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.298 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.401 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.451 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.399 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.502 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.553 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.603 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.551 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.654 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.705 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.756 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.703 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.806 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.754 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.857 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     19.908 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.958 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         21.906 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.009 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         22.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.060 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.110 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.058 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.161 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.109 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.212 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.160 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.262 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.210 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.313 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.261 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.364 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.312 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.415 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.363 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.465 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.413 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.516 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.464 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.567 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.515 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.617 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.565 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.668 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.616 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.719 r     -         
inp[1]                                                                                                                                                     Net       -         -       0.948     -            2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         37.667 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     37.713 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     SLE       ALn       In      -         38.735 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.755 is 3.605(9.3%) logic and 35.150(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.735
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.755

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB                                                                                                     Net       -         -       0.948     -            2         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      A         In      -         0.948 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                                            CFG1      Y         Out     0.047     0.995 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         1.943 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.046 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         2.994 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.096 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.044 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.147 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.095 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.198 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.146 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.248 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.197 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.299 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.247 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.350 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.298 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.401 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.451 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.399 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.502 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.553 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.603 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.551 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.654 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.705 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.756 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.703 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.806 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.754 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.857 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     19.908 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.958 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         21.906 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.009 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         22.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.060 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.110 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.058 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.161 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.109 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.212 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.160 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.262 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.210 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.313 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.261 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.364 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.312 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.415 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.363 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.465 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.413 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.516 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.464 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.567 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.515 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.617 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.565 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.668 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                             Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.616 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.719 r     -         
inp[1]                                                                                                                                                     Net       -         -       0.948     -            2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         37.667 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     37.713 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     SLE       ALn       In      -         38.735 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.755 is 3.605(9.3%) logic and 35.150(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.735
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.755

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB                                                                                      Net       -         -       0.948     -            2         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                             CFG1      A         In      -         0.948 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                             CFG1      Y         Out     0.047     0.995 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         1.943 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.046 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         2.994 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.096 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.044 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.147 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.095 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.198 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.146 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.248 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.197 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.299 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.247 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.350 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.298 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.401 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.451 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.399 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.502 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.553 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.603 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.551 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.654 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.705 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.756 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.703 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.806 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.754 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.857 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     19.908 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.958 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         21.906 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.009 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         22.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.060 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.110 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.058 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.161 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.109 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.212 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.160 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.262 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.210 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.313 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.261 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.364 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.312 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.415 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.363 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.465 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.413 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.516 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.464 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.567 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.515 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.617 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.565 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.668 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.616 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.719 r     -         
inp[1]                                                                                                                                      Net       -         -       0.948     -            2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         37.667 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     37.713 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     SLE       ALn       In      -         38.735 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.755 is 3.605(9.3%) logic and 35.150(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.735
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.755

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB                                                                                      Net       -         -       0.948     -            2         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                             CFG1      A         In      -         0.948 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i_0                                                                             CFG1      Y         Out     0.047     0.995 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iURSTB_data_i                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         1.943 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.046 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         2.994 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.096 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.044 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.147 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.095 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.198 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.146 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.248 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.197 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.299 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.247 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.350 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.298 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.401 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.451 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.399 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.502 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.553 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.603 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.551 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.654 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.705 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.756 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.703 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.806 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.754 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.857 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     19.908 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.958 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         21.906 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.009 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         22.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.060 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.110 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.058 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.161 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.109 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.212 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.160 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.262 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.210 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.313 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.261 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.364 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.312 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.415 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.363 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.465 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.413 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.516 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.464 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.567 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.515 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.617 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.565 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.668 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.616 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.719 r     -         
inp[1]                                                                                                                                      Net       -         -       0.948     -            2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         37.667 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     37.713 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       ALn       In      -         38.735 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.755 is 3.605(9.3%) logic and 35.150(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\cpprop

Summary of Compile Points :
*************************** 
Name                                                       Status     Reason     
---------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32     Mapped     No database
=================================================================================

Process took 0h:00m:48s realtime, 0h:00m:47s cputime
# Thu May 25 13:15:11 2023

###########################################################]
