
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .text         0000e588  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000438  08016588  08016588  00026588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080169c0  080169c0  00030ed0  2**0
                  CONTENTS
  5 .ARM          00000008  080169c0  080169c0  000269c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080169c8  080169c8  00030ed0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080169c8  080169c8  000269c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080169cc  080169cc  000269cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000ed0  20000000  080169d0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00015780  20000ed0  080178a0  00030ed0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20016650  080178a0  00036650  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030ed0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145ac  00000000  00000000  00030f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002cce  00000000  00000000  000454ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001458  00000000  00000000  00048180  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001300  00000000  00000000  000495d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00021b3e  00000000  00000000  0004a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000ef7f  00000000  00000000  0006c416  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000c8577  00000000  00000000  0007b395  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0014390c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000634c  00000000  00000000  00143988  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000ed0 	.word	0x20000ed0
 800801c:	00000000 	.word	0x00000000
 8008020:	08016570 	.word	0x08016570

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000ed4 	.word	0x20000ed4
 800803c:	08016570 	.word	0x08016570

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <Side_Wall_Control>:

float R_velocity, L_velocity;
float Target_R_velo, Target_L_velo;

//
void Side_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8008db8:	b590      	push	{r4, r7, lr}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	ed87 0a05 	vstr	s0, [r7, #20]
 8008dc2:	edc7 0a04 	vstr	s1, [r7, #16]
 8008dc6:	ed87 1a03 	vstr	s2, [r7, #12]
 8008dca:	edc7 1a02 	vstr	s3, [r7, #8]
 8008dce:	ed87 2a01 	vstr	s4, [r7, #4]
 8008dd2:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 8008dd6:	4b54      	ldr	r3, [pc, #336]	; (8008f28 <Side_Wall_Control+0x170>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10f      	bne.n	8008dfe <Side_Wall_Control+0x46>
		e=0;
 8008dde:	4b53      	ldr	r3, [pc, #332]	; (8008f2c <Side_Wall_Control+0x174>)
 8008de0:	f04f 0200 	mov.w	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]
		ei =0;
 8008de6:	4b52      	ldr	r3, [pc, #328]	; (8008f30 <Side_Wall_Control+0x178>)
 8008de8:	f04f 0200 	mov.w	r2, #0
 8008dec:	601a      	str	r2, [r3, #0]
		ed = 0;
 8008dee:	4b51      	ldr	r3, [pc, #324]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008df0:	f04f 0200 	mov.w	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008df6:	4b50      	ldr	r3, [pc, #320]	; (8008f38 <Side_Wall_Control+0x180>)
 8008df8:	f04f 0200 	mov.w	r2, #0
 8008dfc:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008dfe:	4b4a      	ldr	r3, [pc, #296]	; (8008f28 <Side_Wall_Control+0x170>)
 8008e00:	2201      	movs	r2, #1
 8008e02:	701a      	strb	r2, [r3, #0]
	e =  40 + target - now;//r - l
 8008e04:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e08:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8008f3c <Side_Wall_Control+0x184>
 8008e0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e10:	edd7 7a04 	vldr	s15, [r7, #16]
 8008e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e18:	4b44      	ldr	r3, [pc, #272]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e1a:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 8008e1e:	4b43      	ldr	r3, [pc, #268]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e20:	ed93 7a00 	vldr	s14, [r3]
 8008e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e2c:	4b40      	ldr	r3, [pc, #256]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e2e:	edd3 7a00 	vldr	s15, [r3]
 8008e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e36:	4b3e      	ldr	r3, [pc, #248]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e38:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008e3c:	4b3b      	ldr	r3, [pc, #236]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e3e:	ed93 7a00 	vldr	s14, [r3]
 8008e42:	4b3d      	ldr	r3, [pc, #244]	; (8008f38 <Side_Wall_Control+0x180>)
 8008e44:	edd3 7a00 	vldr	s15, [r3]
 8008e48:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008e4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e54:	4b37      	ldr	r3, [pc, #220]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008e56:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 8008e5a:	4b34      	ldr	r3, [pc, #208]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a36      	ldr	r2, [pc, #216]	; (8008f38 <Side_Wall_Control+0x180>)
 8008e60:	6013      	str	r3, [r2, #0]

	R_wall =  (int16_t)round(KP*e + KI*ei + KD*ed);
 8008e62:	4b32      	ldr	r3, [pc, #200]	; (8008f2c <Side_Wall_Control+0x174>)
 8008e64:	ed93 7a00 	vldr	s14, [r3]
 8008e68:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e70:	4b2f      	ldr	r3, [pc, #188]	; (8008f30 <Side_Wall_Control+0x178>)
 8008e72:	edd3 6a00 	vldr	s13, [r3]
 8008e76:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e82:	4b2c      	ldr	r3, [pc, #176]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008e84:	edd3 6a00 	vldr	s13, [r3]
 8008e88:	edd7 7a00 	vldr	s15, [r7]
 8008e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e94:	ee17 0a90 	vmov	r0, s15
 8008e98:	f7ff fa8e 	bl	80083b8 <__aeabi_f2d>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	460c      	mov	r4, r1
 8008ea0:	ec44 3b10 	vmov	d0, r3, r4
 8008ea4:	f00a ff5a 	bl	8013d5c <round>
 8008ea8:	ec54 3b10 	vmov	r3, r4, d0
 8008eac:	4618      	mov	r0, r3
 8008eae:	4621      	mov	r1, r4
 8008eb0:	f7ff fd8a 	bl	80089c8 <__aeabi_d2iz>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	b21a      	sxth	r2, r3
 8008eb8:	4b21      	ldr	r3, [pc, #132]	; (8008f40 <Side_Wall_Control+0x188>)
 8008eba:	801a      	strh	r2, [r3, #0]
	L_wall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8008ebc:	4b1b      	ldr	r3, [pc, #108]	; (8008f2c <Side_Wall_Control+0x174>)
 8008ebe:	ed93 7a00 	vldr	s14, [r3]
 8008ec2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008ec6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008eca:	4b19      	ldr	r3, [pc, #100]	; (8008f30 <Side_Wall_Control+0x178>)
 8008ecc:	edd3 6a00 	vldr	s13, [r3]
 8008ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008edc:	4b15      	ldr	r3, [pc, #84]	; (8008f34 <Side_Wall_Control+0x17c>)
 8008ede:	edd3 6a00 	vldr	s13, [r3]
 8008ee2:	edd7 7a00 	vldr	s15, [r7]
 8008ee6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008eea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eee:	ee17 0a90 	vmov	r0, s15
 8008ef2:	f7ff fa61 	bl	80083b8 <__aeabi_f2d>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	460c      	mov	r4, r1
 8008efa:	ec44 3b10 	vmov	d0, r3, r4
 8008efe:	f00a ff2d 	bl	8013d5c <round>
 8008f02:	ec54 3b10 	vmov	r3, r4, d0
 8008f06:	4618      	mov	r0, r3
 8008f08:	4621      	mov	r1, r4
 8008f0a:	f7ff fd5d 	bl	80089c8 <__aeabi_d2iz>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	b21b      	sxth	r3, r3
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	425b      	negs	r3, r3
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	b21a      	sxth	r2, r3
 8008f1a:	4b0a      	ldr	r3, [pc, #40]	; (8008f44 <Side_Wall_Control+0x18c>)
 8008f1c:	801a      	strh	r2, [r3, #0]

}
 8008f1e:	bf00      	nop
 8008f20:	371c      	adds	r7, #28
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd90      	pop	{r4, r7, pc}
 8008f26:	bf00      	nop
 8008f28:	20000eec 	.word	0x20000eec
 8008f2c:	20000ef0 	.word	0x20000ef0
 8008f30:	20000ef4 	.word	0x20000ef4
 8008f34:	20000ef8 	.word	0x20000ef8
 8008f38:	20000efc 	.word	0x20000efc
 8008f3c:	42200000 	.word	0x42200000
 8008f40:	2000503e 	.word	0x2000503e
 8008f44:	20005050 	.word	0x20005050

08008f48 <Left_Wall_Control>:

void Left_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b087      	sub	sp, #28
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	ed87 0a05 	vstr	s0, [r7, #20]
 8008f52:	edc7 0a04 	vstr	s1, [r7, #16]
 8008f56:	ed87 1a03 	vstr	s2, [r7, #12]
 8008f5a:	edc7 1a02 	vstr	s3, [r7, #8]
 8008f5e:	ed87 2a01 	vstr	s4, [r7, #4]
 8008f62:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 8008f66:	4b59      	ldr	r3, [pc, #356]	; (80090cc <Left_Wall_Control+0x184>)
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10f      	bne.n	8008f8e <Left_Wall_Control+0x46>
		e=0;
 8008f6e:	4b58      	ldr	r3, [pc, #352]	; (80090d0 <Left_Wall_Control+0x188>)
 8008f70:	f04f 0200 	mov.w	r2, #0
 8008f74:	601a      	str	r2, [r3, #0]
		ei =0;
 8008f76:	4b57      	ldr	r3, [pc, #348]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008f78:	f04f 0200 	mov.w	r2, #0
 8008f7c:	601a      	str	r2, [r3, #0]
		ed = 0;
 8008f7e:	4b56      	ldr	r3, [pc, #344]	; (80090d8 <Left_Wall_Control+0x190>)
 8008f80:	f04f 0200 	mov.w	r2, #0
 8008f84:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8008f86:	4b55      	ldr	r3, [pc, #340]	; (80090dc <Left_Wall_Control+0x194>)
 8008f88:	f04f 0200 	mov.w	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8008f8e:	4b4f      	ldr	r3, [pc, #316]	; (80090cc <Left_Wall_Control+0x184>)
 8008f90:	2201      	movs	r2, #1
 8008f92:	701a      	strb	r2, [r3, #0]
	e = 1.2*(target - now);
 8008f94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8008f9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fa0:	ee17 0a90 	vmov	r0, s15
 8008fa4:	f7ff fa08 	bl	80083b8 <__aeabi_f2d>
 8008fa8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8008fac:	4b4c      	ldr	r3, [pc, #304]	; (80090e0 <Left_Wall_Control+0x198>)
 8008fae:	f7ff fa5b 	bl	8008468 <__aeabi_dmul>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	460c      	mov	r4, r1
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	4621      	mov	r1, r4
 8008fba:	f7ff fd2d 	bl	8008a18 <__aeabi_d2f>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	4b43      	ldr	r3, [pc, #268]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fc2:	601a      	str	r2, [r3, #0]
	ei += e * T;
 8008fc4:	4b42      	ldr	r3, [pc, #264]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fc6:	ed93 7a00 	vldr	s14, [r3]
 8008fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8008fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008fd2:	4b40      	ldr	r3, [pc, #256]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008fd4:	edd3 7a00 	vldr	s15, [r3]
 8008fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fdc:	4b3d      	ldr	r3, [pc, #244]	; (80090d4 <Left_Wall_Control+0x18c>)
 8008fde:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8008fe2:	4b3b      	ldr	r3, [pc, #236]	; (80090d0 <Left_Wall_Control+0x188>)
 8008fe4:	ed93 7a00 	vldr	s14, [r3]
 8008fe8:	4b3c      	ldr	r3, [pc, #240]	; (80090dc <Left_Wall_Control+0x194>)
 8008fea:	edd3 7a00 	vldr	s15, [r3]
 8008fee:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008ff2:	ed97 7a03 	vldr	s14, [r7, #12]
 8008ff6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ffa:	4b37      	ldr	r3, [pc, #220]	; (80090d8 <Left_Wall_Control+0x190>)
 8008ffc:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 8009000:	4b33      	ldr	r3, [pc, #204]	; (80090d0 <Left_Wall_Control+0x188>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a35      	ldr	r2, [pc, #212]	; (80090dc <Left_Wall_Control+0x194>)
 8009006:	6013      	str	r3, [r2, #0]
	L_leftwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8009008:	4b31      	ldr	r3, [pc, #196]	; (80090d0 <Left_Wall_Control+0x188>)
 800900a:	ed93 7a00 	vldr	s14, [r3]
 800900e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009012:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009016:	4b2f      	ldr	r3, [pc, #188]	; (80090d4 <Left_Wall_Control+0x18c>)
 8009018:	edd3 6a00 	vldr	s13, [r3]
 800901c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009028:	4b2b      	ldr	r3, [pc, #172]	; (80090d8 <Left_Wall_Control+0x190>)
 800902a:	edd3 6a00 	vldr	s13, [r3]
 800902e:	edd7 7a00 	vldr	s15, [r7]
 8009032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800903a:	ee17 0a90 	vmov	r0, s15
 800903e:	f7ff f9bb 	bl	80083b8 <__aeabi_f2d>
 8009042:	4603      	mov	r3, r0
 8009044:	460c      	mov	r4, r1
 8009046:	ec44 3b10 	vmov	d0, r3, r4
 800904a:	f00a fe87 	bl	8013d5c <round>
 800904e:	ec54 3b10 	vmov	r3, r4, d0
 8009052:	4618      	mov	r0, r3
 8009054:	4621      	mov	r1, r4
 8009056:	f7ff fcb7 	bl	80089c8 <__aeabi_d2iz>
 800905a:	4603      	mov	r3, r0
 800905c:	b21b      	sxth	r3, r3
 800905e:	b29b      	uxth	r3, r3
 8009060:	425b      	negs	r3, r3
 8009062:	b29b      	uxth	r3, r3
 8009064:	b21a      	sxth	r2, r3
 8009066:	4b1f      	ldr	r3, [pc, #124]	; (80090e4 <Left_Wall_Control+0x19c>)
 8009068:	801a      	strh	r2, [r3, #0]
	R_leftwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 800906a:	4b19      	ldr	r3, [pc, #100]	; (80090d0 <Left_Wall_Control+0x188>)
 800906c:	ed93 7a00 	vldr	s14, [r3]
 8009070:	edd7 7a02 	vldr	s15, [r7, #8]
 8009074:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009078:	4b16      	ldr	r3, [pc, #88]	; (80090d4 <Left_Wall_Control+0x18c>)
 800907a:	edd3 6a00 	vldr	s13, [r3]
 800907e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009082:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009086:	ee37 7a27 	vadd.f32	s14, s14, s15
 800908a:	4b13      	ldr	r3, [pc, #76]	; (80090d8 <Left_Wall_Control+0x190>)
 800908c:	edd3 6a00 	vldr	s13, [r3]
 8009090:	edd7 7a00 	vldr	s15, [r7]
 8009094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800909c:	ee17 0a90 	vmov	r0, s15
 80090a0:	f7ff f98a 	bl	80083b8 <__aeabi_f2d>
 80090a4:	4603      	mov	r3, r0
 80090a6:	460c      	mov	r4, r1
 80090a8:	ec44 3b10 	vmov	d0, r3, r4
 80090ac:	f00a fe56 	bl	8013d5c <round>
 80090b0:	ec54 3b10 	vmov	r3, r4, d0
 80090b4:	4618      	mov	r0, r3
 80090b6:	4621      	mov	r1, r4
 80090b8:	f7ff fc86 	bl	80089c8 <__aeabi_d2iz>
 80090bc:	4603      	mov	r3, r0
 80090be:	b21a      	sxth	r2, r3
 80090c0:	4b09      	ldr	r3, [pc, #36]	; (80090e8 <Left_Wall_Control+0x1a0>)
 80090c2:	801a      	strh	r2, [r3, #0]
}
 80090c4:	bf00      	nop
 80090c6:	371c      	adds	r7, #28
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd90      	pop	{r4, r7, pc}
 80090cc:	20000eec 	.word	0x20000eec
 80090d0:	20000f00 	.word	0x20000f00
 80090d4:	20000f04 	.word	0x20000f04
 80090d8:	20000f08 	.word	0x20000f08
 80090dc:	20000f0c 	.word	0x20000f0c
 80090e0:	3ff33333 	.word	0x3ff33333
 80090e4:	2000503a 	.word	0x2000503a
 80090e8:	2000505c 	.word	0x2000505c

080090ec <Right_Wall_Control>:

void Right_Wall_Control(float target, float now,float T, float KP, float KI, float KD){
 80090ec:	b590      	push	{r4, r7, lr}
 80090ee:	b087      	sub	sp, #28
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	ed87 0a05 	vstr	s0, [r7, #20]
 80090f6:	edc7 0a04 	vstr	s1, [r7, #16]
 80090fa:	ed87 1a03 	vstr	s2, [r7, #12]
 80090fe:	edc7 1a02 	vstr	s3, [r7, #8]
 8009102:	ed87 2a01 	vstr	s4, [r7, #4]
 8009106:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;
	if(error_reset == 0){
 800910a:	4b59      	ldr	r3, [pc, #356]	; (8009270 <Right_Wall_Control+0x184>)
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10f      	bne.n	8009132 <Right_Wall_Control+0x46>
		e=0;
 8009112:	4b58      	ldr	r3, [pc, #352]	; (8009274 <Right_Wall_Control+0x188>)
 8009114:	f04f 0200 	mov.w	r2, #0
 8009118:	601a      	str	r2, [r3, #0]
		ei =0;
 800911a:	4b57      	ldr	r3, [pc, #348]	; (8009278 <Right_Wall_Control+0x18c>)
 800911c:	f04f 0200 	mov.w	r2, #0
 8009120:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009122:	4b56      	ldr	r3, [pc, #344]	; (800927c <Right_Wall_Control+0x190>)
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800912a:	4b55      	ldr	r3, [pc, #340]	; (8009280 <Right_Wall_Control+0x194>)
 800912c:	f04f 0200 	mov.w	r2, #0
 8009130:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009132:	4b4f      	ldr	r3, [pc, #316]	; (8009270 <Right_Wall_Control+0x184>)
 8009134:	2201      	movs	r2, #1
 8009136:	701a      	strb	r2, [r3, #0]
	e = 1.2*(target - now);
 8009138:	ed97 7a05 	vldr	s14, [r7, #20]
 800913c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009144:	ee17 0a90 	vmov	r0, s15
 8009148:	f7ff f936 	bl	80083b8 <__aeabi_f2d>
 800914c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8009150:	4b4c      	ldr	r3, [pc, #304]	; (8009284 <Right_Wall_Control+0x198>)
 8009152:	f7ff f989 	bl	8008468 <__aeabi_dmul>
 8009156:	4603      	mov	r3, r0
 8009158:	460c      	mov	r4, r1
 800915a:	4618      	mov	r0, r3
 800915c:	4621      	mov	r1, r4
 800915e:	f7ff fc5b 	bl	8008a18 <__aeabi_d2f>
 8009162:	4602      	mov	r2, r0
 8009164:	4b43      	ldr	r3, [pc, #268]	; (8009274 <Right_Wall_Control+0x188>)
 8009166:	601a      	str	r2, [r3, #0]
	ei += e * T;
 8009168:	4b42      	ldr	r3, [pc, #264]	; (8009274 <Right_Wall_Control+0x188>)
 800916a:	ed93 7a00 	vldr	s14, [r3]
 800916e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009176:	4b40      	ldr	r3, [pc, #256]	; (8009278 <Right_Wall_Control+0x18c>)
 8009178:	edd3 7a00 	vldr	s15, [r3]
 800917c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009180:	4b3d      	ldr	r3, [pc, #244]	; (8009278 <Right_Wall_Control+0x18c>)
 8009182:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 8009186:	4b3b      	ldr	r3, [pc, #236]	; (8009274 <Right_Wall_Control+0x188>)
 8009188:	ed93 7a00 	vldr	s14, [r3]
 800918c:	4b3c      	ldr	r3, [pc, #240]	; (8009280 <Right_Wall_Control+0x194>)
 800918e:	edd3 7a00 	vldr	s15, [r3]
 8009192:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009196:	ed97 7a03 	vldr	s14, [r7, #12]
 800919a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800919e:	4b37      	ldr	r3, [pc, #220]	; (800927c <Right_Wall_Control+0x190>)
 80091a0:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80091a4:	4b33      	ldr	r3, [pc, #204]	; (8009274 <Right_Wall_Control+0x188>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a35      	ldr	r2, [pc, #212]	; (8009280 <Right_Wall_Control+0x194>)
 80091aa:	6013      	str	r3, [r2, #0]
	L_rightwall = (int16_t)round(KP*e + KI*ei + KD*ed);
 80091ac:	4b31      	ldr	r3, [pc, #196]	; (8009274 <Right_Wall_Control+0x188>)
 80091ae:	ed93 7a00 	vldr	s14, [r3]
 80091b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80091b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80091ba:	4b2f      	ldr	r3, [pc, #188]	; (8009278 <Right_Wall_Control+0x18c>)
 80091bc:	edd3 6a00 	vldr	s13, [r3]
 80091c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80091c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80091cc:	4b2b      	ldr	r3, [pc, #172]	; (800927c <Right_Wall_Control+0x190>)
 80091ce:	edd3 6a00 	vldr	s13, [r3]
 80091d2:	edd7 7a00 	vldr	s15, [r7]
 80091d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80091da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091de:	ee17 0a90 	vmov	r0, s15
 80091e2:	f7ff f8e9 	bl	80083b8 <__aeabi_f2d>
 80091e6:	4603      	mov	r3, r0
 80091e8:	460c      	mov	r4, r1
 80091ea:	ec44 3b10 	vmov	d0, r3, r4
 80091ee:	f00a fdb5 	bl	8013d5c <round>
 80091f2:	ec54 3b10 	vmov	r3, r4, d0
 80091f6:	4618      	mov	r0, r3
 80091f8:	4621      	mov	r1, r4
 80091fa:	f7ff fbe5 	bl	80089c8 <__aeabi_d2iz>
 80091fe:	4603      	mov	r3, r0
 8009200:	b21a      	sxth	r2, r3
 8009202:	4b21      	ldr	r3, [pc, #132]	; (8009288 <Right_Wall_Control+0x19c>)
 8009204:	801a      	strh	r2, [r3, #0]
	R_rightwall = -(int16_t)round(KP*e + KI*ei + KD*ed);
 8009206:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <Right_Wall_Control+0x188>)
 8009208:	ed93 7a00 	vldr	s14, [r3]
 800920c:	edd7 7a02 	vldr	s15, [r7, #8]
 8009210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009214:	4b18      	ldr	r3, [pc, #96]	; (8009278 <Right_Wall_Control+0x18c>)
 8009216:	edd3 6a00 	vldr	s13, [r3]
 800921a:	edd7 7a01 	vldr	s15, [r7, #4]
 800921e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009222:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009226:	4b15      	ldr	r3, [pc, #84]	; (800927c <Right_Wall_Control+0x190>)
 8009228:	edd3 6a00 	vldr	s13, [r3]
 800922c:	edd7 7a00 	vldr	s15, [r7]
 8009230:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009238:	ee17 0a90 	vmov	r0, s15
 800923c:	f7ff f8bc 	bl	80083b8 <__aeabi_f2d>
 8009240:	4603      	mov	r3, r0
 8009242:	460c      	mov	r4, r1
 8009244:	ec44 3b10 	vmov	d0, r3, r4
 8009248:	f00a fd88 	bl	8013d5c <round>
 800924c:	ec54 3b10 	vmov	r3, r4, d0
 8009250:	4618      	mov	r0, r3
 8009252:	4621      	mov	r1, r4
 8009254:	f7ff fbb8 	bl	80089c8 <__aeabi_d2iz>
 8009258:	4603      	mov	r3, r0
 800925a:	b21b      	sxth	r3, r3
 800925c:	b29b      	uxth	r3, r3
 800925e:	425b      	negs	r3, r3
 8009260:	b29b      	uxth	r3, r3
 8009262:	b21a      	sxth	r2, r3
 8009264:	4b09      	ldr	r3, [pc, #36]	; (800928c <Right_Wall_Control+0x1a0>)
 8009266:	801a      	strh	r2, [r3, #0]
}
 8009268:	bf00      	nop
 800926a:	371c      	adds	r7, #28
 800926c:	46bd      	mov	sp, r7
 800926e:	bd90      	pop	{r4, r7, pc}
 8009270:	20000eec 	.word	0x20000eec
 8009274:	20000f10 	.word	0x20000f10
 8009278:	20000f14 	.word	0x20000f14
 800927c:	20000f18 	.word	0x20000f18
 8009280:	20000f1c 	.word	0x20000f1c
 8009284:	3ff33333 	.word	0x3ff33333
 8009288:	2000502c 	.word	0x2000502c
 800928c:	20005044 	.word	0x20005044

08009290 <Velocity_Control>:

//
void Velocity_Control(float target, float now, float T, float KP, float KI, float KD){ //TIM3,4
 8009290:	b590      	push	{r4, r7, lr}
 8009292:	b087      	sub	sp, #28
 8009294:	af00      	add	r7, sp, #0
 8009296:	ed87 0a05 	vstr	s0, [r7, #20]
 800929a:	edc7 0a04 	vstr	s1, [r7, #16]
 800929e:	ed87 1a03 	vstr	s2, [r7, #12]
 80092a2:	edc7 1a02 	vstr	s3, [r7, #8]
 80092a6:	ed87 2a01 	vstr	s4, [r7, #4]
 80092aa:	edc7 2a00 	vstr	s5, [r7]

	static float e=0, ei=0, ed=0, e0=0;

	if(error_reset == 0){
 80092ae:	4b50      	ldr	r3, [pc, #320]	; (80093f0 <Velocity_Control+0x160>)
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d10f      	bne.n	80092d6 <Velocity_Control+0x46>
		e=0;
 80092b6:	4b4f      	ldr	r3, [pc, #316]	; (80093f4 <Velocity_Control+0x164>)
 80092b8:	f04f 0200 	mov.w	r2, #0
 80092bc:	601a      	str	r2, [r3, #0]
		ei =0;
 80092be:	4b4e      	ldr	r3, [pc, #312]	; (80093f8 <Velocity_Control+0x168>)
 80092c0:	f04f 0200 	mov.w	r2, #0
 80092c4:	601a      	str	r2, [r3, #0]
		ed = 0;
 80092c6:	4b4d      	ldr	r3, [pc, #308]	; (80093fc <Velocity_Control+0x16c>)
 80092c8:	f04f 0200 	mov.w	r2, #0
 80092cc:	601a      	str	r2, [r3, #0]
		e0 = 0;
 80092ce:	4b4c      	ldr	r3, [pc, #304]	; (8009400 <Velocity_Control+0x170>)
 80092d0:	f04f 0200 	mov.w	r2, #0
 80092d4:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 80092d6:	4b46      	ldr	r3, [pc, #280]	; (80093f0 <Velocity_Control+0x160>)
 80092d8:	2201      	movs	r2, #1
 80092da:	701a      	strb	r2, [r3, #0]
	e = target - now;
 80092dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80092e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80092e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092e8:	4b42      	ldr	r3, [pc, #264]	; (80093f4 <Velocity_Control+0x164>)
 80092ea:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 80092ee:	4b41      	ldr	r3, [pc, #260]	; (80093f4 <Velocity_Control+0x164>)
 80092f0:	ed93 7a00 	vldr	s14, [r3]
 80092f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80092f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092fc:	4b3e      	ldr	r3, [pc, #248]	; (80093f8 <Velocity_Control+0x168>)
 80092fe:	edd3 7a00 	vldr	s15, [r3]
 8009302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009306:	4b3c      	ldr	r3, [pc, #240]	; (80093f8 <Velocity_Control+0x168>)
 8009308:	edc3 7a00 	vstr	s15, [r3]
	ed = (e- e0) / T;
 800930c:	4b39      	ldr	r3, [pc, #228]	; (80093f4 <Velocity_Control+0x164>)
 800930e:	ed93 7a00 	vldr	s14, [r3]
 8009312:	4b3b      	ldr	r3, [pc, #236]	; (8009400 <Velocity_Control+0x170>)
 8009314:	edd3 7a00 	vldr	s15, [r3]
 8009318:	ee77 6a67 	vsub.f32	s13, s14, s15
 800931c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009320:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009324:	4b35      	ldr	r3, [pc, #212]	; (80093fc <Velocity_Control+0x16c>)
 8009326:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 800932a:	4b32      	ldr	r3, [pc, #200]	; (80093f4 <Velocity_Control+0x164>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a34      	ldr	r2, [pc, #208]	; (8009400 <Velocity_Control+0x170>)
 8009330:	6013      	str	r3, [r2, #0]

    //o PIDPWM
	R_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 8009332:	4b30      	ldr	r3, [pc, #192]	; (80093f4 <Velocity_Control+0x164>)
 8009334:	ed93 7a00 	vldr	s14, [r3]
 8009338:	edd7 7a02 	vldr	s15, [r7, #8]
 800933c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009340:	4b2d      	ldr	r3, [pc, #180]	; (80093f8 <Velocity_Control+0x168>)
 8009342:	edd3 6a00 	vldr	s13, [r3]
 8009346:	edd7 7a01 	vldr	s15, [r7, #4]
 800934a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800934e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009352:	4b2a      	ldr	r3, [pc, #168]	; (80093fc <Velocity_Control+0x16c>)
 8009354:	edd3 6a00 	vldr	s13, [r3]
 8009358:	edd7 7a00 	vldr	s15, [r7]
 800935c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009364:	ee17 0a90 	vmov	r0, s15
 8009368:	f7ff f826 	bl	80083b8 <__aeabi_f2d>
 800936c:	4603      	mov	r3, r0
 800936e:	460c      	mov	r4, r1
 8009370:	ec44 3b10 	vmov	d0, r3, r4
 8009374:	f00a fcf2 	bl	8013d5c <round>
 8009378:	ec54 3b10 	vmov	r3, r4, d0
 800937c:	4618      	mov	r0, r3
 800937e:	4621      	mov	r1, r4
 8009380:	f7ff fb22 	bl	80089c8 <__aeabi_d2iz>
 8009384:	4603      	mov	r3, r0
 8009386:	b21a      	sxth	r2, r3
 8009388:	4b1e      	ldr	r3, [pc, #120]	; (8009404 <Velocity_Control+0x174>)
 800938a:	801a      	strh	r2, [r3, #0]
	L_v_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 800938c:	4b19      	ldr	r3, [pc, #100]	; (80093f4 <Velocity_Control+0x164>)
 800938e:	ed93 7a00 	vldr	s14, [r3]
 8009392:	edd7 7a02 	vldr	s15, [r7, #8]
 8009396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800939a:	4b17      	ldr	r3, [pc, #92]	; (80093f8 <Velocity_Control+0x168>)
 800939c:	edd3 6a00 	vldr	s13, [r3]
 80093a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80093a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80093ac:	4b13      	ldr	r3, [pc, #76]	; (80093fc <Velocity_Control+0x16c>)
 80093ae:	edd3 6a00 	vldr	s13, [r3]
 80093b2:	edd7 7a00 	vldr	s15, [r7]
 80093b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093be:	ee17 0a90 	vmov	r0, s15
 80093c2:	f7fe fff9 	bl	80083b8 <__aeabi_f2d>
 80093c6:	4603      	mov	r3, r0
 80093c8:	460c      	mov	r4, r1
 80093ca:	ec44 3b10 	vmov	d0, r3, r4
 80093ce:	f00a fcc5 	bl	8013d5c <round>
 80093d2:	ec54 3b10 	vmov	r3, r4, d0
 80093d6:	4618      	mov	r0, r3
 80093d8:	4621      	mov	r1, r4
 80093da:	f7ff faf5 	bl	80089c8 <__aeabi_d2iz>
 80093de:	4603      	mov	r3, r0
 80093e0:	b21a      	sxth	r2, r3
 80093e2:	4b09      	ldr	r3, [pc, #36]	; (8009408 <Velocity_Control+0x178>)
 80093e4:	801a      	strh	r2, [r3, #0]

	//o
}
 80093e6:	bf00      	nop
 80093e8:	371c      	adds	r7, #28
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd90      	pop	{r4, r7, pc}
 80093ee:	bf00      	nop
 80093f0:	20000eec 	.word	0x20000eec
 80093f4:	20000f20 	.word	0x20000f20
 80093f8:	20000f24 	.word	0x20000f24
 80093fc:	20000f28 	.word	0x20000f28
 8009400:	20000f2c 	.word	0x20000f2c
 8009404:	20005040 	.word	0x20005040
 8009408:	20005038 	.word	0x20005038

0800940c <Right_Velo_Control>:

void Right_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 800940c:	b590      	push	{r4, r7, lr}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	ed87 0a05 	vstr	s0, [r7, #20]
 8009416:	edc7 0a04 	vstr	s1, [r7, #16]
 800941a:	ed87 1a03 	vstr	s2, [r7, #12]
 800941e:	edc7 1a02 	vstr	s3, [r7, #8]
 8009422:	ed87 2a01 	vstr	s4, [r7, #4]
 8009426:	edc7 2a00 	vstr	s5, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 800942a:	4b39      	ldr	r3, [pc, #228]	; (8009510 <Right_Velo_Control+0x104>)
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d10f      	bne.n	8009452 <Right_Velo_Control+0x46>
		e=0;
 8009432:	4b38      	ldr	r3, [pc, #224]	; (8009514 <Right_Velo_Control+0x108>)
 8009434:	f04f 0200 	mov.w	r2, #0
 8009438:	601a      	str	r2, [r3, #0]
		ei =0;
 800943a:	4b37      	ldr	r3, [pc, #220]	; (8009518 <Right_Velo_Control+0x10c>)
 800943c:	f04f 0200 	mov.w	r2, #0
 8009440:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009442:	4b36      	ldr	r3, [pc, #216]	; (800951c <Right_Velo_Control+0x110>)
 8009444:	f04f 0200 	mov.w	r2, #0
 8009448:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800944a:	4b35      	ldr	r3, [pc, #212]	; (8009520 <Right_Velo_Control+0x114>)
 800944c:	f04f 0200 	mov.w	r2, #0
 8009450:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009452:	4b2f      	ldr	r3, [pc, #188]	; (8009510 <Right_Velo_Control+0x104>)
 8009454:	2201      	movs	r2, #1
 8009456:	701a      	strb	r2, [r3, #0]
	e = target - now;
 8009458:	ed97 7a05 	vldr	s14, [r7, #20]
 800945c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009464:	4b2b      	ldr	r3, [pc, #172]	; (8009514 <Right_Velo_Control+0x108>)
 8009466:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 800946a:	4b2a      	ldr	r3, [pc, #168]	; (8009514 <Right_Velo_Control+0x108>)
 800946c:	ed93 7a00 	vldr	s14, [r3]
 8009470:	edd7 7a03 	vldr	s15, [r7, #12]
 8009474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009478:	4b27      	ldr	r3, [pc, #156]	; (8009518 <Right_Velo_Control+0x10c>)
 800947a:	edd3 7a00 	vldr	s15, [r3]
 800947e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009482:	4b25      	ldr	r3, [pc, #148]	; (8009518 <Right_Velo_Control+0x10c>)
 8009484:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 8009488:	4b22      	ldr	r3, [pc, #136]	; (8009514 <Right_Velo_Control+0x108>)
 800948a:	ed93 7a00 	vldr	s14, [r3]
 800948e:	4b24      	ldr	r3, [pc, #144]	; (8009520 <Right_Velo_Control+0x114>)
 8009490:	edd3 7a00 	vldr	s15, [r3]
 8009494:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009498:	ed97 7a03 	vldr	s14, [r7, #12]
 800949c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094a0:	4b1e      	ldr	r3, [pc, #120]	; (800951c <Right_Velo_Control+0x110>)
 80094a2:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80094a6:	4b1b      	ldr	r3, [pc, #108]	; (8009514 <Right_Velo_Control+0x108>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a1d      	ldr	r2, [pc, #116]	; (8009520 <Right_Velo_Control+0x114>)
 80094ac:	6013      	str	r3, [r2, #0]

	R_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80094ae:	4b19      	ldr	r3, [pc, #100]	; (8009514 <Right_Velo_Control+0x108>)
 80094b0:	ed93 7a00 	vldr	s14, [r3]
 80094b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80094b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80094bc:	4b16      	ldr	r3, [pc, #88]	; (8009518 <Right_Velo_Control+0x10c>)
 80094be:	edd3 6a00 	vldr	s13, [r3]
 80094c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80094c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80094ce:	4b13      	ldr	r3, [pc, #76]	; (800951c <Right_Velo_Control+0x110>)
 80094d0:	edd3 6a00 	vldr	s13, [r3]
 80094d4:	edd7 7a00 	vldr	s15, [r7]
 80094d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80094dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094e0:	ee17 0a90 	vmov	r0, s15
 80094e4:	f7fe ff68 	bl	80083b8 <__aeabi_f2d>
 80094e8:	4603      	mov	r3, r0
 80094ea:	460c      	mov	r4, r1
 80094ec:	ec44 3b10 	vmov	d0, r3, r4
 80094f0:	f00a fc34 	bl	8013d5c <round>
 80094f4:	ec54 3b10 	vmov	r3, r4, d0
 80094f8:	4618      	mov	r0, r3
 80094fa:	4621      	mov	r1, r4
 80094fc:	f7ff fa64 	bl	80089c8 <__aeabi_d2iz>
 8009500:	4603      	mov	r3, r0
 8009502:	b21a      	sxth	r2, r3
 8009504:	4b07      	ldr	r3, [pc, #28]	; (8009524 <Right_Velo_Control+0x118>)
 8009506:	801a      	strh	r2, [r3, #0]
}
 8009508:	bf00      	nop
 800950a:	371c      	adds	r7, #28
 800950c:	46bd      	mov	sp, r7
 800950e:	bd90      	pop	{r4, r7, pc}
 8009510:	20000eec 	.word	0x20000eec
 8009514:	20000f30 	.word	0x20000f30
 8009518:	20000f34 	.word	0x20000f34
 800951c:	20000f38 	.word	0x20000f38
 8009520:	20000f3c 	.word	0x20000f3c
 8009524:	20005030 	.word	0x20005030

08009528 <Left_Velo_Control>:

void Left_Velo_Control(float target, float now, float T, float KP, float KI, float KD){
 8009528:	b590      	push	{r4, r7, lr}
 800952a:	b087      	sub	sp, #28
 800952c:	af00      	add	r7, sp, #0
 800952e:	ed87 0a05 	vstr	s0, [r7, #20]
 8009532:	edc7 0a04 	vstr	s1, [r7, #16]
 8009536:	ed87 1a03 	vstr	s2, [r7, #12]
 800953a:	edc7 1a02 	vstr	s3, [r7, #8]
 800953e:	ed87 2a01 	vstr	s4, [r7, #4]
 8009542:	edc7 2a00 	vstr	s5, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 8009546:	4b39      	ldr	r3, [pc, #228]	; (800962c <Left_Velo_Control+0x104>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d10f      	bne.n	800956e <Left_Velo_Control+0x46>
		e=0;
 800954e:	4b38      	ldr	r3, [pc, #224]	; (8009630 <Left_Velo_Control+0x108>)
 8009550:	f04f 0200 	mov.w	r2, #0
 8009554:	601a      	str	r2, [r3, #0]
		ei =0;
 8009556:	4b37      	ldr	r3, [pc, #220]	; (8009634 <Left_Velo_Control+0x10c>)
 8009558:	f04f 0200 	mov.w	r2, #0
 800955c:	601a      	str	r2, [r3, #0]
		ed = 0;
 800955e:	4b36      	ldr	r3, [pc, #216]	; (8009638 <Left_Velo_Control+0x110>)
 8009560:	f04f 0200 	mov.w	r2, #0
 8009564:	601a      	str	r2, [r3, #0]
		e0 = 0;
 8009566:	4b35      	ldr	r3, [pc, #212]	; (800963c <Left_Velo_Control+0x114>)
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 800956e:	4b2f      	ldr	r3, [pc, #188]	; (800962c <Left_Velo_Control+0x104>)
 8009570:	2201      	movs	r2, #1
 8009572:	701a      	strb	r2, [r3, #0]
	e = target - now;
 8009574:	ed97 7a05 	vldr	s14, [r7, #20]
 8009578:	edd7 7a04 	vldr	s15, [r7, #16]
 800957c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009580:	4b2b      	ldr	r3, [pc, #172]	; (8009630 <Left_Velo_Control+0x108>)
 8009582:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 8009586:	4b2a      	ldr	r3, [pc, #168]	; (8009630 <Left_Velo_Control+0x108>)
 8009588:	ed93 7a00 	vldr	s14, [r3]
 800958c:	edd7 7a03 	vldr	s15, [r7, #12]
 8009590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009594:	4b27      	ldr	r3, [pc, #156]	; (8009634 <Left_Velo_Control+0x10c>)
 8009596:	edd3 7a00 	vldr	s15, [r3]
 800959a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800959e:	4b25      	ldr	r3, [pc, #148]	; (8009634 <Left_Velo_Control+0x10c>)
 80095a0:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80095a4:	4b22      	ldr	r3, [pc, #136]	; (8009630 <Left_Velo_Control+0x108>)
 80095a6:	ed93 7a00 	vldr	s14, [r3]
 80095aa:	4b24      	ldr	r3, [pc, #144]	; (800963c <Left_Velo_Control+0x114>)
 80095ac:	edd3 7a00 	vldr	s15, [r3]
 80095b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80095b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80095b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095bc:	4b1e      	ldr	r3, [pc, #120]	; (8009638 <Left_Velo_Control+0x110>)
 80095be:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80095c2:	4b1b      	ldr	r3, [pc, #108]	; (8009630 <Left_Velo_Control+0x108>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a1d      	ldr	r2, [pc, #116]	; (800963c <Left_Velo_Control+0x114>)
 80095c8:	6013      	str	r3, [r2, #0]

	L_velo_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80095ca:	4b19      	ldr	r3, [pc, #100]	; (8009630 <Left_Velo_Control+0x108>)
 80095cc:	ed93 7a00 	vldr	s14, [r3]
 80095d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80095d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095d8:	4b16      	ldr	r3, [pc, #88]	; (8009634 <Left_Velo_Control+0x10c>)
 80095da:	edd3 6a00 	vldr	s13, [r3]
 80095de:	edd7 7a01 	vldr	s15, [r7, #4]
 80095e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80095e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095ea:	4b13      	ldr	r3, [pc, #76]	; (8009638 <Left_Velo_Control+0x110>)
 80095ec:	edd3 6a00 	vldr	s13, [r3]
 80095f0:	edd7 7a00 	vldr	s15, [r7]
 80095f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80095f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095fc:	ee17 0a90 	vmov	r0, s15
 8009600:	f7fe feda 	bl	80083b8 <__aeabi_f2d>
 8009604:	4603      	mov	r3, r0
 8009606:	460c      	mov	r4, r1
 8009608:	ec44 3b10 	vmov	d0, r3, r4
 800960c:	f00a fba6 	bl	8013d5c <round>
 8009610:	ec54 3b10 	vmov	r3, r4, d0
 8009614:	4618      	mov	r0, r3
 8009616:	4621      	mov	r1, r4
 8009618:	f7ff f9d6 	bl	80089c8 <__aeabi_d2iz>
 800961c:	4603      	mov	r3, r0
 800961e:	b21a      	sxth	r2, r3
 8009620:	4b07      	ldr	r3, [pc, #28]	; (8009640 <Left_Velo_Control+0x118>)
 8009622:	801a      	strh	r2, [r3, #0]
}
 8009624:	bf00      	nop
 8009626:	371c      	adds	r7, #28
 8009628:	46bd      	mov	sp, r7
 800962a:	bd90      	pop	{r4, r7, pc}
 800962c:	20000eec 	.word	0x20000eec
 8009630:	20000f40 	.word	0x20000f40
 8009634:	20000f44 	.word	0x20000f44
 8009638:	20000f48 	.word	0x20000f48
 800963c:	20000f4c 	.word	0x20000f4c
 8009640:	20005052 	.word	0x20005052

08009644 <Enc_Velo_Control>:
	R_rotate = (int16_t)round(KP*e_R + KI*ei_R + KD*ed_R);
	L_rotate = (int16_t)round(KP*e_L + KI*ei_L + KD*ed_L);

}

void Enc_Velo_Control(float T, float KP, float KI, float KD){
 8009644:	b590      	push	{r4, r7, lr}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	ed87 0a03 	vstr	s0, [r7, #12]
 800964e:	edc7 0a02 	vstr	s1, [r7, #8]
 8009652:	ed87 1a01 	vstr	s2, [r7, #4]
 8009656:	edc7 1a00 	vstr	s3, [r7]

	static float e, ei, ed, e0;

	if(error_reset == 0){
 800965a:	4b53      	ldr	r3, [pc, #332]	; (80097a8 <Enc_Velo_Control+0x164>)
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10f      	bne.n	8009682 <Enc_Velo_Control+0x3e>
		e=0;
 8009662:	4b52      	ldr	r3, [pc, #328]	; (80097ac <Enc_Velo_Control+0x168>)
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	601a      	str	r2, [r3, #0]
		ei =0;
 800966a:	4b51      	ldr	r3, [pc, #324]	; (80097b0 <Enc_Velo_Control+0x16c>)
 800966c:	f04f 0200 	mov.w	r2, #0
 8009670:	601a      	str	r2, [r3, #0]
		ed = 0;
 8009672:	4b50      	ldr	r3, [pc, #320]	; (80097b4 <Enc_Velo_Control+0x170>)
 8009674:	f04f 0200 	mov.w	r2, #0
 8009678:	601a      	str	r2, [r3, #0]
		e0 = 0;
 800967a:	4b4f      	ldr	r3, [pc, #316]	; (80097b8 <Enc_Velo_Control+0x174>)
 800967c:	f04f 0200 	mov.w	r2, #0
 8009680:	601a      	str	r2, [r3, #0]
	}
	error_reset = 1;
 8009682:	4b49      	ldr	r3, [pc, #292]	; (80097a8 <Enc_Velo_Control+0x164>)
 8009684:	2201      	movs	r2, #1
 8009686:	701a      	strb	r2, [r3, #0]
	e = L_velocity - R_velocity;
 8009688:	4b4c      	ldr	r3, [pc, #304]	; (80097bc <Enc_Velo_Control+0x178>)
 800968a:	ed93 7a00 	vldr	s14, [r3]
 800968e:	4b4c      	ldr	r3, [pc, #304]	; (80097c0 <Enc_Velo_Control+0x17c>)
 8009690:	edd3 7a00 	vldr	s15, [r3]
 8009694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009698:	4b44      	ldr	r3, [pc, #272]	; (80097ac <Enc_Velo_Control+0x168>)
 800969a:	edc3 7a00 	vstr	s15, [r3]
	ei += e * T;
 800969e:	4b43      	ldr	r3, [pc, #268]	; (80097ac <Enc_Velo_Control+0x168>)
 80096a0:	ed93 7a00 	vldr	s14, [r3]
 80096a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80096a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096ac:	4b40      	ldr	r3, [pc, #256]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096ae:	edd3 7a00 	vldr	s15, [r3]
 80096b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096b6:	4b3e      	ldr	r3, [pc, #248]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096b8:	edc3 7a00 	vstr	s15, [r3]
	ed = (e - e0) / T;
 80096bc:	4b3b      	ldr	r3, [pc, #236]	; (80097ac <Enc_Velo_Control+0x168>)
 80096be:	ed93 7a00 	vldr	s14, [r3]
 80096c2:	4b3d      	ldr	r3, [pc, #244]	; (80097b8 <Enc_Velo_Control+0x174>)
 80096c4:	edd3 7a00 	vldr	s15, [r3]
 80096c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80096cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80096d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096d4:	4b37      	ldr	r3, [pc, #220]	; (80097b4 <Enc_Velo_Control+0x170>)
 80096d6:	edc3 7a00 	vstr	s15, [r3]
	e0 = e;
 80096da:	4b34      	ldr	r3, [pc, #208]	; (80097ac <Enc_Velo_Control+0x168>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a36      	ldr	r2, [pc, #216]	; (80097b8 <Enc_Velo_Control+0x174>)
 80096e0:	6013      	str	r3, [r2, #0]

	R_env_control = (int16_t)round(KP*e + KI*ei + KD*ed);
 80096e2:	4b32      	ldr	r3, [pc, #200]	; (80097ac <Enc_Velo_Control+0x168>)
 80096e4:	ed93 7a00 	vldr	s14, [r3]
 80096e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80096ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096f0:	4b2f      	ldr	r3, [pc, #188]	; (80097b0 <Enc_Velo_Control+0x16c>)
 80096f2:	edd3 6a00 	vldr	s13, [r3]
 80096f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80096fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009702:	4b2c      	ldr	r3, [pc, #176]	; (80097b4 <Enc_Velo_Control+0x170>)
 8009704:	edd3 6a00 	vldr	s13, [r3]
 8009708:	edd7 7a00 	vldr	s15, [r7]
 800970c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009714:	ee17 0a90 	vmov	r0, s15
 8009718:	f7fe fe4e 	bl	80083b8 <__aeabi_f2d>
 800971c:	4603      	mov	r3, r0
 800971e:	460c      	mov	r4, r1
 8009720:	ec44 3b10 	vmov	d0, r3, r4
 8009724:	f00a fb1a 	bl	8013d5c <round>
 8009728:	ec54 3b10 	vmov	r3, r4, d0
 800972c:	4618      	mov	r0, r3
 800972e:	4621      	mov	r1, r4
 8009730:	f7ff f94a 	bl	80089c8 <__aeabi_d2iz>
 8009734:	4603      	mov	r3, r0
 8009736:	b21a      	sxth	r2, r3
 8009738:	4b22      	ldr	r3, [pc, #136]	; (80097c4 <Enc_Velo_Control+0x180>)
 800973a:	801a      	strh	r2, [r3, #0]
	L_env_control = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800973c:	4b1b      	ldr	r3, [pc, #108]	; (80097ac <Enc_Velo_Control+0x168>)
 800973e:	ed93 7a00 	vldr	s14, [r3]
 8009742:	edd7 7a02 	vldr	s15, [r7, #8]
 8009746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800974a:	4b19      	ldr	r3, [pc, #100]	; (80097b0 <Enc_Velo_Control+0x16c>)
 800974c:	edd3 6a00 	vldr	s13, [r3]
 8009750:	edd7 7a01 	vldr	s15, [r7, #4]
 8009754:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009758:	ee37 7a27 	vadd.f32	s14, s14, s15
 800975c:	4b15      	ldr	r3, [pc, #84]	; (80097b4 <Enc_Velo_Control+0x170>)
 800975e:	edd3 6a00 	vldr	s13, [r3]
 8009762:	edd7 7a00 	vldr	s15, [r7]
 8009766:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800976a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800976e:	ee17 0a90 	vmov	r0, s15
 8009772:	f7fe fe21 	bl	80083b8 <__aeabi_f2d>
 8009776:	4603      	mov	r3, r0
 8009778:	460c      	mov	r4, r1
 800977a:	ec44 3b10 	vmov	d0, r3, r4
 800977e:	f00a faed 	bl	8013d5c <round>
 8009782:	ec54 3b10 	vmov	r3, r4, d0
 8009786:	4618      	mov	r0, r3
 8009788:	4621      	mov	r1, r4
 800978a:	f7ff f91d 	bl	80089c8 <__aeabi_d2iz>
 800978e:	4603      	mov	r3, r0
 8009790:	b21b      	sxth	r3, r3
 8009792:	b29b      	uxth	r3, r3
 8009794:	425b      	negs	r3, r3
 8009796:	b29b      	uxth	r3, r3
 8009798:	b21a      	sxth	r2, r3
 800979a:	4b0b      	ldr	r3, [pc, #44]	; (80097c8 <Enc_Velo_Control+0x184>)
 800979c:	801a      	strh	r2, [r3, #0]
}
 800979e:	bf00      	nop
 80097a0:	3714      	adds	r7, #20
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd90      	pop	{r4, r7, pc}
 80097a6:	bf00      	nop
 80097a8:	20000eec 	.word	0x20000eec
 80097ac:	20000f50 	.word	0x20000f50
 80097b0:	20000f54 	.word	0x20000f54
 80097b4:	20000f58 	.word	0x20000f58
 80097b8:	20000f5c 	.word	0x20000f5c
 80097bc:	2000504c 	.word	0x2000504c
 80097c0:	20005058 	.word	0x20005058
 80097c4:	2000503c 	.word	0x2000503c
 80097c8:	2000502e 	.word	0x2000502e

080097cc <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	4603      	mov	r3, r0
 80097d4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80097d6:	79fb      	ldrb	r3, [r7, #7]
 80097d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80097dc:	b2db      	uxtb	r3, r3
 80097de:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80097e0:	2200      	movs	r2, #0
 80097e2:	2104      	movs	r1, #4
 80097e4:	480d      	ldr	r0, [pc, #52]	; (800981c <read_byte+0x50>)
 80097e6:	f007 f8e9 	bl	80109bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 80097ea:	f107 010f 	add.w	r1, r7, #15
 80097ee:	2364      	movs	r3, #100	; 0x64
 80097f0:	2201      	movs	r2, #1
 80097f2:	480b      	ldr	r0, [pc, #44]	; (8009820 <read_byte+0x54>)
 80097f4:	f007 fdc2 	bl	801137c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 80097f8:	f107 010e 	add.w	r1, r7, #14
 80097fc:	2364      	movs	r3, #100	; 0x64
 80097fe:	2201      	movs	r2, #1
 8009800:	4807      	ldr	r0, [pc, #28]	; (8009820 <read_byte+0x54>)
 8009802:	f007 feef 	bl	80115e4 <HAL_SPI_Receive>
	CS_SET;
 8009806:	2201      	movs	r2, #1
 8009808:	2104      	movs	r1, #4
 800980a:	4804      	ldr	r0, [pc, #16]	; (800981c <read_byte+0x50>)
 800980c:	f007 f8d6 	bl	80109bc <HAL_GPIO_WritePin>

	return val;
 8009810:	7bbb      	ldrb	r3, [r7, #14]
}
 8009812:	4618      	mov	r0, r3
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	40020c00 	.word	0x40020c00
 8009820:	20015ba4 	.word	0x20015ba4

08009824 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8009824:	b580      	push	{r7, lr}
 8009826:	b084      	sub	sp, #16
 8009828:	af00      	add	r7, sp, #0
 800982a:	4603      	mov	r3, r0
 800982c:	460a      	mov	r2, r1
 800982e:	71fb      	strb	r3, [r7, #7]
 8009830:	4613      	mov	r3, r2
 8009832:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800983a:	b2db      	uxtb	r3, r3
 800983c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800983e:	2200      	movs	r2, #0
 8009840:	2104      	movs	r1, #4
 8009842:	480c      	ldr	r0, [pc, #48]	; (8009874 <write_byte+0x50>)
 8009844:	f007 f8ba 	bl	80109bc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 8009848:	f107 010f 	add.w	r1, r7, #15
 800984c:	2364      	movs	r3, #100	; 0x64
 800984e:	2201      	movs	r2, #1
 8009850:	4809      	ldr	r0, [pc, #36]	; (8009878 <write_byte+0x54>)
 8009852:	f007 fd93 	bl	801137c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 8009856:	1db9      	adds	r1, r7, #6
 8009858:	2364      	movs	r3, #100	; 0x64
 800985a:	2201      	movs	r2, #1
 800985c:	4806      	ldr	r0, [pc, #24]	; (8009878 <write_byte+0x54>)
 800985e:	f007 fd8d 	bl	801137c <HAL_SPI_Transmit>
	CS_SET;
 8009862:	2201      	movs	r2, #1
 8009864:	2104      	movs	r1, #4
 8009866:	4803      	ldr	r0, [pc, #12]	; (8009874 <write_byte+0x50>)
 8009868:	f007 f8a8 	bl	80109bc <HAL_GPIO_WritePin>
}
 800986c:	bf00      	nop
 800986e:	3710      	adds	r7, #16
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	40020c00 	.word	0x40020c00
 8009878:	20015ba4 	.word	0x20015ba4

0800987c <IMU_init>:

uint8_t IMU_init() {
 800987c:	b580      	push	{r7, lr}
 800987e:	b082      	sub	sp, #8
 8009880:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 8009882:	2000      	movs	r0, #0
 8009884:	f7ff ffa2 	bl	80097cc <read_byte>
 8009888:	4603      	mov	r3, r0
 800988a:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800988c:	79bb      	ldrb	r3, [r7, #6]
 800988e:	2be0      	cmp	r3, #224	; 0xe0
 8009890:	d119      	bne.n	80098c6 <IMU_init+0x4a>
		ret = 1;
 8009892:	2301      	movs	r3, #1
 8009894:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8009896:	2101      	movs	r1, #1
 8009898:	2006      	movs	r0, #6
 800989a:	f7ff ffc3 	bl	8009824 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800989e:	2110      	movs	r1, #16
 80098a0:	2003      	movs	r0, #3
 80098a2:	f7ff ffbf 	bl	8009824 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 80098a6:	2120      	movs	r1, #32
 80098a8:	207f      	movs	r0, #127	; 0x7f
 80098aa:	f7ff ffbb 	bl	8009824 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 80098ae:	2117      	movs	r1, #23
 80098b0:	2001      	movs	r0, #1
 80098b2:	f7ff ffb7 	bl	8009824 <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 80098b6:	2106      	movs	r1, #6
 80098b8:	2014      	movs	r0, #20
 80098ba:	f7ff ffb3 	bl	8009824 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80098be:	2100      	movs	r1, #0
 80098c0:	207f      	movs	r0, #127	; 0x7f
 80098c2:	f7ff ffaf 	bl	8009824 <write_byte>
	}
	return ret;
 80098c6:	79fb      	ldrb	r3, [r7, #7]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <read_gyro_data>:

void read_gyro_data() {
 80098d0:	b598      	push	{r3, r4, r7, lr}
 80098d2:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80098d4:	2033      	movs	r0, #51	; 0x33
 80098d6:	f7ff ff79 	bl	80097cc <read_byte>
 80098da:	4603      	mov	r3, r0
 80098dc:	021b      	lsls	r3, r3, #8
 80098de:	b21c      	sxth	r4, r3
 80098e0:	2034      	movs	r0, #52	; 0x34
 80098e2:	f7ff ff73 	bl	80097cc <read_byte>
 80098e6:	4603      	mov	r3, r0
 80098e8:	b21b      	sxth	r3, r3
 80098ea:	4323      	orrs	r3, r4
 80098ec:	b21a      	sxth	r2, r3
 80098ee:	4b11      	ldr	r3, [pc, #68]	; (8009934 <read_gyro_data+0x64>)
 80098f0:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80098f2:	2035      	movs	r0, #53	; 0x35
 80098f4:	f7ff ff6a 	bl	80097cc <read_byte>
 80098f8:	4603      	mov	r3, r0
 80098fa:	021b      	lsls	r3, r3, #8
 80098fc:	b21c      	sxth	r4, r3
 80098fe:	2036      	movs	r0, #54	; 0x36
 8009900:	f7ff ff64 	bl	80097cc <read_byte>
 8009904:	4603      	mov	r3, r0
 8009906:	b21b      	sxth	r3, r3
 8009908:	4323      	orrs	r3, r4
 800990a:	b21a      	sxth	r2, r3
 800990c:	4b0a      	ldr	r3, [pc, #40]	; (8009938 <read_gyro_data+0x68>)
 800990e:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8009910:	2037      	movs	r0, #55	; 0x37
 8009912:	f7ff ff5b 	bl	80097cc <read_byte>
 8009916:	4603      	mov	r3, r0
 8009918:	021b      	lsls	r3, r3, #8
 800991a:	b21c      	sxth	r4, r3
 800991c:	2038      	movs	r0, #56	; 0x38
 800991e:	f7ff ff55 	bl	80097cc <read_byte>
 8009922:	4603      	mov	r3, r0
 8009924:	b21b      	sxth	r3, r3
 8009926:	4323      	orrs	r3, r4
 8009928:	b21a      	sxth	r2, r3
 800992a:	4b04      	ldr	r3, [pc, #16]	; (800993c <read_gyro_data+0x6c>)
 800992c:	801a      	strh	r2, [r3, #0]
}
 800992e:	bf00      	nop
 8009930:	bd98      	pop	{r3, r4, r7, pc}
 8009932:	bf00      	nop
 8009934:	20005066 	.word	0x20005066
 8009938:	20005064 	.word	0x20005064
 800993c:	2000505e 	.word	0x2000505e

08009940 <read_accel_data>:

void read_accel_data() {
 8009940:	b598      	push	{r3, r4, r7, lr}
 8009942:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 8009944:	202d      	movs	r0, #45	; 0x2d
 8009946:	f7ff ff41 	bl	80097cc <read_byte>
 800994a:	4603      	mov	r3, r0
 800994c:	021b      	lsls	r3, r3, #8
 800994e:	b21c      	sxth	r4, r3
 8009950:	202e      	movs	r0, #46	; 0x2e
 8009952:	f7ff ff3b 	bl	80097cc <read_byte>
 8009956:	4603      	mov	r3, r0
 8009958:	b21b      	sxth	r3, r3
 800995a:	4323      	orrs	r3, r4
 800995c:	b21a      	sxth	r2, r3
 800995e:	4b11      	ldr	r3, [pc, #68]	; (80099a4 <read_accel_data+0x64>)
 8009960:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 8009962:	202f      	movs	r0, #47	; 0x2f
 8009964:	f7ff ff32 	bl	80097cc <read_byte>
 8009968:	4603      	mov	r3, r0
 800996a:	021b      	lsls	r3, r3, #8
 800996c:	b21c      	sxth	r4, r3
 800996e:	2030      	movs	r0, #48	; 0x30
 8009970:	f7ff ff2c 	bl	80097cc <read_byte>
 8009974:	4603      	mov	r3, r0
 8009976:	b21b      	sxth	r3, r3
 8009978:	4323      	orrs	r3, r4
 800997a:	b21a      	sxth	r2, r3
 800997c:	4b0a      	ldr	r3, [pc, #40]	; (80099a8 <read_accel_data+0x68>)
 800997e:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8009980:	2031      	movs	r0, #49	; 0x31
 8009982:	f7ff ff23 	bl	80097cc <read_byte>
 8009986:	4603      	mov	r3, r0
 8009988:	021b      	lsls	r3, r3, #8
 800998a:	b21c      	sxth	r4, r3
 800998c:	2032      	movs	r0, #50	; 0x32
 800998e:	f7ff ff1d 	bl	80097cc <read_byte>
 8009992:	4603      	mov	r3, r0
 8009994:	b21b      	sxth	r3, r3
 8009996:	4323      	orrs	r3, r4
 8009998:	b21a      	sxth	r2, r3
 800999a:	4b04      	ldr	r3, [pc, #16]	; (80099ac <read_accel_data+0x6c>)
 800999c:	801a      	strh	r2, [r3, #0]
}
 800999e:	bf00      	nop
 80099a0:	bd98      	pop	{r3, r4, r7, pc}
 80099a2:	bf00      	nop
 80099a4:	20005062 	.word	0x20005062
 80099a8:	20005068 	.word	0x20005068
 80099ac:	20005060 	.word	0x20005060

080099b0 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80099b8:	1d39      	adds	r1, r7, #4
 80099ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099be:	2201      	movs	r2, #1
 80099c0:	4803      	ldr	r0, [pc, #12]	; (80099d0 <__io_putchar+0x20>)
 80099c2:	f009 fd6b 	bl	801349c <HAL_UART_Transmit>
	return ch;
 80099c6:	687b      	ldr	r3, [r7, #4]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3708      	adds	r7, #8
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}
 80099d0:	20015c4c 	.word	0x20015c4c

080099d4 <Motor_Count_Clear>:
	*R_counter = round(567 * R_Volt);
	*L_counter = round(567 * L_Volt);

}

void Motor_Count_Clear(){
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
	 L_motor = L_v_control =  L_wall = L_leftwall = L_rightwall = L_rotate = L_angular_velocity = L_env_control = L_velo_control = 0;
 80099d8:	4b2d      	ldr	r3, [pc, #180]	; (8009a90 <Motor_Count_Clear+0xbc>)
 80099da:	2200      	movs	r2, #0
 80099dc:	801a      	strh	r2, [r3, #0]
 80099de:	4b2c      	ldr	r3, [pc, #176]	; (8009a90 <Motor_Count_Clear+0xbc>)
 80099e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099e4:	4b2b      	ldr	r3, [pc, #172]	; (8009a94 <Motor_Count_Clear+0xc0>)
 80099e6:	801a      	strh	r2, [r3, #0]
 80099e8:	4b2a      	ldr	r3, [pc, #168]	; (8009a94 <Motor_Count_Clear+0xc0>)
 80099ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099ee:	4b2a      	ldr	r3, [pc, #168]	; (8009a98 <Motor_Count_Clear+0xc4>)
 80099f0:	801a      	strh	r2, [r3, #0]
 80099f2:	4b29      	ldr	r3, [pc, #164]	; (8009a98 <Motor_Count_Clear+0xc4>)
 80099f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80099f8:	4b28      	ldr	r3, [pc, #160]	; (8009a9c <Motor_Count_Clear+0xc8>)
 80099fa:	801a      	strh	r2, [r3, #0]
 80099fc:	4b27      	ldr	r3, [pc, #156]	; (8009a9c <Motor_Count_Clear+0xc8>)
 80099fe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a02:	4b27      	ldr	r3, [pc, #156]	; (8009aa0 <Motor_Count_Clear+0xcc>)
 8009a04:	801a      	strh	r2, [r3, #0]
 8009a06:	4b26      	ldr	r3, [pc, #152]	; (8009aa0 <Motor_Count_Clear+0xcc>)
 8009a08:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a0c:	4b25      	ldr	r3, [pc, #148]	; (8009aa4 <Motor_Count_Clear+0xd0>)
 8009a0e:	801a      	strh	r2, [r3, #0]
 8009a10:	4b24      	ldr	r3, [pc, #144]	; (8009aa4 <Motor_Count_Clear+0xd0>)
 8009a12:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a16:	4b24      	ldr	r3, [pc, #144]	; (8009aa8 <Motor_Count_Clear+0xd4>)
 8009a18:	801a      	strh	r2, [r3, #0]
 8009a1a:	4b23      	ldr	r3, [pc, #140]	; (8009aa8 <Motor_Count_Clear+0xd4>)
 8009a1c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a20:	4b22      	ldr	r3, [pc, #136]	; (8009aac <Motor_Count_Clear+0xd8>)
 8009a22:	801a      	strh	r2, [r3, #0]
 8009a24:	4b21      	ldr	r3, [pc, #132]	; (8009aac <Motor_Count_Clear+0xd8>)
 8009a26:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a2a:	4b21      	ldr	r3, [pc, #132]	; (8009ab0 <Motor_Count_Clear+0xdc>)
 8009a2c:	801a      	strh	r2, [r3, #0]
	 R_motor = R_v_control = R_wall = R_leftwall = R_rightwall = R_rotate = R_angular_velocity = R_env_control = R_velo_control = 0;
 8009a2e:	4b21      	ldr	r3, [pc, #132]	; (8009ab4 <Motor_Count_Clear+0xe0>)
 8009a30:	2200      	movs	r2, #0
 8009a32:	801a      	strh	r2, [r3, #0]
 8009a34:	4b1f      	ldr	r3, [pc, #124]	; (8009ab4 <Motor_Count_Clear+0xe0>)
 8009a36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a3a:	4b1f      	ldr	r3, [pc, #124]	; (8009ab8 <Motor_Count_Clear+0xe4>)
 8009a3c:	801a      	strh	r2, [r3, #0]
 8009a3e:	4b1e      	ldr	r3, [pc, #120]	; (8009ab8 <Motor_Count_Clear+0xe4>)
 8009a40:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a44:	4b1d      	ldr	r3, [pc, #116]	; (8009abc <Motor_Count_Clear+0xe8>)
 8009a46:	801a      	strh	r2, [r3, #0]
 8009a48:	4b1c      	ldr	r3, [pc, #112]	; (8009abc <Motor_Count_Clear+0xe8>)
 8009a4a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a4e:	4b1c      	ldr	r3, [pc, #112]	; (8009ac0 <Motor_Count_Clear+0xec>)
 8009a50:	801a      	strh	r2, [r3, #0]
 8009a52:	4b1b      	ldr	r3, [pc, #108]	; (8009ac0 <Motor_Count_Clear+0xec>)
 8009a54:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a58:	4b1a      	ldr	r3, [pc, #104]	; (8009ac4 <Motor_Count_Clear+0xf0>)
 8009a5a:	801a      	strh	r2, [r3, #0]
 8009a5c:	4b19      	ldr	r3, [pc, #100]	; (8009ac4 <Motor_Count_Clear+0xf0>)
 8009a5e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a62:	4b19      	ldr	r3, [pc, #100]	; (8009ac8 <Motor_Count_Clear+0xf4>)
 8009a64:	801a      	strh	r2, [r3, #0]
 8009a66:	4b18      	ldr	r3, [pc, #96]	; (8009ac8 <Motor_Count_Clear+0xf4>)
 8009a68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a6c:	4b17      	ldr	r3, [pc, #92]	; (8009acc <Motor_Count_Clear+0xf8>)
 8009a6e:	801a      	strh	r2, [r3, #0]
 8009a70:	4b16      	ldr	r3, [pc, #88]	; (8009acc <Motor_Count_Clear+0xf8>)
 8009a72:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a76:	4b16      	ldr	r3, [pc, #88]	; (8009ad0 <Motor_Count_Clear+0xfc>)
 8009a78:	801a      	strh	r2, [r3, #0]
 8009a7a:	4b15      	ldr	r3, [pc, #84]	; (8009ad0 <Motor_Count_Clear+0xfc>)
 8009a7c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8009a80:	4b14      	ldr	r3, [pc, #80]	; (8009ad4 <Motor_Count_Clear+0x100>)
 8009a82:	801a      	strh	r2, [r3, #0]
}
 8009a84:	bf00      	nop
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr
 8009a8e:	bf00      	nop
 8009a90:	20005052 	.word	0x20005052
 8009a94:	2000502e 	.word	0x2000502e
 8009a98:	20005042 	.word	0x20005042
 8009a9c:	20005048 	.word	0x20005048
 8009aa0:	2000502c 	.word	0x2000502c
 8009aa4:	2000503a 	.word	0x2000503a
 8009aa8:	20005050 	.word	0x20005050
 8009aac:	20005038 	.word	0x20005038
 8009ab0:	200165a8 	.word	0x200165a8
 8009ab4:	20005030 	.word	0x20005030
 8009ab8:	2000503c 	.word	0x2000503c
 8009abc:	20005046 	.word	0x20005046
 8009ac0:	2000504a 	.word	0x2000504a
 8009ac4:	20005044 	.word	0x20005044
 8009ac8:	2000505c 	.word	0x2000505c
 8009acc:	2000503e 	.word	0x2000503e
 8009ad0:	20005040 	.word	0x20005040
 8009ad4:	20015b14 	.word	0x20015b14

08009ad8 <Tim_Count>:

void Tim_Count(){
 8009ad8:	b598      	push	{r3, r4, r7, lr}
 8009ada:	af00      	add	r7, sp, #0


	if(mode.select%2 != 1){
 8009adc:	4b19      	ldr	r3, [pc, #100]	; (8009b44 <Tim_Count+0x6c>)
 8009ade:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f003 0301 	and.w	r3, r3, #1
 8009ae8:	bfb8      	it	lt
 8009aea:	425b      	neglt	r3, r3
 8009aec:	b25b      	sxtb	r3, r3
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d025      	beq.n	8009b3e <Tim_Count+0x66>
		timer += 1;
 8009af2:	4b15      	ldr	r3, [pc, #84]	; (8009b48 <Tim_Count+0x70>)
 8009af4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009af8:	f04f 0200 	mov.w	r2, #0
 8009afc:	4b13      	ldr	r3, [pc, #76]	; (8009b4c <Tim_Count+0x74>)
 8009afe:	f7fe fafd 	bl	80080fc <__adddf3>
 8009b02:	4603      	mov	r3, r0
 8009b04:	460c      	mov	r4, r1
 8009b06:	4a10      	ldr	r2, [pc, #64]	; (8009b48 <Tim_Count+0x70>)
 8009b08:	e9c2 3400 	strd	r3, r4, [r2]
		if(timer == 1000){
 8009b0c:	4b0e      	ldr	r3, [pc, #56]	; (8009b48 <Tim_Count+0x70>)
 8009b0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b12:	f04f 0200 	mov.w	r2, #0
 8009b16:	4b0e      	ldr	r3, [pc, #56]	; (8009b50 <Tim_Count+0x78>)
 8009b18:	f7fe ff0e 	bl	8008938 <__aeabi_dcmpeq>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d100      	bne.n	8009b24 <Tim_Count+0x4c>
			self_timer ++;
		}
	}

}
 8009b22:	e00c      	b.n	8009b3e <Tim_Count+0x66>
			self_timer ++;
 8009b24:	4b0b      	ldr	r3, [pc, #44]	; (8009b54 <Tim_Count+0x7c>)
 8009b26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b2a:	f04f 0200 	mov.w	r2, #0
 8009b2e:	4b07      	ldr	r3, [pc, #28]	; (8009b4c <Tim_Count+0x74>)
 8009b30:	f7fe fae4 	bl	80080fc <__adddf3>
 8009b34:	4603      	mov	r3, r0
 8009b36:	460c      	mov	r4, r1
 8009b38:	4a06      	ldr	r2, [pc, #24]	; (8009b54 <Tim_Count+0x7c>)
 8009b3a:	e9c2 3400 	strd	r3, r4, [r2]
}
 8009b3e:	bf00      	nop
 8009b40:	bd98      	pop	{r3, r4, r7, pc}
 8009b42:	bf00      	nop
 8009b44:	20000ce8 	.word	0x20000ce8
 8009b48:	20000f88 	.word	0x20000f88
 8009b4c:	3ff00000 	.word	0x3ff00000
 8009b50:	408f4000 	.word	0x408f4000
 8009b54:	20000f80 	.word	0x20000f80

08009b58 <map_init>:

void map_init(){
 8009b58:	b4b0      	push	{r4, r5, r7}
 8009b5a:	af00      	add	r7, sp, #0
	static int i = 0, j=0;

	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009b5c:	4b35      	ldr	r3, [pc, #212]	; (8009c34 <map_init+0xdc>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	e05e      	b.n	8009c22 <map_init+0xca>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009b64:	4b34      	ldr	r3, [pc, #208]	; (8009c38 <map_init+0xe0>)
 8009b66:	2200      	movs	r2, #0
 8009b68:	601a      	str	r2, [r3, #0]
 8009b6a:	e051      	b.n	8009c10 <map_init+0xb8>
			wall[i][j].north
			= wall[i][j].east
			= wall[i][j].south
			= wall[i][j].west = UNKNOWN;
 8009b6c:	4b31      	ldr	r3, [pc, #196]	; (8009c34 <map_init+0xdc>)
 8009b6e:	6819      	ldr	r1, [r3, #0]
 8009b70:	4b31      	ldr	r3, [pc, #196]	; (8009c38 <map_init+0xe0>)
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	4c31      	ldr	r4, [pc, #196]	; (8009c3c <map_init+0xe4>)
 8009b76:	008b      	lsls	r3, r1, #2
 8009b78:	1898      	adds	r0, r3, r2
 8009b7a:	f814 3010 	ldrb.w	r3, [r4, r0, lsl #1]
 8009b7e:	2502      	movs	r5, #2
 8009b80:	f365 1387 	bfi	r3, r5, #6, #2
 8009b84:	f804 3010 	strb.w	r3, [r4, r0, lsl #1]
			= wall[i][j].south
 8009b88:	4b2a      	ldr	r3, [pc, #168]	; (8009c34 <map_init+0xdc>)
 8009b8a:	681c      	ldr	r4, [r3, #0]
 8009b8c:	4b2a      	ldr	r3, [pc, #168]	; (8009c38 <map_init+0xe0>)
 8009b8e:	6818      	ldr	r0, [r3, #0]
			= wall[i][j].west = UNKNOWN;
 8009b90:	4d2a      	ldr	r5, [pc, #168]	; (8009c3c <map_init+0xe4>)
 8009b92:	008b      	lsls	r3, r1, #2
 8009b94:	4413      	add	r3, r2
 8009b96:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009b9a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009b9e:	b2dd      	uxtb	r5, r3
 8009ba0:	4926      	ldr	r1, [pc, #152]	; (8009c3c <map_init+0xe4>)
 8009ba2:	00a3      	lsls	r3, r4, #2
 8009ba4:	181a      	adds	r2, r3, r0
 8009ba6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 8009baa:	f365 1305 	bfi	r3, r5, #4, #2
 8009bae:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
			= wall[i][j].east
 8009bb2:	4b20      	ldr	r3, [pc, #128]	; (8009c34 <map_init+0xdc>)
 8009bb4:	6819      	ldr	r1, [r3, #0]
 8009bb6:	4b20      	ldr	r3, [pc, #128]	; (8009c38 <map_init+0xe0>)
 8009bb8:	681a      	ldr	r2, [r3, #0]
			= wall[i][j].south
 8009bba:	4d20      	ldr	r5, [pc, #128]	; (8009c3c <map_init+0xe4>)
 8009bbc:	00a3      	lsls	r3, r4, #2
 8009bbe:	4403      	add	r3, r0
 8009bc0:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 8009bc4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009bc8:	b2dd      	uxtb	r5, r3
 8009bca:	4c1c      	ldr	r4, [pc, #112]	; (8009c3c <map_init+0xe4>)
 8009bcc:	008b      	lsls	r3, r1, #2
 8009bce:	1898      	adds	r0, r3, r2
 8009bd0:	f814 3010 	ldrb.w	r3, [r4, r0, lsl #1]
 8009bd4:	f365 0383 	bfi	r3, r5, #2, #2
 8009bd8:	f804 3010 	strb.w	r3, [r4, r0, lsl #1]
			wall[i][j].north
 8009bdc:	4b15      	ldr	r3, [pc, #84]	; (8009c34 <map_init+0xdc>)
 8009bde:	681c      	ldr	r4, [r3, #0]
 8009be0:	4b15      	ldr	r3, [pc, #84]	; (8009c38 <map_init+0xe0>)
 8009be2:	681b      	ldr	r3, [r3, #0]
			= wall[i][j].east
 8009be4:	4815      	ldr	r0, [pc, #84]	; (8009c3c <map_init+0xe4>)
 8009be6:	0089      	lsls	r1, r1, #2
 8009be8:	440a      	add	r2, r1
 8009bea:	f810 2012 	ldrb.w	r2, [r0, r2, lsl #1]
 8009bee:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8009bf2:	b2d0      	uxtb	r0, r2
 8009bf4:	4911      	ldr	r1, [pc, #68]	; (8009c3c <map_init+0xe4>)
 8009bf6:	00a2      	lsls	r2, r4, #2
 8009bf8:	441a      	add	r2, r3
 8009bfa:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 8009bfe:	f360 0301 	bfi	r3, r0, #0, #2
 8009c02:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009c06:	4b0c      	ldr	r3, [pc, #48]	; (8009c38 <map_init+0xe0>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	4a0a      	ldr	r2, [pc, #40]	; (8009c38 <map_init+0xe0>)
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	4b09      	ldr	r3, [pc, #36]	; (8009c38 <map_init+0xe0>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2b03      	cmp	r3, #3
 8009c16:	dda9      	ble.n	8009b6c <map_init+0x14>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c18:	4b06      	ldr	r3, [pc, #24]	; (8009c34 <map_init+0xdc>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	4a05      	ldr	r2, [pc, #20]	; (8009c34 <map_init+0xdc>)
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	4b04      	ldr	r3, [pc, #16]	; (8009c34 <map_init+0xdc>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	dd9c      	ble.n	8009b64 <map_init+0xc>

		}

	}
}
 8009c2a:	bf00      	nop
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bcb0      	pop	{r4, r5, r7}
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	20004fc0 	.word	0x20004fc0
 8009c38:	20004fc4 	.word	0x20004fc4
 8009c3c:	20016548 	.word	0x20016548

08009c40 <mapcopy>:

void mapcopy(){
 8009c40:	b480      	push	{r7}
 8009c42:	af00      	add	r7, sp, #0
		}

	}
#endif

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009c44:	4b4b      	ldr	r3, [pc, #300]	; (8009d74 <mapcopy+0x134>)
 8009c46:	2203      	movs	r2, #3
 8009c48:	601a      	str	r2, [r3, #0]
 8009c4a:	e05d      	b.n	8009d08 <mapcopy+0xc8>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009c4c:	4b4a      	ldr	r3, [pc, #296]	; (8009d78 <mapcopy+0x138>)
 8009c4e:	2200      	movs	r2, #0
 8009c50:	601a      	str	r2, [r3, #0]
 8009c52:	e050      	b.n	8009cf6 <mapcopy+0xb6>
			work_ram[k] = wall[i][j].north;
 8009c54:	4b48      	ldr	r3, [pc, #288]	; (8009d78 <mapcopy+0x138>)
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	4b46      	ldr	r3, [pc, #280]	; (8009d74 <mapcopy+0x134>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4947      	ldr	r1, [pc, #284]	; (8009d7c <mapcopy+0x13c>)
 8009c5e:	0092      	lsls	r2, r2, #2
 8009c60:	4413      	add	r3, r2
 8009c62:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009c66:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009c6a:	b2da      	uxtb	r2, r3
 8009c6c:	4b44      	ldr	r3, [pc, #272]	; (8009d80 <mapcopy+0x140>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4611      	mov	r1, r2
 8009c72:	4a44      	ldr	r2, [pc, #272]	; (8009d84 <mapcopy+0x144>)
 8009c74:	54d1      	strb	r1, [r2, r3]
			work_ram[k+1] = wall[i][j].east;
 8009c76:	4b40      	ldr	r3, [pc, #256]	; (8009d78 <mapcopy+0x138>)
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	4b3e      	ldr	r3, [pc, #248]	; (8009d74 <mapcopy+0x134>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	493f      	ldr	r1, [pc, #252]	; (8009d7c <mapcopy+0x13c>)
 8009c80:	0092      	lsls	r2, r2, #2
 8009c82:	4413      	add	r3, r2
 8009c84:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009c88:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8009c8c:	b2da      	uxtb	r2, r3
 8009c8e:	4b3c      	ldr	r3, [pc, #240]	; (8009d80 <mapcopy+0x140>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	3301      	adds	r3, #1
 8009c94:	4611      	mov	r1, r2
 8009c96:	4a3b      	ldr	r2, [pc, #236]	; (8009d84 <mapcopy+0x144>)
 8009c98:	54d1      	strb	r1, [r2, r3]
			work_ram[k+2] = wall[i][j].south;
 8009c9a:	4b37      	ldr	r3, [pc, #220]	; (8009d78 <mapcopy+0x138>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b35      	ldr	r3, [pc, #212]	; (8009d74 <mapcopy+0x134>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4936      	ldr	r1, [pc, #216]	; (8009d7c <mapcopy+0x13c>)
 8009ca4:	0092      	lsls	r2, r2, #2
 8009ca6:	4413      	add	r3, r2
 8009ca8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009cac:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	4b33      	ldr	r3, [pc, #204]	; (8009d80 <mapcopy+0x140>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3302      	adds	r3, #2
 8009cb8:	4611      	mov	r1, r2
 8009cba:	4a32      	ldr	r2, [pc, #200]	; (8009d84 <mapcopy+0x144>)
 8009cbc:	54d1      	strb	r1, [r2, r3]
			work_ram[k+3] = wall[i][j].west;
 8009cbe:	4b2e      	ldr	r3, [pc, #184]	; (8009d78 <mapcopy+0x138>)
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	4b2c      	ldr	r3, [pc, #176]	; (8009d74 <mapcopy+0x134>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	492d      	ldr	r1, [pc, #180]	; (8009d7c <mapcopy+0x13c>)
 8009cc8:	0092      	lsls	r2, r2, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8009cd0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009cd4:	b2da      	uxtb	r2, r3
 8009cd6:	4b2a      	ldr	r3, [pc, #168]	; (8009d80 <mapcopy+0x140>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	3303      	adds	r3, #3
 8009cdc:	4611      	mov	r1, r2
 8009cde:	4a29      	ldr	r2, [pc, #164]	; (8009d84 <mapcopy+0x144>)
 8009ce0:	54d1      	strb	r1, [r2, r3]
			k+=4;
 8009ce2:	4b27      	ldr	r3, [pc, #156]	; (8009d80 <mapcopy+0x140>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	4a25      	ldr	r2, [pc, #148]	; (8009d80 <mapcopy+0x140>)
 8009cea:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009cec:	4b22      	ldr	r3, [pc, #136]	; (8009d78 <mapcopy+0x138>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	4a21      	ldr	r2, [pc, #132]	; (8009d78 <mapcopy+0x138>)
 8009cf4:	6013      	str	r3, [r2, #0]
 8009cf6:	4b20      	ldr	r3, [pc, #128]	; (8009d78 <mapcopy+0x138>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b03      	cmp	r3, #3
 8009cfc:	ddaa      	ble.n	8009c54 <mapcopy+0x14>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009cfe:	4b1d      	ldr	r3, [pc, #116]	; (8009d74 <mapcopy+0x134>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	4a1b      	ldr	r2, [pc, #108]	; (8009d74 <mapcopy+0x134>)
 8009d06:	6013      	str	r3, [r2, #0]
 8009d08:	4b1a      	ldr	r3, [pc, #104]	; (8009d74 <mapcopy+0x134>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	da9d      	bge.n	8009c4c <mapcopy+0xc>
		//?4*NOS*NOS - 1 ??
		//k60?4*NOS*NOS ??

	}

	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d10:	4b18      	ldr	r3, [pc, #96]	; (8009d74 <mapcopy+0x134>)
 8009d12:	2203      	movs	r2, #3
 8009d14:	601a      	str	r2, [r3, #0]
 8009d16:	e023      	b.n	8009d60 <mapcopy+0x120>
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d18:	4b17      	ldr	r3, [pc, #92]	; (8009d78 <mapcopy+0x138>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	601a      	str	r2, [r3, #0]
 8009d1e:	e016      	b.n	8009d4e <mapcopy+0x10e>
			work_ram[k] = walk_map[i][j];
 8009d20:	4b15      	ldr	r3, [pc, #84]	; (8009d78 <mapcopy+0x138>)
 8009d22:	6819      	ldr	r1, [r3, #0]
 8009d24:	4b13      	ldr	r3, [pc, #76]	; (8009d74 <mapcopy+0x134>)
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	4b15      	ldr	r3, [pc, #84]	; (8009d80 <mapcopy+0x140>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4816      	ldr	r0, [pc, #88]	; (8009d88 <mapcopy+0x148>)
 8009d2e:	0089      	lsls	r1, r1, #2
 8009d30:	4401      	add	r1, r0
 8009d32:	440a      	add	r2, r1
 8009d34:	7811      	ldrb	r1, [r2, #0]
 8009d36:	4a13      	ldr	r2, [pc, #76]	; (8009d84 <mapcopy+0x144>)
 8009d38:	54d1      	strb	r1, [r2, r3]
			k+=1;
 8009d3a:	4b11      	ldr	r3, [pc, #68]	; (8009d80 <mapcopy+0x140>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	3301      	adds	r3, #1
 8009d40:	4a0f      	ldr	r2, [pc, #60]	; (8009d80 <mapcopy+0x140>)
 8009d42:	6013      	str	r3, [r2, #0]
		for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d44:	4b0c      	ldr	r3, [pc, #48]	; (8009d78 <mapcopy+0x138>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	4a0b      	ldr	r2, [pc, #44]	; (8009d78 <mapcopy+0x138>)
 8009d4c:	6013      	str	r3, [r2, #0]
 8009d4e:	4b0a      	ldr	r3, [pc, #40]	; (8009d78 <mapcopy+0x138>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	2b03      	cmp	r3, #3
 8009d54:	dde4      	ble.n	8009d20 <mapcopy+0xe0>
	for(j=(NUMBER_OF_SQUARES-1); j >= 0; j--){
 8009d56:	4b07      	ldr	r3, [pc, #28]	; (8009d74 <mapcopy+0x134>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	4a05      	ldr	r2, [pc, #20]	; (8009d74 <mapcopy+0x134>)
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	4b04      	ldr	r3, [pc, #16]	; (8009d74 <mapcopy+0x134>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dad7      	bge.n	8009d18 <mapcopy+0xd8>
//	if(i <= 10){
//		work_ram[i][0] = wall[1][1].east;
//		i++;
//	}
//wall[4][4].south = 64? why
}
 8009d68:	bf00      	nop
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	20004fc8 	.word	0x20004fc8
 8009d78:	20004fcc 	.word	0x20004fcc
 8009d7c:	20016548 	.word	0x20016548
 8009d80:	20004fd0 	.word	0x20004fd0
 8009d84:	20000fc0 	.word	0x20000fc0
 8009d88:	200160d8 	.word	0x200160d8

08009d8c <mapprint>:

void mapprint(){
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	af00      	add	r7, sp, #0

	static int i = 0, j=0,k=0;
#if 1
	//?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009d90:	4b3f      	ldr	r3, [pc, #252]	; (8009e90 <mapprint+0x104>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	601a      	str	r2, [r3, #0]
 8009d96:	e041      	b.n	8009e1c <mapprint+0x90>
		for(j=0; j < NUMBER_OF_SQUARES * 4; j++){
 8009d98:	4b3e      	ldr	r3, [pc, #248]	; (8009e94 <mapprint+0x108>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	e031      	b.n	8009e04 <mapprint+0x78>
			printf("%u",work_ram[k]);
 8009da0:	4b3d      	ldr	r3, [pc, #244]	; (8009e98 <mapprint+0x10c>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a3d      	ldr	r2, [pc, #244]	; (8009e9c <mapprint+0x110>)
 8009da6:	5cd3      	ldrb	r3, [r2, r3]
 8009da8:	4619      	mov	r1, r3
 8009daa:	483d      	ldr	r0, [pc, #244]	; (8009ea0 <mapprint+0x114>)
 8009dac:	f00a fcba 	bl	8014724 <iprintf>
			if((k+1)%(NUMBER_OF_SQUARES * 4) != 0){
 8009db0:	4b39      	ldr	r3, [pc, #228]	; (8009e98 <mapprint+0x10c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	3301      	adds	r3, #1
 8009db6:	f003 030f 	and.w	r3, r3, #15
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00e      	beq.n	8009ddc <mapprint+0x50>
			if((k+1) >= 4 && (k+1)%4 == 0)
 8009dbe:	4b36      	ldr	r3, [pc, #216]	; (8009e98 <mapprint+0x10c>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	2b03      	cmp	r3, #3
 8009dc6:	dd09      	ble.n	8009ddc <mapprint+0x50>
 8009dc8:	4b33      	ldr	r3, [pc, #204]	; (8009e98 <mapprint+0x10c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3301      	adds	r3, #1
 8009dce:	f003 0303 	and.w	r3, r3, #3
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d102      	bne.n	8009ddc <mapprint+0x50>
				printf("  ");
 8009dd6:	4833      	ldr	r0, [pc, #204]	; (8009ea4 <mapprint+0x118>)
 8009dd8:	f00a fca4 	bl	8014724 <iprintf>
			}
			if((k+1)%(NUMBER_OF_SQUARES * 4) == 0){
 8009ddc:	4b2e      	ldr	r3, [pc, #184]	; (8009e98 <mapprint+0x10c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3301      	adds	r3, #1
 8009de2:	f003 030f 	and.w	r3, r3, #15
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d102      	bne.n	8009df0 <mapprint+0x64>
				printf("\r\n");
 8009dea:	482f      	ldr	r0, [pc, #188]	; (8009ea8 <mapprint+0x11c>)
 8009dec:	f00a fd0e 	bl	801480c <puts>
			}
			k++;
 8009df0:	4b29      	ldr	r3, [pc, #164]	; (8009e98 <mapprint+0x10c>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	3301      	adds	r3, #1
 8009df6:	4a28      	ldr	r2, [pc, #160]	; (8009e98 <mapprint+0x10c>)
 8009df8:	6013      	str	r3, [r2, #0]
		for(j=0; j < NUMBER_OF_SQUARES * 4; j++){
 8009dfa:	4b26      	ldr	r3, [pc, #152]	; (8009e94 <mapprint+0x108>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	4a24      	ldr	r2, [pc, #144]	; (8009e94 <mapprint+0x108>)
 8009e02:	6013      	str	r3, [r2, #0]
 8009e04:	4b23      	ldr	r3, [pc, #140]	; (8009e94 <mapprint+0x108>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b0f      	cmp	r3, #15
 8009e0a:	ddc9      	ble.n	8009da0 <mapprint+0x14>
		}
		printf("\r\n");
 8009e0c:	4826      	ldr	r0, [pc, #152]	; (8009ea8 <mapprint+0x11c>)
 8009e0e:	f00a fcfd 	bl	801480c <puts>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e12:	4b1f      	ldr	r3, [pc, #124]	; (8009e90 <mapprint+0x104>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3301      	adds	r3, #1
 8009e18:	4a1d      	ldr	r2, [pc, #116]	; (8009e90 <mapprint+0x104>)
 8009e1a:	6013      	str	r3, [r2, #0]
 8009e1c:	4b1c      	ldr	r3, [pc, #112]	; (8009e90 <mapprint+0x104>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2b03      	cmp	r3, #3
 8009e22:	ddb9      	ble.n	8009d98 <mapprint+0xc>
	}

	printf("\r\n");
 8009e24:	4820      	ldr	r0, [pc, #128]	; (8009ea8 <mapprint+0x11c>)
 8009e26:	f00a fcf1 	bl	801480c <puts>
	printf("\r\n");
 8009e2a:	481f      	ldr	r0, [pc, #124]	; (8009ea8 <mapprint+0x11c>)
 8009e2c:	f00a fcee 	bl	801480c <puts>


	//?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e30:	4b17      	ldr	r3, [pc, #92]	; (8009e90 <mapprint+0x104>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	e024      	b.n	8009e82 <mapprint+0xf6>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009e38:	4b16      	ldr	r3, [pc, #88]	; (8009e94 <mapprint+0x108>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	601a      	str	r2, [r3, #0]
 8009e3e:	e011      	b.n	8009e64 <mapprint+0xd8>
			printf("%u  ",work_ram[k]);
 8009e40:	4b15      	ldr	r3, [pc, #84]	; (8009e98 <mapprint+0x10c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a15      	ldr	r2, [pc, #84]	; (8009e9c <mapprint+0x110>)
 8009e46:	5cd3      	ldrb	r3, [r2, r3]
 8009e48:	4619      	mov	r1, r3
 8009e4a:	4818      	ldr	r0, [pc, #96]	; (8009eac <mapprint+0x120>)
 8009e4c:	f00a fc6a 	bl	8014724 <iprintf>
			k++;
 8009e50:	4b11      	ldr	r3, [pc, #68]	; (8009e98 <mapprint+0x10c>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3301      	adds	r3, #1
 8009e56:	4a10      	ldr	r2, [pc, #64]	; (8009e98 <mapprint+0x10c>)
 8009e58:	6013      	str	r3, [r2, #0]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 8009e5a:	4b0e      	ldr	r3, [pc, #56]	; (8009e94 <mapprint+0x108>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	4a0c      	ldr	r2, [pc, #48]	; (8009e94 <mapprint+0x108>)
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	4b0b      	ldr	r3, [pc, #44]	; (8009e94 <mapprint+0x108>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b03      	cmp	r3, #3
 8009e6a:	dde9      	ble.n	8009e40 <mapprint+0xb4>
		}
		printf("\r\n");
 8009e6c:	480e      	ldr	r0, [pc, #56]	; (8009ea8 <mapprint+0x11c>)
 8009e6e:	f00a fccd 	bl	801480c <puts>
		printf("\r\n");
 8009e72:	480d      	ldr	r0, [pc, #52]	; (8009ea8 <mapprint+0x11c>)
 8009e74:	f00a fcca 	bl	801480c <puts>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 8009e78:	4b05      	ldr	r3, [pc, #20]	; (8009e90 <mapprint+0x104>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	4a04      	ldr	r2, [pc, #16]	; (8009e90 <mapprint+0x104>)
 8009e80:	6013      	str	r3, [r2, #0]
 8009e82:	4b03      	ldr	r3, [pc, #12]	; (8009e90 <mapprint+0x104>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	ddd6      	ble.n	8009e38 <mapprint+0xac>
	}
#endif
//	for(int i=0; i <=10; i++)
//	printf(" :: %d \r\n",work_ram[i][0]);

}
 8009e8a:	bf00      	nop
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	20004fd4 	.word	0x20004fd4
 8009e94:	20004fd8 	.word	0x20004fd8
 8009e98:	20004fdc 	.word	0x20004fdc
 8009e9c:	20000fc0 	.word	0x20000fc0
 8009ea0:	08016588 	.word	0x08016588
 8009ea4:	0801658c 	.word	0x0801658c
 8009ea8:	08016590 	.word	0x08016590
 8009eac:	08016594 	.word	0x08016594

08009eb0 <Flash_clear>:
// Flashsectoe1
bool Flash_clear()
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8009eb6:	f006 f94d 	bl	8010154 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8009eba:	2300      	movs	r3, #0
 8009ebc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8009ec2:	2302      	movs	r3, #2
 8009ec4:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 8009eca:	1d3a      	adds	r2, r7, #4
 8009ecc:	f107 0308 	add.w	r3, r7, #8
 8009ed0:	4611      	mov	r1, r2
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f006 fa9e 	bl	8010414 <HAL_FLASHEx_Erase>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 8009edc:	f006 f95c 	bl	8010198 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 8009ee0:	7ffb      	ldrb	r3, [r7, #31]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d105      	bne.n	8009ef2 <Flash_clear+0x42>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eec:	d101      	bne.n	8009ef2 <Flash_clear+0x42>
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e000      	b.n	8009ef4 <Flash_clear+0x44>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	f003 0301 	and.w	r3, r3, #1
 8009ef8:	b2db      	uxtb	r3, r3
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3720      	adds	r7, #32
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <Flash_load>:

// Flashsector1work_ram
// work_ram
uint8_t* Flash_load() //uint8_t*
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);//BACKUP_FLASH_SECTOR_SIZE
 8009f08:	4a05      	ldr	r2, [pc, #20]	; (8009f20 <Flash_load+0x1c>)
 8009f0a:	4b06      	ldr	r3, [pc, #24]	; (8009f24 <Flash_load+0x20>)
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	4619      	mov	r1, r3
 8009f10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f14:	461a      	mov	r2, r3
 8009f16:	f009 ff95 	bl	8013e44 <memcpy>
    return work_ram;
 8009f1a:	4b01      	ldr	r3, [pc, #4]	; (8009f20 <Flash_load+0x1c>)
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	bd80      	pop	{r7, pc}
 8009f20:	20000fc0 	.word	0x20000fc0
 8009f24:	08004000 	.word	0x08004000

08009f28 <Flash_store>:

// Flashsector1????
bool Flash_store()
{
 8009f28:	b590      	push	{r4, r7, lr}
 8009f2a:	b085      	sub	sp, #20
 8009f2c:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return false;
 8009f2e:	f7ff ffbf 	bl	8009eb0 <Flash_clear>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f083 0301 	eor.w	r3, r3, #1
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d001      	beq.n	8009f42 <Flash_store+0x1a>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	e02f      	b.n	8009fa2 <Flash_store+0x7a>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8009f42:	4b1a      	ldr	r3, [pc, #104]	; (8009fac <Flash_store+0x84>)
 8009f44:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 8009f46:	f006 f905 	bl	8010154 <HAL_FLASH_Unlock>

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 8009f4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f4e:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 8009f50:	2300      	movs	r3, #0
 8009f52:	60bb      	str	r3, [r7, #8]
 8009f54:	e017      	b.n	8009f86 <Flash_store+0x5e>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	009b      	lsls	r3, r3, #2
 8009f5a:	4a15      	ldr	r2, [pc, #84]	; (8009fb0 <Flash_store+0x88>)
        result = HAL_FLASH_Program(
 8009f5c:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	4413      	add	r3, r2
 8009f66:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 8009f68:	f04f 0400 	mov.w	r4, #0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	4623      	mov	r3, r4
 8009f70:	2002      	movs	r0, #2
 8009f72:	f005 ffe7 	bl	800ff44 <HAL_FLASH_Program>
 8009f76:	4603      	mov	r3, r0
 8009f78:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 8009f7a:	7bfb      	ldrb	r3, [r7, #15]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d107      	bne.n	8009f90 <Flash_store+0x68>
    for (size_t i=0; i<write_cnt; i++)
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	3301      	adds	r3, #1
 8009f84:	60bb      	str	r3, [r7, #8]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d3e3      	bcc.n	8009f56 <Flash_store+0x2e>
 8009f8e:	e000      	b.n	8009f92 <Flash_store+0x6a>
        if (result != HAL_OK) break;
 8009f90:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8009f92:	f006 f901 	bl	8010198 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8009f96:	7bfb      	ldrb	r3, [r7, #15]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2301      	moveq	r3, #1
 8009f9e:	2300      	movne	r3, #0
 8009fa0:	b2db      	uxtb	r3, r3
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd90      	pop	{r4, r7, pc}
 8009faa:	bf00      	nop
 8009fac:	20000fc0 	.word	0x20000fc0
 8009fb0:	08004000 	.word	0x08004000

08009fb4 <Emitter_ON>:
        printf("\r\n");
        HAL_Delay(T3);
}


void Emitter_ON(){  // ?
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 8009fb8:	2100      	movs	r1, #0
 8009fba:	4804      	ldr	r0, [pc, #16]	; (8009fcc <Emitter_ON+0x18>)
 8009fbc:	f007 ff7e 	bl	8011ebc <HAL_TIM_OC_Start_IT>
  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	4802      	ldr	r0, [pc, #8]	; (8009fcc <Emitter_ON+0x18>)
 8009fc4:	f009 f84b 	bl	801305e <HAL_TIMEx_OCN_Start_IT>
#endif
}
 8009fc8:	bf00      	nop
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	20005078 	.word	0x20005078

08009fd0 <Emitter_OFF>:
void Emitter_OFF(){
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0
#if 1
  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	4804      	ldr	r0, [pc, #16]	; (8009fe8 <Emitter_OFF+0x18>)
 8009fd8:	f007 fff4 	bl	8011fc4 <HAL_TIM_OC_Stop_IT>
  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 8009fdc:	2100      	movs	r1, #0
 8009fde:	4802      	ldr	r0, [pc, #8]	; (8009fe8 <Emitter_OFF+0x18>)
 8009fe0:	f009 f892 	bl	8013108 <HAL_TIMEx_OCN_Stop_IT>
#endif
}
 8009fe4:	bf00      	nop
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	20005078 	.word	0x20005078

08009fec <ADC_Start>:
void ADC_Start(){  //ADDMA
 8009fec:	b580      	push	{r7, lr}
 8009fee:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog1, 3) != HAL_OK){
 8009ff0:	2203      	movs	r2, #3
 8009ff2:	490a      	ldr	r1, [pc, #40]	; (800a01c <ADC_Start+0x30>)
 8009ff4:	480a      	ldr	r0, [pc, #40]	; (800a020 <ADC_Start+0x34>)
 8009ff6:	f004 feb1 	bl	800ed5c <HAL_ADC_Start_DMA>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d001      	beq.n	800a004 <ADC_Start+0x18>
  		        Error_Handler();
 800a000:	f003 ff82 	bl	800df08 <Error_Handler>
  		    }

  if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog2, 2) != HAL_OK){
 800a004:	2202      	movs	r2, #2
 800a006:	4907      	ldr	r1, [pc, #28]	; (800a024 <ADC_Start+0x38>)
 800a008:	4807      	ldr	r0, [pc, #28]	; (800a028 <ADC_Start+0x3c>)
 800a00a:	f004 fea7 	bl	800ed5c <HAL_ADC_Start_DMA>
 800a00e:	4603      	mov	r3, r0
 800a010:	2b00      	cmp	r3, #0
 800a012:	d001      	beq.n	800a018 <ADC_Start+0x2c>
  		    	Error_Handler();
 800a014:	f003 ff78 	bl	800df08 <Error_Handler>
 }
#endif
}
 800a018:	bf00      	nop
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	20000f98 	.word	0x20000f98
 800a020:	20015c00 	.word	0x20015c00
 800a024:	20000fa0 	.word	0x20000fa0
 800a028:	200050fc 	.word	0x200050fc

0800a02c <ADC_Stop>:
void ADC_Stop(){
 800a02c:	b580      	push	{r7, lr}
 800a02e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK){
 800a030:	4808      	ldr	r0, [pc, #32]	; (800a054 <ADC_Stop+0x28>)
 800a032:	f004 ff85 	bl	800ef40 <HAL_ADC_Stop_DMA>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <ADC_Stop+0x14>
  		        Error_Handler();
 800a03c:	f003 ff64 	bl	800df08 <Error_Handler>
  		    }

  if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK){
 800a040:	4805      	ldr	r0, [pc, #20]	; (800a058 <ADC_Stop+0x2c>)
 800a042:	f004 ff7d 	bl	800ef40 <HAL_ADC_Stop_DMA>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d001      	beq.n	800a050 <ADC_Stop+0x24>
  		    	Error_Handler();
 800a04c:	f003 ff5c 	bl	800df08 <Error_Handler>
            }
#endif
}
 800a050:	bf00      	nop
 800a052:	bd80      	pop	{r7, pc}
 800a054:	20015c00 	.word	0x20015c00
 800a058:	200050fc 	.word	0x200050fc

0800a05c <Encoder_Start>:
void Encoder_Start(){  //TIM3_Left, TIM4_Right
 800a05c:	b580      	push	{r7, lr}
 800a05e:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800a060:	213c      	movs	r1, #60	; 0x3c
 800a062:	4804      	ldr	r0, [pc, #16]	; (800a074 <Encoder_Start+0x18>)
 800a064:	f008 f9a6 	bl	80123b4 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800a068:	213c      	movs	r1, #60	; 0x3c
 800a06a:	4803      	ldr	r0, [pc, #12]	; (800a078 <Encoder_Start+0x1c>)
 800a06c:	f008 f9a2 	bl	80123b4 <HAL_TIM_Encoder_Start>
}
 800a070:	bf00      	nop
 800a072:	bd80      	pop	{r7, pc}
 800a074:	20015b60 	.word	0x20015b60
 800a078:	200050bc 	.word	0x200050bc

0800a07c <Motor_PWM_Start>:
void Encoder_Stop(){

}
void Motor_PWM_Start(){ // PWMCCR
 800a07c:	b580      	push	{r7, lr}
 800a07e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK){
 800a080:	210c      	movs	r1, #12
 800a082:	4809      	ldr	r0, [pc, #36]	; (800a0a8 <Motor_PWM_Start+0x2c>)
 800a084:	f008 f86e 	bl	8012164 <HAL_TIM_PWM_Start>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <Motor_PWM_Start+0x16>
	 	    	            Error_Handler();
 800a08e:	f003 ff3b 	bl	800df08 <Error_Handler>
	 	    	        }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK){
 800a092:	2104      	movs	r1, #4
 800a094:	4805      	ldr	r0, [pc, #20]	; (800a0ac <Motor_PWM_Start+0x30>)
 800a096:	f008 f865 	bl	8012164 <HAL_TIM_PWM_Start>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <Motor_PWM_Start+0x28>
	 	    	            Error_Handler();
 800a0a0:	f003 ff32 	bl	800df08 <Error_Handler>
	 	    	        }


#endif
}
 800a0a4:	bf00      	nop
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	20016568 	.word	0x20016568
 800a0ac:	20015b1c 	.word	0x20015b1c

0800a0b0 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK){
 800a0b4:	210c      	movs	r1, #12
 800a0b6:	4809      	ldr	r0, [pc, #36]	; (800a0dc <Motor_PWM_Stop+0x2c>)
 800a0b8:	f008 f892 	bl	80121e0 <HAL_TIM_PWM_Stop>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <Motor_PWM_Stop+0x16>
	 	    	            Error_Handler();
 800a0c2:	f003 ff21 	bl	800df08 <Error_Handler>
	 }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK){
 800a0c6:	2104      	movs	r1, #4
 800a0c8:	4805      	ldr	r0, [pc, #20]	; (800a0e0 <Motor_PWM_Stop+0x30>)
 800a0ca:	f008 f889 	bl	80121e0 <HAL_TIM_PWM_Stop>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <Motor_PWM_Stop+0x28>
	 	    	            Error_Handler();
 800a0d4:	f003 ff18 	bl	800df08 <Error_Handler>
	 }

#endif
}
 800a0d8:	bf00      	nop
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20016568 	.word	0x20016568
 800a0e0:	20015b1c 	.word	0x20015b1c

0800a0e4 <Init>:
void PWM_Log(){
//


}
void Init() { // 
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	af00      	add	r7, sp, #0

	Emitter_ON();
 800a0e8:	f7ff ff64 	bl	8009fb4 <Emitter_ON>
	ADC_Start();
 800a0ec:	f7ff ff7e 	bl	8009fec <ADC_Start>
	IMU_init();
 800a0f0:	f7ff fbc4 	bl	800987c <IMU_init>
	Motor_PWM_Start();
 800a0f4:	f7ff ffc2 	bl	800a07c <Motor_PWM_Start>
	 if (HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1) != HAL_OK){
	 	  	  	          Error_Handler();
	 }

#endif
}
 800a0f8:	bf00      	nop
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	0000      	movs	r0, r0
	...

0800a100 <IMU_Get_Data>:
/*---- DEFINING FUNCTION ----*/



/*---- DEFINING FUNCTION ----*/
double IMU_Get_Data(){// IMU
 800a100:	b5b0      	push	{r4, r5, r7, lr}
 800a102:	af00      	add	r7, sp, #0
	//int i = 0;
	static double  /*imu_pre_angle=0,*/ imu_accel=0, imu_pre_accel=0;

    read_gyro_data();
 800a104:	f7ff fbe4 	bl	80098d0 <read_gyro_data>
    read_accel_data();
 800a108:	f7ff fc1a 	bl	8009940 <read_accel_data>

    //atan2(za,xa);
	imu_accel =  ( ( (double)zg + 2.0 )/16.4) * PI /180;
 800a10c:	4b54      	ldr	r3, [pc, #336]	; (800a260 <IMU_Get_Data+0x160>)
 800a10e:	881b      	ldrh	r3, [r3, #0]
 800a110:	b21b      	sxth	r3, r3
 800a112:	4618      	mov	r0, r3
 800a114:	f7fe f93e 	bl	8008394 <__aeabi_i2d>
 800a118:	f04f 0200 	mov.w	r2, #0
 800a11c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a120:	f7fd ffec 	bl	80080fc <__adddf3>
 800a124:	4603      	mov	r3, r0
 800a126:	460c      	mov	r4, r1
 800a128:	4618      	mov	r0, r3
 800a12a:	4621      	mov	r1, r4
 800a12c:	a346      	add	r3, pc, #280	; (adr r3, 800a248 <IMU_Get_Data+0x148>)
 800a12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a132:	f7fe fac3 	bl	80086bc <__aeabi_ddiv>
 800a136:	4603      	mov	r3, r0
 800a138:	460c      	mov	r4, r1
 800a13a:	4618      	mov	r0, r3
 800a13c:	4621      	mov	r1, r4
 800a13e:	a344      	add	r3, pc, #272	; (adr r3, 800a250 <IMU_Get_Data+0x150>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f7fe f990 	bl	8008468 <__aeabi_dmul>
 800a148:	4603      	mov	r3, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	4618      	mov	r0, r3
 800a14e:	4621      	mov	r1, r4
 800a150:	f04f 0200 	mov.w	r2, #0
 800a154:	4b43      	ldr	r3, [pc, #268]	; (800a264 <IMU_Get_Data+0x164>)
 800a156:	f7fe fab1 	bl	80086bc <__aeabi_ddiv>
 800a15a:	4603      	mov	r3, r0
 800a15c:	460c      	mov	r4, r1
 800a15e:	4a42      	ldr	r2, [pc, #264]	; (800a268 <IMU_Get_Data+0x168>)
 800a160:	e9c2 3400 	strd	r3, r4, [r2]
	imu_angle += (imu_pre_accel + imu_accel) * T1 / 2;
 800a164:	4b41      	ldr	r3, [pc, #260]	; (800a26c <IMU_Get_Data+0x16c>)
 800a166:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a16a:	4b3f      	ldr	r3, [pc, #252]	; (800a268 <IMU_Get_Data+0x168>)
 800a16c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a170:	461a      	mov	r2, r3
 800a172:	4623      	mov	r3, r4
 800a174:	f7fd ffc2 	bl	80080fc <__adddf3>
 800a178:	4603      	mov	r3, r0
 800a17a:	460c      	mov	r4, r1
 800a17c:	4618      	mov	r0, r3
 800a17e:	4621      	mov	r1, r4
 800a180:	a335      	add	r3, pc, #212	; (adr r3, 800a258 <IMU_Get_Data+0x158>)
 800a182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a186:	f7fe f96f 	bl	8008468 <__aeabi_dmul>
 800a18a:	4603      	mov	r3, r0
 800a18c:	460c      	mov	r4, r1
 800a18e:	4618      	mov	r0, r3
 800a190:	4621      	mov	r1, r4
 800a192:	f04f 0200 	mov.w	r2, #0
 800a196:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a19a:	f7fe fa8f 	bl	80086bc <__aeabi_ddiv>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	4621      	mov	r1, r4
 800a1a6:	4b32      	ldr	r3, [pc, #200]	; (800a270 <IMU_Get_Data+0x170>)
 800a1a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	4623      	mov	r3, r4
 800a1b0:	f7fd ffa4 	bl	80080fc <__adddf3>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	4a2d      	ldr	r2, [pc, #180]	; (800a270 <IMU_Get_Data+0x170>)
 800a1ba:	e9c2 3400 	strd	r3, r4, [r2]
	imu_angle -= drift_fix * PI /180;
 800a1be:	4b2c      	ldr	r3, [pc, #176]	; (800a270 <IMU_Get_Data+0x170>)
 800a1c0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a1c4:	4b2b      	ldr	r3, [pc, #172]	; (800a274 <IMU_Get_Data+0x174>)
 800a1c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a1ca:	a321      	add	r3, pc, #132	; (adr r3, 800a250 <IMU_Get_Data+0x150>)
 800a1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d0:	f7fe f94a 	bl	8008468 <__aeabi_dmul>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4610      	mov	r0, r2
 800a1da:	4619      	mov	r1, r3
 800a1dc:	f04f 0200 	mov.w	r2, #0
 800a1e0:	4b20      	ldr	r3, [pc, #128]	; (800a264 <IMU_Get_Data+0x164>)
 800a1e2:	f7fe fa6b 	bl	80086bc <__aeabi_ddiv>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	4629      	mov	r1, r5
 800a1ee:	f7fd ff83 	bl	80080f8 <__aeabi_dsub>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	4a1e      	ldr	r2, [pc, #120]	; (800a270 <IMU_Get_Data+0x170>)
 800a1f8:	e9c2 3400 	strd	r3, r4, [r2]
	imu_pre_accel = imu_accel;
 800a1fc:	4b1a      	ldr	r3, [pc, #104]	; (800a268 <IMU_Get_Data+0x168>)
 800a1fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a202:	4a1a      	ldr	r2, [pc, #104]	; (800a26c <IMU_Get_Data+0x16c>)
 800a204:	e9c2 3400 	strd	r3, r4, [r2]
	//imu_pre_angle = imu_angle;

	//0.95 * imu_pre_angle + 0.05 * (imu_pre_accel + imu_accel) * T1 / 2;
	Body_angle = imu_angle * 180 / PI;
 800a208:	4b19      	ldr	r3, [pc, #100]	; (800a270 <IMU_Get_Data+0x170>)
 800a20a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a20e:	f04f 0200 	mov.w	r2, #0
 800a212:	4b14      	ldr	r3, [pc, #80]	; (800a264 <IMU_Get_Data+0x164>)
 800a214:	f7fe f928 	bl	8008468 <__aeabi_dmul>
 800a218:	4603      	mov	r3, r0
 800a21a:	460c      	mov	r4, r1
 800a21c:	4618      	mov	r0, r3
 800a21e:	4621      	mov	r1, r4
 800a220:	a30b      	add	r3, pc, #44	; (adr r3, 800a250 <IMU_Get_Data+0x150>)
 800a222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a226:	f7fe fa49 	bl	80086bc <__aeabi_ddiv>
 800a22a:	4603      	mov	r3, r0
 800a22c:	460c      	mov	r4, r1
 800a22e:	4a12      	ldr	r2, [pc, #72]	; (800a278 <IMU_Get_Data+0x178>)
 800a230:	e9c2 3400 	strd	r3, r4, [r2]

	  return imu_accel;
 800a234:	4b0c      	ldr	r3, [pc, #48]	; (800a268 <IMU_Get_Data+0x168>)
 800a236:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a23a:	ec44 3b17 	vmov	d7, r3, r4
}
 800a23e:	eeb0 0a47 	vmov.f32	s0, s14
 800a242:	eef0 0a67 	vmov.f32	s1, s15
 800a246:	bdb0      	pop	{r4, r5, r7, pc}
 800a248:	66666666 	.word	0x66666666
 800a24c:	40306666 	.word	0x40306666
 800a250:	54442d18 	.word	0x54442d18
 800a254:	400921fb 	.word	0x400921fb
 800a258:	d2f1a9fc 	.word	0xd2f1a9fc
 800a25c:	3f50624d 	.word	0x3f50624d
 800a260:	2000505e 	.word	0x2000505e
 800a264:	40668000 	.word	0x40668000
 800a268:	20004fe0 	.word	0x20004fe0
 800a26c:	20004fe8 	.word	0x20004fe8
 800a270:	20000f70 	.word	0x20000f70
 800a274:	20000018 	.word	0x20000018
 800a278:	20000f68 	.word	0x20000f68

0800a27c <IMU_Control>:
void IMU_Control(double target, double now, double T, double KP, double KI, double KD){
 800a27c:	b5b0      	push	{r4, r5, r7, lr}
 800a27e:	b08c      	sub	sp, #48	; 0x30
 800a280:	af00      	add	r7, sp, #0
 800a282:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800a286:	ed87 1b08 	vstr	d1, [r7, #32]
 800a28a:	ed87 2b06 	vstr	d2, [r7, #24]
 800a28e:	ed87 3b04 	vstr	d3, [r7, #16]
 800a292:	ed87 4b02 	vstr	d4, [r7, #8]
 800a296:	ed87 5b00 	vstr	d5, [r7]

	static double e=0, ei=0, ed=0, e0=0;

	if(mode.imu == 0 || (Target_velocity == 0 && Target_Rad_velo == 0)){
 800a29a:	4b7c      	ldr	r3, [pc, #496]	; (800a48c <IMU_Control+0x210>)
 800a29c:	799b      	ldrb	r3, [r3, #6]
 800a29e:	f003 0301 	and.w	r3, r3, #1
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00f      	beq.n	800a2c8 <IMU_Control+0x4c>
 800a2a8:	4b79      	ldr	r3, [pc, #484]	; (800a490 <IMU_Control+0x214>)
 800a2aa:	edd3 7a00 	vldr	s15, [r3]
 800a2ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a2b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2b6:	d123      	bne.n	800a300 <IMU_Control+0x84>
 800a2b8:	4b76      	ldr	r3, [pc, #472]	; (800a494 <IMU_Control+0x218>)
 800a2ba:	edd3 7a00 	vldr	s15, [r3]
 800a2be:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2c6:	d11b      	bne.n	800a300 <IMU_Control+0x84>
		e=0;
 800a2c8:	4a73      	ldr	r2, [pc, #460]	; (800a498 <IMU_Control+0x21c>)
 800a2ca:	f04f 0300 	mov.w	r3, #0
 800a2ce:	f04f 0400 	mov.w	r4, #0
 800a2d2:	e9c2 3400 	strd	r3, r4, [r2]
		ei = 0;
 800a2d6:	4a71      	ldr	r2, [pc, #452]	; (800a49c <IMU_Control+0x220>)
 800a2d8:	f04f 0300 	mov.w	r3, #0
 800a2dc:	f04f 0400 	mov.w	r4, #0
 800a2e0:	e9c2 3400 	strd	r3, r4, [r2]
		ed=0;
 800a2e4:	4a6e      	ldr	r2, [pc, #440]	; (800a4a0 <IMU_Control+0x224>)
 800a2e6:	f04f 0300 	mov.w	r3, #0
 800a2ea:	f04f 0400 	mov.w	r4, #0
 800a2ee:	e9c2 3400 	strd	r3, r4, [r2]
		e0=0;
 800a2f2:	4a6c      	ldr	r2, [pc, #432]	; (800a4a4 <IMU_Control+0x228>)
 800a2f4:	f04f 0300 	mov.w	r3, #0
 800a2f8:	f04f 0400 	mov.w	r4, #0
 800a2fc:	e9c2 3400 	strd	r3, r4, [r2]
	}
	mode.imu = 1;
 800a300:	4a62      	ldr	r2, [pc, #392]	; (800a48c <IMU_Control+0x210>)
 800a302:	7993      	ldrb	r3, [r2, #6]
 800a304:	f043 0301 	orr.w	r3, r3, #1
 800a308:	7193      	strb	r3, [r2, #6]

	e = target - now;
 800a30a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a30e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a312:	f7fd fef1 	bl	80080f8 <__aeabi_dsub>
 800a316:	4603      	mov	r3, r0
 800a318:	460c      	mov	r4, r1
 800a31a:	4a5f      	ldr	r2, [pc, #380]	; (800a498 <IMU_Control+0x21c>)
 800a31c:	e9c2 3400 	strd	r3, r4, [r2]
	ei += e * T;
 800a320:	4b5d      	ldr	r3, [pc, #372]	; (800a498 <IMU_Control+0x21c>)
 800a322:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a326:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a32a:	f7fe f89d 	bl	8008468 <__aeabi_dmul>
 800a32e:	4603      	mov	r3, r0
 800a330:	460c      	mov	r4, r1
 800a332:	4618      	mov	r0, r3
 800a334:	4621      	mov	r1, r4
 800a336:	4b59      	ldr	r3, [pc, #356]	; (800a49c <IMU_Control+0x220>)
 800a338:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a33c:	461a      	mov	r2, r3
 800a33e:	4623      	mov	r3, r4
 800a340:	f7fd fedc 	bl	80080fc <__adddf3>
 800a344:	4603      	mov	r3, r0
 800a346:	460c      	mov	r4, r1
 800a348:	4a54      	ldr	r2, [pc, #336]	; (800a49c <IMU_Control+0x220>)
 800a34a:	e9c2 3400 	strd	r3, r4, [r2]
	ed = (e- e0) / T;
 800a34e:	4b52      	ldr	r3, [pc, #328]	; (800a498 <IMU_Control+0x21c>)
 800a350:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a354:	4b53      	ldr	r3, [pc, #332]	; (800a4a4 <IMU_Control+0x228>)
 800a356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a35a:	461a      	mov	r2, r3
 800a35c:	4623      	mov	r3, r4
 800a35e:	f7fd fecb 	bl	80080f8 <__aeabi_dsub>
 800a362:	4603      	mov	r3, r0
 800a364:	460c      	mov	r4, r1
 800a366:	4618      	mov	r0, r3
 800a368:	4621      	mov	r1, r4
 800a36a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a36e:	f7fe f9a5 	bl	80086bc <__aeabi_ddiv>
 800a372:	4603      	mov	r3, r0
 800a374:	460c      	mov	r4, r1
 800a376:	4a4a      	ldr	r2, [pc, #296]	; (800a4a0 <IMU_Control+0x224>)
 800a378:	e9c2 3400 	strd	r3, r4, [r2]
	e0 = e;
 800a37c:	4b46      	ldr	r3, [pc, #280]	; (800a498 <IMU_Control+0x21c>)
 800a37e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a382:	4a48      	ldr	r2, [pc, #288]	; (800a4a4 <IMU_Control+0x228>)
 800a384:	e9c2 3400 	strd	r3, r4, [r2]

	L_angular_velocity = -(int16_t)round(KP*e + KI*ei + KD*ed);
 800a388:	4b43      	ldr	r3, [pc, #268]	; (800a498 <IMU_Control+0x21c>)
 800a38a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a38e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a392:	f7fe f869 	bl	8008468 <__aeabi_dmul>
 800a396:	4603      	mov	r3, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	4625      	mov	r5, r4
 800a39c:	461c      	mov	r4, r3
 800a39e:	4b3f      	ldr	r3, [pc, #252]	; (800a49c <IMU_Control+0x220>)
 800a3a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a3a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a3a8:	f7fe f85e 	bl	8008468 <__aeabi_dmul>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	4620      	mov	r0, r4
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	f7fd fea2 	bl	80080fc <__adddf3>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	460c      	mov	r4, r1
 800a3bc:	4625      	mov	r5, r4
 800a3be:	461c      	mov	r4, r3
 800a3c0:	4b37      	ldr	r3, [pc, #220]	; (800a4a0 <IMU_Control+0x224>)
 800a3c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a3c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3ca:	f7fe f84d 	bl	8008468 <__aeabi_dmul>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	4629      	mov	r1, r5
 800a3d6:	f7fd fe91 	bl	80080fc <__adddf3>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	460c      	mov	r4, r1
 800a3de:	ec44 3b17 	vmov	d7, r3, r4
 800a3e2:	eeb0 0a47 	vmov.f32	s0, s14
 800a3e6:	eef0 0a67 	vmov.f32	s1, s15
 800a3ea:	f009 fcb7 	bl	8013d5c <round>
 800a3ee:	ec54 3b10 	vmov	r3, r4, d0
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	f7fe fae7 	bl	80089c8 <__aeabi_d2iz>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	b21b      	sxth	r3, r3
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	425b      	negs	r3, r3
 800a402:	b29b      	uxth	r3, r3
 800a404:	b21a      	sxth	r2, r3
 800a406:	4b28      	ldr	r3, [pc, #160]	; (800a4a8 <IMU_Control+0x22c>)
 800a408:	801a      	strh	r2, [r3, #0]
	R_angular_velocity =  (int16_t)round(KP*e + KI*ei + KD*ed);
 800a40a:	4b23      	ldr	r3, [pc, #140]	; (800a498 <IMU_Control+0x21c>)
 800a40c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a410:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a414:	f7fe f828 	bl	8008468 <__aeabi_dmul>
 800a418:	4603      	mov	r3, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	4625      	mov	r5, r4
 800a41e:	461c      	mov	r4, r3
 800a420:	4b1e      	ldr	r3, [pc, #120]	; (800a49c <IMU_Control+0x220>)
 800a422:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a426:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a42a:	f7fe f81d 	bl	8008468 <__aeabi_dmul>
 800a42e:	4602      	mov	r2, r0
 800a430:	460b      	mov	r3, r1
 800a432:	4620      	mov	r0, r4
 800a434:	4629      	mov	r1, r5
 800a436:	f7fd fe61 	bl	80080fc <__adddf3>
 800a43a:	4603      	mov	r3, r0
 800a43c:	460c      	mov	r4, r1
 800a43e:	4625      	mov	r5, r4
 800a440:	461c      	mov	r4, r3
 800a442:	4b17      	ldr	r3, [pc, #92]	; (800a4a0 <IMU_Control+0x224>)
 800a444:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a44c:	f7fe f80c 	bl	8008468 <__aeabi_dmul>
 800a450:	4602      	mov	r2, r0
 800a452:	460b      	mov	r3, r1
 800a454:	4620      	mov	r0, r4
 800a456:	4629      	mov	r1, r5
 800a458:	f7fd fe50 	bl	80080fc <__adddf3>
 800a45c:	4603      	mov	r3, r0
 800a45e:	460c      	mov	r4, r1
 800a460:	ec44 3b17 	vmov	d7, r3, r4
 800a464:	eeb0 0a47 	vmov.f32	s0, s14
 800a468:	eef0 0a67 	vmov.f32	s1, s15
 800a46c:	f009 fc76 	bl	8013d5c <round>
 800a470:	ec54 3b10 	vmov	r3, r4, d0
 800a474:	4618      	mov	r0, r3
 800a476:	4621      	mov	r1, r4
 800a478:	f7fe faa6 	bl	80089c8 <__aeabi_d2iz>
 800a47c:	4603      	mov	r3, r0
 800a47e:	b21a      	sxth	r2, r3
 800a480:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <IMU_Control+0x230>)
 800a482:	801a      	strh	r2, [r3, #0]

	//b 0
}
 800a484:	bf00      	nop
 800a486:	3730      	adds	r7, #48	; 0x30
 800a488:	46bd      	mov	sp, r7
 800a48a:	bdb0      	pop	{r4, r5, r7, pc}
 800a48c:	20000ce8 	.word	0x20000ce8
 800a490:	20000f60 	.word	0x20000f60
 800a494:	20000f64 	.word	0x20000f64
 800a498:	20004ff0 	.word	0x20004ff0
 800a49c:	20004ff8 	.word	0x20004ff8
 800a4a0:	20005000 	.word	0x20005000
 800a4a4:	20005008 	.word	0x20005008
 800a4a8:	20005042 	.word	0x20005042
 800a4ac:	20005046 	.word	0x20005046

0800a4b0 <LED_Change>:


void LED_Change(){
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	af00      	add	r7, sp, #0
	//Switch
	switch(mode.LED){
 800a4b4:	4b5a      	ldr	r3, [pc, #360]	; (800a620 <LED_Change+0x170>)
 800a4b6:	f993 3000 	ldrsb.w	r3, [r3]
 800a4ba:	2b07      	cmp	r3, #7
 800a4bc:	f200 80ac 	bhi.w	800a618 <LED_Change+0x168>
 800a4c0:	a201      	add	r2, pc, #4	; (adr r2, 800a4c8 <LED_Change+0x18>)
 800a4c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c6:	bf00      	nop
 800a4c8:	0800a4e9 	.word	0x0800a4e9
 800a4cc:	0800a50f 	.word	0x0800a50f
 800a4d0:	0800a535 	.word	0x0800a535
 800a4d4:	0800a55b 	.word	0x0800a55b
 800a4d8:	0800a581 	.word	0x0800a581
 800a4dc:	0800a5a7 	.word	0x0800a5a7
 800a4e0:	0800a5cd 	.word	0x0800a5cd
 800a4e4:	0800a5f3 	.word	0x0800a5f3
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a4ee:	484d      	ldr	r0, [pc, #308]	; (800a624 <LED_Change+0x174>)
 800a4f0:	f006 fa64 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a4fa:	484a      	ldr	r0, [pc, #296]	; (800a624 <LED_Change+0x174>)
 800a4fc:	f006 fa5e 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a500:	2200      	movs	r2, #0
 800a502:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a506:	4848      	ldr	r0, [pc, #288]	; (800a628 <LED_Change+0x178>)
 800a508:	f006 fa58 	bl	80109bc <HAL_GPIO_WritePin>
		break;
 800a50c:	e085      	b.n	800a61a <LED_Change+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a50e:	2201      	movs	r2, #1
 800a510:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a514:	4843      	ldr	r0, [pc, #268]	; (800a624 <LED_Change+0x174>)
 800a516:	f006 fa51 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a51a:	2200      	movs	r2, #0
 800a51c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a520:	4840      	ldr	r0, [pc, #256]	; (800a624 <LED_Change+0x174>)
 800a522:	f006 fa4b 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a526:	2200      	movs	r2, #0
 800a528:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a52c:	483e      	ldr	r0, [pc, #248]	; (800a628 <LED_Change+0x178>)
 800a52e:	f006 fa45 	bl	80109bc <HAL_GPIO_WritePin>
		break;
 800a532:	e072      	b.n	800a61a <LED_Change+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a534:	2200      	movs	r2, #0
 800a536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a53a:	483a      	ldr	r0, [pc, #232]	; (800a624 <LED_Change+0x174>)
 800a53c:	f006 fa3e 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a540:	2201      	movs	r2, #1
 800a542:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a546:	4837      	ldr	r0, [pc, #220]	; (800a624 <LED_Change+0x174>)
 800a548:	f006 fa38 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a54c:	2200      	movs	r2, #0
 800a54e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a552:	4835      	ldr	r0, [pc, #212]	; (800a628 <LED_Change+0x178>)
 800a554:	f006 fa32 	bl	80109bc <HAL_GPIO_WritePin>

		break;
 800a558:	e05f      	b.n	800a61a <LED_Change+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a55a:	2201      	movs	r2, #1
 800a55c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a560:	4830      	ldr	r0, [pc, #192]	; (800a624 <LED_Change+0x174>)
 800a562:	f006 fa2b 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a566:	2201      	movs	r2, #1
 800a568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a56c:	482d      	ldr	r0, [pc, #180]	; (800a624 <LED_Change+0x174>)
 800a56e:	f006 fa25 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800a572:	2200      	movs	r2, #0
 800a574:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a578:	482b      	ldr	r0, [pc, #172]	; (800a628 <LED_Change+0x178>)
 800a57a:	f006 fa1f 	bl	80109bc <HAL_GPIO_WritePin>
		break;
 800a57e:	e04c      	b.n	800a61a <LED_Change+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a580:	2200      	movs	r2, #0
 800a582:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a586:	4827      	ldr	r0, [pc, #156]	; (800a624 <LED_Change+0x174>)
 800a588:	f006 fa18 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a58c:	2200      	movs	r2, #0
 800a58e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a592:	4824      	ldr	r0, [pc, #144]	; (800a624 <LED_Change+0x174>)
 800a594:	f006 fa12 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a598:	2201      	movs	r2, #1
 800a59a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a59e:	4822      	ldr	r0, [pc, #136]	; (800a628 <LED_Change+0x178>)
 800a5a0:	f006 fa0c 	bl	80109bc <HAL_GPIO_WritePin>
		break;
 800a5a4:	e039      	b.n	800a61a <LED_Change+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5ac:	481d      	ldr	r0, [pc, #116]	; (800a624 <LED_Change+0x174>)
 800a5ae:	f006 fa05 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a5b8:	481a      	ldr	r0, [pc, #104]	; (800a624 <LED_Change+0x174>)
 800a5ba:	f006 f9ff 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5c4:	4818      	ldr	r0, [pc, #96]	; (800a628 <LED_Change+0x178>)
 800a5c6:	f006 f9f9 	bl	80109bc <HAL_GPIO_WritePin>
		break;
 800a5ca:	e026      	b.n	800a61a <LED_Change+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5d2:	4814      	ldr	r0, [pc, #80]	; (800a624 <LED_Change+0x174>)
 800a5d4:	f006 f9f2 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a5d8:	2201      	movs	r2, #1
 800a5da:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a5de:	4811      	ldr	r0, [pc, #68]	; (800a624 <LED_Change+0x174>)
 800a5e0:	f006 f9ec 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5ea:	480f      	ldr	r0, [pc, #60]	; (800a628 <LED_Change+0x178>)
 800a5ec:	f006 f9e6 	bl	80109bc <HAL_GPIO_WritePin>

		break;
 800a5f0:	e013      	b.n	800a61a <LED_Change+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a5f8:	480a      	ldr	r0, [pc, #40]	; (800a624 <LED_Change+0x174>)
 800a5fa:	f006 f9df 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800a5fe:	2201      	movs	r2, #1
 800a600:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a604:	4807      	ldr	r0, [pc, #28]	; (800a624 <LED_Change+0x174>)
 800a606:	f006 f9d9 	bl	80109bc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800a60a:	2201      	movs	r2, #1
 800a60c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a610:	4805      	ldr	r0, [pc, #20]	; (800a628 <LED_Change+0x178>)
 800a612:	f006 f9d3 	bl	80109bc <HAL_GPIO_WritePin>

		break;
 800a616:	e000      	b.n	800a61a <LED_Change+0x16a>
	default: break;
 800a618:	bf00      	nop

	}
}
 800a61a:	bf00      	nop
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	20000ce8 	.word	0x20000ce8
 800a624:	40020800 	.word	0x40020800
 800a628:	40020400 	.word	0x40020400

0800a62c <Motor_Switch>:
void Motor_Switch(int16_t L, int16_t R){
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	4603      	mov	r3, r0
 800a634:	460a      	mov	r2, r1
 800a636:	80fb      	strh	r3, [r7, #6]
 800a638:	4613      	mov	r3, r2
 800a63a:	80bb      	strh	r3, [r7, #4]
	if (L > 0 ){
 800a63c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a640:	2b00      	cmp	r3, #0
 800a642:	dd05      	ble.n	800a650 <Motor_Switch+0x24>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //A2SET:1
 800a644:	2201      	movs	r2, #1
 800a646:	2104      	movs	r1, #4
 800a648:	481a      	ldr	r0, [pc, #104]	; (800a6b4 <Motor_Switch+0x88>)
 800a64a:	f006 f9b7 	bl	80109bc <HAL_GPIO_WritePin>
 800a64e:	e00c      	b.n	800a66a <Motor_Switch+0x3e>

	}
	else  if (L < 0){
 800a650:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a654:	2b00      	cmp	r3, #0
 800a656:	da08      	bge.n	800a66a <Motor_Switch+0x3e>
		//to +
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); //A2,RESET:0
 800a658:	2200      	movs	r2, #0
 800a65a:	2104      	movs	r1, #4
 800a65c:	4815      	ldr	r0, [pc, #84]	; (800a6b4 <Motor_Switch+0x88>)
 800a65e:	f006 f9ad 	bl	80109bc <HAL_GPIO_WritePin>
		L = -L;
 800a662:	88fb      	ldrh	r3, [r7, #6]
 800a664:	425b      	negs	r3, r3
 800a666:	b29b      	uxth	r3, r3
 800a668:	80fb      	strh	r3, [r7, #6]
	}
	if (R > 0){
 800a66a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	dd05      	ble.n	800a67e <Motor_Switch+0x52>
		//to -
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); //A0,RESET:0
 800a672:	2200      	movs	r2, #0
 800a674:	2101      	movs	r1, #1
 800a676:	480f      	ldr	r0, [pc, #60]	; (800a6b4 <Motor_Switch+0x88>)
 800a678:	f006 f9a0 	bl	80109bc <HAL_GPIO_WritePin>
 800a67c:	e00c      	b.n	800a698 <Motor_Switch+0x6c>

	}

	else if (R < 0){
 800a67e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800a682:	2b00      	cmp	r3, #0
 800a684:	da08      	bge.n	800a698 <Motor_Switch+0x6c>
	  	//to +
	  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //A0,SET:1
 800a686:	2201      	movs	r2, #1
 800a688:	2101      	movs	r1, #1
 800a68a:	480a      	ldr	r0, [pc, #40]	; (800a6b4 <Motor_Switch+0x88>)
 800a68c:	f006 f996 	bl	80109bc <HAL_GPIO_WritePin>
	  	R = -R;
 800a690:	88bb      	ldrh	r3, [r7, #4]
 800a692:	425b      	negs	r3, r3
 800a694:	b29b      	uxth	r3, r3
 800a696:	80bb      	strh	r3, [r7, #4]
	}

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, L); //tim2ch4
 800a698:	4b07      	ldr	r3, [pc, #28]	; (800a6b8 <Motor_Switch+0x8c>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a6a0:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, R); //tim5ch2
 800a6a2:	4b06      	ldr	r3, [pc, #24]	; (800a6bc <Motor_Switch+0x90>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800a6aa:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a6ac:	bf00      	nop
 800a6ae:	3708      	adds	r7, #8
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}
 800a6b4:	40020000 	.word	0x40020000
 800a6b8:	20016568 	.word	0x20016568
 800a6bc:	20015b1c 	.word	0x20015b1c

0800a6c0 <ADC_Get_Data>:

void ADC_Get_Data(){
 800a6c0:	b480      	push	{r7}
 800a6c2:	af00      	add	r7, sp, #0

	static int count = 0;

	    sl_ad1_10 = analog1[0];
 800a6c4:	4b80      	ldr	r3, [pc, #512]	; (800a8c8 <ADC_Get_Data+0x208>)
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b21a      	sxth	r2, r3
 800a6ca:	4b80      	ldr	r3, [pc, #512]	; (800a8cc <ADC_Get_Data+0x20c>)
 800a6cc:	801a      	strh	r2, [r3, #0]
		fr_ad1_14 = analog1[1];
 800a6ce:	4b7e      	ldr	r3, [pc, #504]	; (800a8c8 <ADC_Get_Data+0x208>)
 800a6d0:	885b      	ldrh	r3, [r3, #2]
 800a6d2:	b21a      	sxth	r2, r3
 800a6d4:	4b7e      	ldr	r3, [pc, #504]	; (800a8d0 <ADC_Get_Data+0x210>)
 800a6d6:	801a      	strh	r2, [r3, #0]
		fl_ad2_11 = analog2[0];
 800a6d8:	4b7e      	ldr	r3, [pc, #504]	; (800a8d4 <ADC_Get_Data+0x214>)
 800a6da:	881b      	ldrh	r3, [r3, #0]
 800a6dc:	b21a      	sxth	r2, r3
 800a6de:	4b7e      	ldr	r3, [pc, #504]	; (800a8d8 <ADC_Get_Data+0x218>)
 800a6e0:	801a      	strh	r2, [r3, #0]
		sr_ad2_15 = analog2[1];
 800a6e2:	4b7c      	ldr	r3, [pc, #496]	; (800a8d4 <ADC_Get_Data+0x214>)
 800a6e4:	885b      	ldrh	r3, [r3, #2]
 800a6e6:	b21a      	sxth	r2, r3
 800a6e8:	4b7c      	ldr	r3, [pc, #496]	; (800a8dc <ADC_Get_Data+0x21c>)
 800a6ea:	801a      	strh	r2, [r3, #0]

	    sl_error = abs(sl_path - sl_ad1_10);
 800a6ec:	4b7c      	ldr	r3, [pc, #496]	; (800a8e0 <ADC_Get_Data+0x220>)
 800a6ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	4b75      	ldr	r3, [pc, #468]	; (800a8cc <ADC_Get_Data+0x20c>)
 800a6f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	bfb8      	it	lt
 800a700:	425b      	neglt	r3, r3
 800a702:	b21a      	sxth	r2, r3
 800a704:	4b77      	ldr	r3, [pc, #476]	; (800a8e4 <ADC_Get_Data+0x224>)
 800a706:	801a      	strh	r2, [r3, #0]
		fr_error = abs(fr_path - fr_ad1_14);
 800a708:	4b77      	ldr	r3, [pc, #476]	; (800a8e8 <ADC_Get_Data+0x228>)
 800a70a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a70e:	461a      	mov	r2, r3
 800a710:	4b6f      	ldr	r3, [pc, #444]	; (800a8d0 <ADC_Get_Data+0x210>)
 800a712:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a716:	1ad3      	subs	r3, r2, r3
 800a718:	2b00      	cmp	r3, #0
 800a71a:	bfb8      	it	lt
 800a71c:	425b      	neglt	r3, r3
 800a71e:	b21a      	sxth	r2, r3
 800a720:	4b72      	ldr	r3, [pc, #456]	; (800a8ec <ADC_Get_Data+0x22c>)
 800a722:	801a      	strh	r2, [r3, #0]
	    fl_error = abs(fl_path - fl_ad2_11);
 800a724:	4b72      	ldr	r3, [pc, #456]	; (800a8f0 <ADC_Get_Data+0x230>)
 800a726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a72a:	461a      	mov	r2, r3
 800a72c:	4b6a      	ldr	r3, [pc, #424]	; (800a8d8 <ADC_Get_Data+0x218>)
 800a72e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a732:	1ad3      	subs	r3, r2, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	bfb8      	it	lt
 800a738:	425b      	neglt	r3, r3
 800a73a:	b21a      	sxth	r2, r3
 800a73c:	4b6d      	ldr	r3, [pc, #436]	; (800a8f4 <ADC_Get_Data+0x234>)
 800a73e:	801a      	strh	r2, [r3, #0]
	    sr_error = abs(sr_path - sr_ad2_15);
 800a740:	4b6d      	ldr	r3, [pc, #436]	; (800a8f8 <ADC_Get_Data+0x238>)
 800a742:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a746:	461a      	mov	r2, r3
 800a748:	4b64      	ldr	r3, [pc, #400]	; (800a8dc <ADC_Get_Data+0x21c>)
 800a74a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a74e:	1ad3      	subs	r3, r2, r3
 800a750:	2b00      	cmp	r3, #0
 800a752:	bfb8      	it	lt
 800a754:	425b      	neglt	r3, r3
 800a756:	b21a      	sxth	r2, r3
 800a758:	4b68      	ldr	r3, [pc, #416]	; (800a8fc <ADC_Get_Data+0x23c>)
 800a75a:	801a      	strh	r2, [r3, #0]

	    sl_path = sl_ad1_10;
 800a75c:	4b5b      	ldr	r3, [pc, #364]	; (800a8cc <ADC_Get_Data+0x20c>)
 800a75e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a762:	4b5f      	ldr	r3, [pc, #380]	; (800a8e0 <ADC_Get_Data+0x220>)
 800a764:	801a      	strh	r2, [r3, #0]
	    fr_path = fr_ad1_14;
 800a766:	4b5a      	ldr	r3, [pc, #360]	; (800a8d0 <ADC_Get_Data+0x210>)
 800a768:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a76c:	4b5e      	ldr	r3, [pc, #376]	; (800a8e8 <ADC_Get_Data+0x228>)
 800a76e:	801a      	strh	r2, [r3, #0]
	    fl_path = fl_ad2_11;
 800a770:	4b59      	ldr	r3, [pc, #356]	; (800a8d8 <ADC_Get_Data+0x218>)
 800a772:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a776:	4b5e      	ldr	r3, [pc, #376]	; (800a8f0 <ADC_Get_Data+0x230>)
 800a778:	801a      	strh	r2, [r3, #0]
		sr_path = sr_ad2_15;
 800a77a:	4b58      	ldr	r3, [pc, #352]	; (800a8dc <ADC_Get_Data+0x21c>)
 800a77c:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a780:	4b5d      	ldr	r3, [pc, #372]	; (800a8f8 <ADC_Get_Data+0x238>)
 800a782:	801a      	strh	r2, [r3, #0]

		battery_V = analog1[2];
 800a784:	4b50      	ldr	r3, [pc, #320]	; (800a8c8 <ADC_Get_Data+0x208>)
 800a786:	889b      	ldrh	r3, [r3, #4]
 800a788:	ee07 3a90 	vmov	s15, r3
 800a78c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a790:	4b5b      	ldr	r3, [pc, #364]	; (800a900 <ADC_Get_Data+0x240>)
 800a792:	edc3 7a00 	vstr	s15, [r3]
#if 1
		sl_integrate += sl_error;
 800a796:	4b5b      	ldr	r3, [pc, #364]	; (800a904 <ADC_Get_Data+0x244>)
 800a798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a79c:	b29a      	uxth	r2, r3
 800a79e:	4b51      	ldr	r3, [pc, #324]	; (800a8e4 <ADC_Get_Data+0x224>)
 800a7a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	4413      	add	r3, r2
 800a7a8:	b29b      	uxth	r3, r3
 800a7aa:	b21a      	sxth	r2, r3
 800a7ac:	4b55      	ldr	r3, [pc, #340]	; (800a904 <ADC_Get_Data+0x244>)
 800a7ae:	801a      	strh	r2, [r3, #0]
		fr_integrate += fr_error;
 800a7b0:	4b55      	ldr	r3, [pc, #340]	; (800a908 <ADC_Get_Data+0x248>)
 800a7b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7b6:	b29a      	uxth	r2, r3
 800a7b8:	4b4c      	ldr	r3, [pc, #304]	; (800a8ec <ADC_Get_Data+0x22c>)
 800a7ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	4413      	add	r3, r2
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	b21a      	sxth	r2, r3
 800a7c6:	4b50      	ldr	r3, [pc, #320]	; (800a908 <ADC_Get_Data+0x248>)
 800a7c8:	801a      	strh	r2, [r3, #0]
		fl_integrate += fl_error;
 800a7ca:	4b50      	ldr	r3, [pc, #320]	; (800a90c <ADC_Get_Data+0x24c>)
 800a7cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7d0:	b29a      	uxth	r2, r3
 800a7d2:	4b48      	ldr	r3, [pc, #288]	; (800a8f4 <ADC_Get_Data+0x234>)
 800a7d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	4413      	add	r3, r2
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	b21a      	sxth	r2, r3
 800a7e0:	4b4a      	ldr	r3, [pc, #296]	; (800a90c <ADC_Get_Data+0x24c>)
 800a7e2:	801a      	strh	r2, [r3, #0]
		sr_integrate += sr_error;
 800a7e4:	4b4a      	ldr	r3, [pc, #296]	; (800a910 <ADC_Get_Data+0x250>)
 800a7e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	4b43      	ldr	r3, [pc, #268]	; (800a8fc <ADC_Get_Data+0x23c>)
 800a7ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	4413      	add	r3, r2
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	b21a      	sxth	r2, r3
 800a7fa:	4b45      	ldr	r3, [pc, #276]	; (800a910 <ADC_Get_Data+0x250>)
 800a7fc:	801a      	strh	r2, [r3, #0]

		count ++;
 800a7fe:	4b45      	ldr	r3, [pc, #276]	; (800a914 <ADC_Get_Data+0x254>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3301      	adds	r3, #1
 800a804:	4a43      	ldr	r2, [pc, #268]	; (800a914 <ADC_Get_Data+0x254>)
 800a806:	6013      	str	r3, [r2, #0]
		if(count == 10){
 800a808:	4b42      	ldr	r3, [pc, #264]	; (800a914 <ADC_Get_Data+0x254>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b0a      	cmp	r3, #10
 800a80e:	d156      	bne.n	800a8be <ADC_Get_Data+0x1fe>
			sl_average = (float)sl_integrate / count;
 800a810:	4b3c      	ldr	r3, [pc, #240]	; (800a904 <ADC_Get_Data+0x244>)
 800a812:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a816:	ee07 3a90 	vmov	s15, r3
 800a81a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a81e:	4b3d      	ldr	r3, [pc, #244]	; (800a914 <ADC_Get_Data+0x254>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	ee07 3a90 	vmov	s15, r3
 800a826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a82a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a82e:	4b3a      	ldr	r3, [pc, #232]	; (800a918 <ADC_Get_Data+0x258>)
 800a830:	edc3 7a00 	vstr	s15, [r3]
			fr_average = (float)fr_integrate / count;
 800a834:	4b34      	ldr	r3, [pc, #208]	; (800a908 <ADC_Get_Data+0x248>)
 800a836:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a83a:	ee07 3a90 	vmov	s15, r3
 800a83e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a842:	4b34      	ldr	r3, [pc, #208]	; (800a914 <ADC_Get_Data+0x254>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	ee07 3a90 	vmov	s15, r3
 800a84a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a84e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a852:	4b32      	ldr	r3, [pc, #200]	; (800a91c <ADC_Get_Data+0x25c>)
 800a854:	edc3 7a00 	vstr	s15, [r3]
			fl_average = (float)fl_integrate / count;
 800a858:	4b2c      	ldr	r3, [pc, #176]	; (800a90c <ADC_Get_Data+0x24c>)
 800a85a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a85e:	ee07 3a90 	vmov	s15, r3
 800a862:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a866:	4b2b      	ldr	r3, [pc, #172]	; (800a914 <ADC_Get_Data+0x254>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	ee07 3a90 	vmov	s15, r3
 800a86e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a876:	4b2a      	ldr	r3, [pc, #168]	; (800a920 <ADC_Get_Data+0x260>)
 800a878:	edc3 7a00 	vstr	s15, [r3]
			sr_average = (float)sr_integrate / count;
 800a87c:	4b24      	ldr	r3, [pc, #144]	; (800a910 <ADC_Get_Data+0x250>)
 800a87e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a882:	ee07 3a90 	vmov	s15, r3
 800a886:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a88a:	4b22      	ldr	r3, [pc, #136]	; (800a914 <ADC_Get_Data+0x254>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	ee07 3a90 	vmov	s15, r3
 800a892:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a896:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a89a:	4b22      	ldr	r3, [pc, #136]	; (800a924 <ADC_Get_Data+0x264>)
 800a89c:	edc3 7a00 	vstr	s15, [r3]


			sl_integrate = 0;
 800a8a0:	4b18      	ldr	r3, [pc, #96]	; (800a904 <ADC_Get_Data+0x244>)
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	801a      	strh	r2, [r3, #0]
			fr_integrate = 0;
 800a8a6:	4b18      	ldr	r3, [pc, #96]	; (800a908 <ADC_Get_Data+0x248>)
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	801a      	strh	r2, [r3, #0]
			fl_integrate = 0;
 800a8ac:	4b17      	ldr	r3, [pc, #92]	; (800a90c <ADC_Get_Data+0x24c>)
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	801a      	strh	r2, [r3, #0]
			sr_integrate = 0;
 800a8b2:	4b17      	ldr	r3, [pc, #92]	; (800a910 <ADC_Get_Data+0x250>)
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	801a      	strh	r2, [r3, #0]

			count = 0;
 800a8b8:	4b16      	ldr	r3, [pc, #88]	; (800a914 <ADC_Get_Data+0x254>)
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	601a      	str	r2, [r3, #0]
		}

#endif
}
 800a8be:	bf00      	nop
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr
 800a8c8:	20000f98 	.word	0x20000f98
 800a8cc:	20005144 	.word	0x20005144
 800a8d0:	20000028 	.word	0x20000028
 800a8d4:	20000fa0 	.word	0x20000fa0
 800a8d8:	20000fa6 	.word	0x20000fa6
 800a8dc:	200165aa 	.word	0x200165aa
 800a8e0:	20005148 	.word	0x20005148
 800a8e4:	20005146 	.word	0x20005146
 800a8e8:	20000faa 	.word	0x20000faa
 800a8ec:	20000fac 	.word	0x20000fac
 800a8f0:	20000fa8 	.word	0x20000fa8
 800a8f4:	20000fae 	.word	0x20000fae
 800a8f8:	20005070 	.word	0x20005070
 800a8fc:	20015b5c 	.word	0x20015b5c
 800a900:	20016624 	.word	0x20016624
 800a904:	20015b16 	.word	0x20015b16
 800a908:	20015c48 	.word	0x20015c48
 800a90c:	20015bfc 	.word	0x20015bfc
 800a910:	20015ba0 	.word	0x20015ba0
 800a914:	20005010 	.word	0x20005010
 800a918:	20016610 	.word	0x20016610
 800a91c:	20016540 	.word	0x20016540
 800a920:	20005074 	.word	0x20005074
 800a924:	20015b18 	.word	0x20015b18

0800a928 <Velocity_Get>:
float Velocity_Get(float EN, float T){ // TIM2,TIM5
 800a928:	b480      	push	{r7}
 800a92a:	b087      	sub	sp, #28
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	ed87 0a01 	vstr	s0, [r7, #4]
 800a932:	edc7 0a00 	vstr	s1, [r7]

 float Circumference, TirePulse_of_Circumference, velocity;

    Circumference = TIRE_DEAMETER * PI; // 
 800a936:	4b0f      	ldr	r3, [pc, #60]	; (800a974 <Velocity_Get+0x4c>)
 800a938:	617b      	str	r3, [r7, #20]
    TirePulse_of_Circumference = ENCODER_PULSE * REDUCATION_RATIO; // 
 800a93a:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 800a93e:	613b      	str	r3, [r7, #16]
    velocity = EN * (Circumference /TirePulse_of_Circumference)/ T; //a 1 * /
 800a940:	edd7 6a05 	vldr	s13, [r7, #20]
 800a944:	edd7 7a04 	vldr	s15, [r7, #16]
 800a948:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a94c:	edd7 7a01 	vldr	s15, [r7, #4]
 800a950:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a954:	ed97 7a00 	vldr	s14, [r7]
 800a958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a95c:	edc7 7a03 	vstr	s15, [r7, #12]

    return velocity;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	ee07 3a90 	vmov	s15, r3

	 //TIM3 or 4 // 0.0012329102 = ( 20.2mm *) / (4096 * 4)
}
 800a966:	eeb0 0a67 	vmov.f32	s0, s15
 800a96a:	371c      	adds	r7, #28
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr
 800a974:	42821f0e 	.word	0x42821f0e

0800a978 <Encoder_Reset>:


}


void Encoder_Reset(){
 800a978:	b480      	push	{r7}
 800a97a:	af00      	add	r7, sp, #0
    TIM3 -> CNT = 30000 - 1;
 800a97c:	4b06      	ldr	r3, [pc, #24]	; (800a998 <Encoder_Reset+0x20>)
 800a97e:	f247 522f 	movw	r2, #29999	; 0x752f
 800a982:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = 30000 - 1;
 800a984:	4b05      	ldr	r3, [pc, #20]	; (800a99c <Encoder_Reset+0x24>)
 800a986:	f247 522f 	movw	r2, #29999	; 0x752f
 800a98a:	625a      	str	r2, [r3, #36]	; 0x24

}
 800a98c:	bf00      	nop
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	40000400 	.word	0x40000400
 800a99c:	40000800 	.word	0x40000800

0800a9a0 <Encoder_Count>:
int16_t Encoder_Count(int16_t mode){
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	80fb      	strh	r3, [r7, #6]

	if(mode == 0){
 800a9aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d102      	bne.n	800a9b8 <Encoder_Count+0x18>

		mode = 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	80fb      	strh	r3, [r7, #6]
 800a9b6:	e030      	b.n	800aa1a <Encoder_Count+0x7a>
	  }
	  else if(mode == 1){
 800a9b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	d12c      	bne.n	800aa1a <Encoder_Count+0x7a>
	    EN3_L.integrate += EN3_L.count;
 800a9c0:	4b1a      	ldr	r3, [pc, #104]	; (800aa2c <Encoder_Count+0x8c>)
 800a9c2:	685a      	ldr	r2, [r3, #4]
 800a9c4:	4b19      	ldr	r3, [pc, #100]	; (800aa2c <Encoder_Count+0x8c>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	4a18      	ldr	r2, [pc, #96]	; (800aa2c <Encoder_Count+0x8c>)
 800a9cc:	6053      	str	r3, [r2, #4]
	    EN4_R.integrate += EN4_R.count;
 800a9ce:	4b18      	ldr	r3, [pc, #96]	; (800aa30 <Encoder_Count+0x90>)
 800a9d0:	685a      	ldr	r2, [r3, #4]
 800a9d2:	4b17      	ldr	r3, [pc, #92]	; (800aa30 <Encoder_Count+0x90>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	4a15      	ldr	r2, [pc, #84]	; (800aa30 <Encoder_Count+0x90>)
 800a9da:	6053      	str	r3, [r2, #4]
	    EN_Body.integrate = (float)(EN3_L.integrate + EN4_R.integrate)/2;
 800a9dc:	4b13      	ldr	r3, [pc, #76]	; (800aa2c <Encoder_Count+0x8c>)
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	4b13      	ldr	r3, [pc, #76]	; (800aa30 <Encoder_Count+0x90>)
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	ee07 3a90 	vmov	s15, r3
 800a9ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9ee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800a9f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a9f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a9fa:	ee17 2a90 	vmov	r2, s15
 800a9fe:	4b0d      	ldr	r3, [pc, #52]	; (800aa34 <Encoder_Count+0x94>)
 800aa00:	605a      	str	r2, [r3, #4]
	    All_Pulse_cut += EN3_L.count + EN4_R.count;
 800aa02:	4b0a      	ldr	r3, [pc, #40]	; (800aa2c <Encoder_Count+0x8c>)
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	4b0a      	ldr	r3, [pc, #40]	; (800aa30 <Encoder_Count+0x90>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	441a      	add	r2, r3
 800aa0c:	4b0a      	ldr	r3, [pc, #40]	; (800aa38 <Encoder_Count+0x98>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4413      	add	r3, r2
 800aa12:	4a09      	ldr	r2, [pc, #36]	; (800aa38 <Encoder_Count+0x98>)
 800aa14:	6013      	str	r3, [r2, #0]
	    mode =1;
 800aa16:	2301      	movs	r3, #1
 800aa18:	80fb      	strh	r3, [r7, #6]

	  }
	return mode;
 800aa1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	370c      	adds	r7, #12
 800aa22:	46bd      	mov	sp, r7
 800aa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa28:	4770      	bx	lr
 800aa2a:	bf00      	nop
 800aa2c:	20000cc4 	.word	0x20000cc4
 800aa30:	20000cd0 	.word	0x20000cd0
 800aa34:	20000cdc 	.word	0x20000cdc
 800aa38:	20000f90 	.word	0x20000f90
 800aa3c:	00000000 	.word	0x00000000

0800aa40 <Start_Accel>:
//o 
//o 
//Motion.cMotion.h


void Start_Accel(){
 800aa40:	b580      	push	{r7, lr}
 800aa42:	af00      	add	r7, sp, #0
	error_reset = 0;
 800aa44:	4b22      	ldr	r3, [pc, #136]	; (800aad0 <Start_Accel+0x90>)
 800aa46:	2200      	movs	r2, #0
 800aa48:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800aa4a:	f7fe ffc3 	bl	80099d4 <Motor_Count_Clear>
	//IMU_init();

    EN3_L.integrate = 0;
 800aa4e:	4b21      	ldr	r3, [pc, #132]	; (800aad4 <Start_Accel+0x94>)
 800aa50:	2200      	movs	r2, #0
 800aa52:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800aa54:	4b20      	ldr	r3, [pc, #128]	; (800aad8 <Start_Accel+0x98>)
 800aa56:	2200      	movs	r2, #0
 800aa58:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800aa5a:	4b20      	ldr	r3, [pc, #128]	; (800aadc <Start_Accel+0x9c>)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800aa60:	4b1f      	ldr	r3, [pc, #124]	; (800aae0 <Start_Accel+0xa0>)
 800aa62:	2201      	movs	r2, #1
 800aa64:	70da      	strb	r2, [r3, #3]

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800aa66:	e005      	b.n	800aa74 <Start_Accel+0x34>
		mode.control = 4;
 800aa68:	4b1d      	ldr	r3, [pc, #116]	; (800aae0 <Start_Accel+0xa0>)
 800aa6a:	2204      	movs	r2, #4
 800aa6c:	715a      	strb	r2, [r3, #5]
		mode.accel= 1;
 800aa6e:	4b1c      	ldr	r3, [pc, #112]	; (800aae0 <Start_Accel+0xa0>)
 800aa70:	2201      	movs	r2, #1
 800aa72:	705a      	strb	r2, [r3, #1]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < START_ACCEL_PULSE * 2){
 800aa74:	4b17      	ldr	r3, [pc, #92]	; (800aad4 <Start_Accel+0x94>)
 800aa76:	685a      	ldr	r2, [r3, #4]
 800aa78:	4b17      	ldr	r3, [pc, #92]	; (800aad8 <Start_Accel+0x98>)
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	db0f      	blt.n	800aaa2 <Start_Accel+0x62>
 800aa82:	4b14      	ldr	r3, [pc, #80]	; (800aad4 <Start_Accel+0x94>)
 800aa84:	685a      	ldr	r2, [r3, #4]
 800aa86:	4b14      	ldr	r3, [pc, #80]	; (800aad8 <Start_Accel+0x98>)
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	4413      	add	r3, r2
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fd fc81 	bl	8008394 <__aeabi_i2d>
 800aa92:	a30d      	add	r3, pc, #52	; (adr r3, 800aac8 <Start_Accel+0x88>)
 800aa94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa98:	f7fd ff58 	bl	800894c <__aeabi_dcmplt>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d1e2      	bne.n	800aa68 <Start_Accel+0x28>
	}
	mode.accel = 0;
 800aaa2:	4b0f      	ldr	r3, [pc, #60]	; (800aae0 <Start_Accel+0xa0>)
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800aaa8:	4b0e      	ldr	r3, [pc, #56]	; (800aae4 <Start_Accel+0xa4>)
 800aaaa:	4a0f      	ldr	r2, [pc, #60]	; (800aae8 <Start_Accel+0xa8>)
 800aaac:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800aaae:	4b09      	ldr	r3, [pc, #36]	; (800aad4 <Start_Accel+0x94>)
 800aab0:	2200      	movs	r2, #0
 800aab2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800aab4:	4b08      	ldr	r3, [pc, #32]	; (800aad8 <Start_Accel+0x98>)
 800aab6:	2200      	movs	r2, #0
 800aab8:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800aaba:	4b08      	ldr	r3, [pc, #32]	; (800aadc <Start_Accel+0x9c>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	605a      	str	r2, [r3, #4]

}
 800aac0:	bf00      	nop
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	f3af 8000 	nop.w
 800aac8:	fc6ebdc8 	.word	0xfc6ebdc8
 800aacc:	40ee5f24 	.word	0x40ee5f24
 800aad0:	20000eec 	.word	0x20000eec
 800aad4:	20000cc4 	.word	0x20000cc4
 800aad8:	20000cd0 	.word	0x20000cd0
 800aadc:	20000cdc 	.word	0x20000cdc
 800aae0:	20000ce8 	.word	0x20000ce8
 800aae4:	20000f60 	.word	0x20000f60
 800aae8:	43340000 	.word	0x43340000
 800aaec:	00000000 	.word	0x00000000

0800aaf0 <Accelerate>:

void Accelerate(){
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	af00      	add	r7, sp, #0

	error_reset = 0;
 800aaf4:	4b24      	ldr	r3, [pc, #144]	; (800ab88 <Accelerate+0x98>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800aafa:	f7fe ff6b 	bl	80099d4 <Motor_Count_Clear>
	//IMU_init();

	mode.control = 3;
 800aafe:	4b23      	ldr	r3, [pc, #140]	; (800ab8c <Accelerate+0x9c>)
 800ab00:	2203      	movs	r2, #3
 800ab02:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800ab04:	4b22      	ldr	r3, [pc, #136]	; (800ab90 <Accelerate+0xa0>)
 800ab06:	2200      	movs	r2, #0
 800ab08:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ab0a:	4b22      	ldr	r3, [pc, #136]	; (800ab94 <Accelerate+0xa4>)
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800ab10:	4b21      	ldr	r3, [pc, #132]	; (800ab98 <Accelerate+0xa8>)
 800ab12:	2200      	movs	r2, #0
 800ab14:	605a      	str	r2, [r3, #4]
	mode.enc = 1;
 800ab16:	4b1d      	ldr	r3, [pc, #116]	; (800ab8c <Accelerate+0x9c>)
 800ab18:	2201      	movs	r2, #1
 800ab1a:	70da      	strb	r2, [r3, #3]

	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800ab1c:	e005      	b.n	800ab2a <Accelerate+0x3a>

		mode.accel = 2;
 800ab1e:	4b1b      	ldr	r3, [pc, #108]	; (800ab8c <Accelerate+0x9c>)
 800ab20:	2202      	movs	r2, #2
 800ab22:	705a      	strb	r2, [r3, #1]
			else mode.control = 4;
		}
		else mode.control = 4;
	}
#else
	mode.control = 3;
 800ab24:	4b19      	ldr	r3, [pc, #100]	; (800ab8c <Accelerate+0x9c>)
 800ab26:	2203      	movs	r2, #3
 800ab28:	715a      	strb	r2, [r3, #5]
	while( 0 <= (EN3_L.integrate + EN4_R.integrate) && (EN3_L.integrate + EN4_R.integrate) < ACCE_DECE_PULSE * 2){
 800ab2a:	4b19      	ldr	r3, [pc, #100]	; (800ab90 <Accelerate+0xa0>)
 800ab2c:	685a      	ldr	r2, [r3, #4]
 800ab2e:	4b19      	ldr	r3, [pc, #100]	; (800ab94 <Accelerate+0xa4>)
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	4413      	add	r3, r2
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	db0f      	blt.n	800ab58 <Accelerate+0x68>
 800ab38:	4b15      	ldr	r3, [pc, #84]	; (800ab90 <Accelerate+0xa0>)
 800ab3a:	685a      	ldr	r2, [r3, #4]
 800ab3c:	4b15      	ldr	r3, [pc, #84]	; (800ab94 <Accelerate+0xa4>)
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	4413      	add	r3, r2
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7fd fc26 	bl	8008394 <__aeabi_i2d>
 800ab48:	a30d      	add	r3, pc, #52	; (adr r3, 800ab80 <Accelerate+0x90>)
 800ab4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4e:	f7fd fefd 	bl	800894c <__aeabi_dcmplt>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e2      	bne.n	800ab1e <Accelerate+0x2e>
}
#endif
	mode.accel = 0;
 800ab58:	4b0c      	ldr	r3, [pc, #48]	; (800ab8c <Accelerate+0x9c>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	705a      	strb	r2, [r3, #1]
	Target_velocity = SEARCH_SPEED;
 800ab5e:	4b0f      	ldr	r3, [pc, #60]	; (800ab9c <Accelerate+0xac>)
 800ab60:	4a0f      	ldr	r2, [pc, #60]	; (800aba0 <Accelerate+0xb0>)
 800ab62:	601a      	str	r2, [r3, #0]
    EN3_L.integrate = 0;
 800ab64:	4b0a      	ldr	r3, [pc, #40]	; (800ab90 <Accelerate+0xa0>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800ab6a:	4b0a      	ldr	r3, [pc, #40]	; (800ab94 <Accelerate+0xa4>)
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800ab70:	4b09      	ldr	r3, [pc, #36]	; (800ab98 <Accelerate+0xa8>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	605a      	str	r2, [r3, #4]

}
 800ab76:	bf00      	nop
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	f3af 8000 	nop.w
 800ab80:	e16a9cf5 	.word	0xe16a9cf5
 800ab84:	40e62218 	.word	0x40e62218
 800ab88:	20000eec 	.word	0x20000eec
 800ab8c:	20000ce8 	.word	0x20000ce8
 800ab90:	20000cc4 	.word	0x20000cc4
 800ab94:	20000cd0 	.word	0x20000cd0
 800ab98:	20000cdc 	.word	0x20000cdc
 800ab9c:	20000f60 	.word	0x20000f60
 800aba0:	43340000 	.word	0x43340000
 800aba4:	00000000 	.word	0x00000000

0800aba8 <Decelerate>:
void Decelerate(){
 800aba8:	b580      	push	{r7, lr}
 800abaa:	af00      	add	r7, sp, #0


	//IMU_init();
	//mode.control = 4;

	mode.control = 3;
 800abac:	4b22      	ldr	r3, [pc, #136]	; (800ac38 <Decelerate+0x90>)
 800abae:	2203      	movs	r2, #3
 800abb0:	715a      	strb	r2, [r3, #5]
	//printf("%d\r\n",EN3_L.integrate + EN4_R.integrate);
	while(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 && (sl_average + sr_average )/2 < 2150){
 800abb2:	e005      	b.n	800abc0 <Decelerate+0x18>
		mode.accel = 3;
 800abb4:	4b20      	ldr	r3, [pc, #128]	; (800ac38 <Decelerate+0x90>)
 800abb6:	2203      	movs	r2, #3
 800abb8:	705a      	strb	r2, [r3, #1]
		}
		else mode.control = 4;

	}
#else
	mode.control = 3;
 800abba:	4b1f      	ldr	r3, [pc, #124]	; (800ac38 <Decelerate+0x90>)
 800abbc:	2203      	movs	r2, #3
 800abbe:	715a      	strb	r2, [r3, #5]
	while(EN3_L.integrate + EN4_R.integrate < ACCE_DECE_PULSE * 2 && (sl_average + sr_average )/2 < 2150){
 800abc0:	4b1e      	ldr	r3, [pc, #120]	; (800ac3c <Decelerate+0x94>)
 800abc2:	685a      	ldr	r2, [r3, #4]
 800abc4:	4b1e      	ldr	r3, [pc, #120]	; (800ac40 <Decelerate+0x98>)
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	4413      	add	r3, r2
 800abca:	4618      	mov	r0, r3
 800abcc:	f7fd fbe2 	bl	8008394 <__aeabi_i2d>
 800abd0:	a317      	add	r3, pc, #92	; (adr r3, 800ac30 <Decelerate+0x88>)
 800abd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd6:	f7fd feb9 	bl	800894c <__aeabi_dcmplt>
 800abda:	4603      	mov	r3, r0
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d012      	beq.n	800ac06 <Decelerate+0x5e>
 800abe0:	4b18      	ldr	r3, [pc, #96]	; (800ac44 <Decelerate+0x9c>)
 800abe2:	ed93 7a00 	vldr	s14, [r3]
 800abe6:	4b18      	ldr	r3, [pc, #96]	; (800ac48 <Decelerate+0xa0>)
 800abe8:	edd3 7a00 	vldr	s15, [r3]
 800abec:	ee37 7a27 	vadd.f32	s14, s14, s15
 800abf0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800abf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800abf8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800ac4c <Decelerate+0xa4>
 800abfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac04:	d4d6      	bmi.n	800abb4 <Decelerate+0xc>
}
#endif
	mode.accel = 0;
 800ac06:	4b0c      	ldr	r3, [pc, #48]	; (800ac38 <Decelerate+0x90>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	705a      	strb	r2, [r3, #1]
	mode.control = 5;
 800ac0c:	4b0a      	ldr	r3, [pc, #40]	; (800ac38 <Decelerate+0x90>)
 800ac0e:	2205      	movs	r2, #5
 800ac10:	715a      	strb	r2, [r3, #5]
	Target_velocity = 0;
 800ac12:	4b0f      	ldr	r3, [pc, #60]	; (800ac50 <Decelerate+0xa8>)
 800ac14:	f04f 0200 	mov.w	r2, #0
 800ac18:	601a      	str	r2, [r3, #0]
	mode.enc = 0;
 800ac1a:	4b07      	ldr	r3, [pc, #28]	; (800ac38 <Decelerate+0x90>)
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	70da      	strb	r2, [r3, #3]
	error_reset = 0;
 800ac20:	4b0c      	ldr	r3, [pc, #48]	; (800ac54 <Decelerate+0xac>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800ac26:	f7fe fed5 	bl	80099d4 <Motor_Count_Clear>
	//printf("????????????????????????\r\n");
}
 800ac2a:	bf00      	nop
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	e16a9cf5 	.word	0xe16a9cf5
 800ac34:	40e62218 	.word	0x40e62218
 800ac38:	20000ce8 	.word	0x20000ce8
 800ac3c:	20000cc4 	.word	0x20000cc4
 800ac40:	20000cd0 	.word	0x20000cd0
 800ac44:	20016610 	.word	0x20016610
 800ac48:	20015b18 	.word	0x20015b18
 800ac4c:	45066000 	.word	0x45066000
 800ac50:	20000f60 	.word	0x20000f60
 800ac54:	20000eec 	.word	0x20000eec

0800ac58 <straight>:

			return Velocity;


}
void straight(){ //uint8_t block_num
 800ac58:	b480      	push	{r7}
 800ac5a:	af00      	add	r7, sp, #0
//    EN3_L.integrate = 0;
//    EN4_R.integrate = 0;
//	  EN_Body.integrate = 0;
//    mode.enc = 1;

  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800ac5c:	e002      	b.n	800ac64 <straight+0xc>
			else mode.control = 4;
	  }
	  else
#else
		  //mode.control = 4;
		  mode.control = 3;
 800ac5e:	4b12      	ldr	r3, [pc, #72]	; (800aca8 <straight+0x50>)
 800ac60:	2203      	movs	r2, #3
 800ac62:	715a      	strb	r2, [r3, #5]
  while(EN3_L.integrate + EN4_R.integrate < Target_pulse * 2 ){
 800ac64:	4b11      	ldr	r3, [pc, #68]	; (800acac <straight+0x54>)
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	4b11      	ldr	r3, [pc, #68]	; (800acb0 <straight+0x58>)
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	4413      	add	r3, r2
 800ac6e:	ee07 3a90 	vmov	s15, r3
 800ac72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac76:	4b0f      	ldr	r3, [pc, #60]	; (800acb4 <straight+0x5c>)
 800ac78:	edd3 7a00 	vldr	s15, [r3]
 800ac7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ac80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac88:	d4e9      	bmi.n	800ac5e <straight+0x6>
  }
#endif
      EN3_L.integrate = 0;
 800ac8a:	4b08      	ldr	r3, [pc, #32]	; (800acac <straight+0x54>)
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800ac90:	4b07      	ldr	r3, [pc, #28]	; (800acb0 <straight+0x58>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	605a      	str	r2, [r3, #4]
      EN_Body.integrate = 0;
 800ac96:	4b08      	ldr	r3, [pc, #32]	; (800acb8 <straight+0x60>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	605a      	str	r2, [r3, #4]
    }

    printf("3???? : %d \r\n",check);

#endif
}
 800ac9c:	bf00      	nop
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca4:	4770      	bx	lr
 800aca6:	bf00      	nop
 800aca8:	20000ce8 	.word	0x20000ce8
 800acac:	20000cc4 	.word	0x20000cc4
 800acb0:	20000cd0 	.word	0x20000cd0
 800acb4:	20000000 	.word	0x20000000
 800acb8:	20000cdc 	.word	0x20000cdc
 800acbc:	00000000 	.word	0x00000000

0800acc0 <IMU_turn>:

			return Velocity;

}

void IMU_turn(int8_t target_angle, double target_angle_velo){
 800acc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800acc4:	ed2d 8b02 	vpush	{d8}
 800acc8:	b084      	sub	sp, #16
 800acca:	af00      	add	r7, sp, #0
 800accc:	4603      	mov	r3, r0
 800acce:	ed87 0b00 	vstr	d0, [r7]
 800acd2:	73fb      	strb	r3, [r7, #15]
	    Motor_PWM_Start();
 800acd4:	f7ff f9d2 	bl	800a07c <Motor_PWM_Start>
	    if(target_angle < 0){
 800acd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	da37      	bge.n	800ad50 <IMU_turn+0x90>
	     while(target_angle < Body_angle){
 800ace0:	e027      	b.n	800ad32 <IMU_turn+0x72>

		   IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800ace2:	4b47      	ldr	r3, [pc, #284]	; (800ae00 <IMU_turn+0x140>)
 800ace4:	ed93 8b00 	vldr	d8, [r3]
 800ace8:	4b46      	ldr	r3, [pc, #280]	; (800ae04 <IMU_turn+0x144>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4618      	mov	r0, r3
 800acee:	f7fd fb63 	bl	80083b8 <__aeabi_f2d>
 800acf2:	4604      	mov	r4, r0
 800acf4:	460d      	mov	r5, r1
 800acf6:	4b43      	ldr	r3, [pc, #268]	; (800ae04 <IMU_turn+0x144>)
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	4618      	mov	r0, r3
 800acfc:	f7fd fb5c 	bl	80083b8 <__aeabi_f2d>
 800ad00:	4680      	mov	r8, r0
 800ad02:	4689      	mov	r9, r1
 800ad04:	4b3f      	ldr	r3, [pc, #252]	; (800ae04 <IMU_turn+0x144>)
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f7fd fb55 	bl	80083b8 <__aeabi_f2d>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	460b      	mov	r3, r1
 800ad12:	ec43 2b15 	vmov	d5, r2, r3
 800ad16:	ec49 8b14 	vmov	d4, r8, r9
 800ad1a:	ec45 4b13 	vmov	d3, r4, r5
 800ad1e:	ed9f 2b36 	vldr	d2, [pc, #216]	; 800adf8 <IMU_turn+0x138>
 800ad22:	eeb0 1a48 	vmov.f32	s2, s16
 800ad26:	eef0 1a68 	vmov.f32	s3, s17
 800ad2a:	ed97 0b00 	vldr	d0, [r7]
 800ad2e:	f7ff faa5 	bl	800a27c <IMU_Control>
	     while(target_angle < Body_angle){
 800ad32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7fd fb2c 	bl	8008394 <__aeabi_i2d>
 800ad3c:	4b32      	ldr	r3, [pc, #200]	; (800ae08 <IMU_turn+0x148>)
 800ad3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad42:	461a      	mov	r2, r3
 800ad44:	4623      	mov	r3, r4
 800ad46:	f7fd fe01 	bl	800894c <__aeabi_dcmplt>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d1c8      	bne.n	800ace2 <IMU_turn+0x22>
		//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    if(target_angle > 0){
 800ad50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	dd37      	ble.n	800adc8 <IMU_turn+0x108>
	     while(target_angle > Body_angle){
 800ad58:	e027      	b.n	800adaa <IMU_turn+0xea>

	       IMU_Control(target_angle_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800ad5a:	4b29      	ldr	r3, [pc, #164]	; (800ae00 <IMU_turn+0x140>)
 800ad5c:	ed93 8b00 	vldr	d8, [r3]
 800ad60:	4b28      	ldr	r3, [pc, #160]	; (800ae04 <IMU_turn+0x144>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7fd fb27 	bl	80083b8 <__aeabi_f2d>
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	460d      	mov	r5, r1
 800ad6e:	4b25      	ldr	r3, [pc, #148]	; (800ae04 <IMU_turn+0x144>)
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	4618      	mov	r0, r3
 800ad74:	f7fd fb20 	bl	80083b8 <__aeabi_f2d>
 800ad78:	4680      	mov	r8, r0
 800ad7a:	4689      	mov	r9, r1
 800ad7c:	4b21      	ldr	r3, [pc, #132]	; (800ae04 <IMU_turn+0x144>)
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7fd fb19 	bl	80083b8 <__aeabi_f2d>
 800ad86:	4602      	mov	r2, r0
 800ad88:	460b      	mov	r3, r1
 800ad8a:	ec43 2b15 	vmov	d5, r2, r3
 800ad8e:	ec49 8b14 	vmov	d4, r8, r9
 800ad92:	ec45 4b13 	vmov	d3, r4, r5
 800ad96:	ed9f 2b18 	vldr	d2, [pc, #96]	; 800adf8 <IMU_turn+0x138>
 800ad9a:	eeb0 1a48 	vmov.f32	s2, s16
 800ad9e:	eef0 1a68 	vmov.f32	s3, s17
 800ada2:	ed97 0b00 	vldr	d0, [r7]
 800ada6:	f7ff fa69 	bl	800a27c <IMU_Control>
	     while(target_angle > Body_angle){
 800adaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adae:	4618      	mov	r0, r3
 800adb0:	f7fd faf0 	bl	8008394 <__aeabi_i2d>
 800adb4:	4b14      	ldr	r3, [pc, #80]	; (800ae08 <IMU_turn+0x148>)
 800adb6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800adba:	461a      	mov	r2, r3
 800adbc:	4623      	mov	r3, r4
 800adbe:	f7fd fde3 	bl	8008988 <__aeabi_dcmpgt>
 800adc2:	4603      	mov	r3, r0
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1c8      	bne.n	800ad5a <IMU_turn+0x9a>
	    			//printf(" : %f \r\n", Body_angle*180/ M_PI);
	     }
	    }
	    mode.enc = 0;
 800adc8:	4b10      	ldr	r3, [pc, #64]	; (800ae0c <IMU_turn+0x14c>)
 800adca:	2200      	movs	r2, #0
 800adcc:	70da      	strb	r2, [r3, #3]
	    imu_angle = 0;
 800adce:	4a10      	ldr	r2, [pc, #64]	; (800ae10 <IMU_turn+0x150>)
 800add0:	f04f 0300 	mov.w	r3, #0
 800add4:	f04f 0400 	mov.w	r4, #0
 800add8:	e9c2 3400 	strd	r3, r4, [r2]
	    Body_angle = 0;
 800addc:	4a0a      	ldr	r2, [pc, #40]	; (800ae08 <IMU_turn+0x148>)
 800adde:	f04f 0300 	mov.w	r3, #0
 800ade2:	f04f 0400 	mov.w	r4, #0
 800ade6:	e9c2 3400 	strd	r3, r4, [r2]

	//Motor_PWM_Stop();

}
 800adea:	bf00      	nop
 800adec:	3710      	adds	r7, #16
 800adee:	46bd      	mov	sp, r7
 800adf0:	ecbd 8b02 	vpop	{d8}
 800adf4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800adf8:	d2f1a9fc 	.word	0xd2f1a9fc
 800adfc:	3f50624d 	.word	0x3f50624d
 800ae00:	20000f78 	.word	0x20000f78
 800ae04:	20000cb8 	.word	0x20000cb8
 800ae08:	20000f68 	.word	0x20000f68
 800ae0c:	20000ce8 	.word	0x20000ce8
 800ae10:	20000f70 	.word	0x20000f70

0800ae14 <turn_right>:

void turn_right(){
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b082      	sub	sp, #8
 800ae18:	af00      	add	r7, sp, #0

	//
	//or 
	  uint8_t counter=0;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	71fb      	strb	r3, [r7, #7]

	   while(counter < 1){
 800ae1e:	e045      	b.n	800aeac <turn_right+0x98>

			Target_velocity = 0;
 800ae20:	4b28      	ldr	r3, [pc, #160]	; (800aec4 <turn_right+0xb0>)
 800ae22:	f04f 0200 	mov.w	r2, #0
 800ae26:	601a      	str	r2, [r3, #0]

			error_reset = 0;
 800ae28:	4b27      	ldr	r3, [pc, #156]	; (800aec8 <turn_right+0xb4>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800ae2e:	f7fe fdd1 	bl	80099d4 <Motor_Count_Clear>
	    EN3_L.integrate = 0;
 800ae32:	4b26      	ldr	r3, [pc, #152]	; (800aecc <turn_right+0xb8>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	605a      	str	r2, [r3, #4]
	    EN4_R.integrate = 0;
 800ae38:	4b25      	ldr	r3, [pc, #148]	; (800aed0 <turn_right+0xbc>)
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800ae3e:	4b25      	ldr	r3, [pc, #148]	; (800aed4 <turn_right+0xc0>)
 800ae40:	2200      	movs	r2, #0
 800ae42:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800ae44:	4b24      	ldr	r3, [pc, #144]	; (800aed8 <turn_right+0xc4>)
 800ae46:	2201      	movs	r2, #1
 800ae48:	70da      	strb	r2, [r3, #3]
		///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800ae4a:	e005      	b.n	800ae58 <turn_right+0x44>
		  mode.control = 3;
 800ae4c:	4b22      	ldr	r3, [pc, #136]	; (800aed8 <turn_right+0xc4>)
 800ae4e:	2203      	movs	r2, #3
 800ae50:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = -3;//Rotate(Target_Rad_velo, -5, Target_pul_quarter, EN3_L.integrate);
 800ae52:	4b22      	ldr	r3, [pc, #136]	; (800aedc <turn_right+0xc8>)
 800ae54:	4a22      	ldr	r2, [pc, #136]	; (800aee0 <turn_right+0xcc>)
 800ae56:	601a      	str	r2, [r3, #0]
	  while(EN3_L.integrate + (-1)*EN4_R.integrate <= Target_pul_quarter*2){
 800ae58:	4b1c      	ldr	r3, [pc, #112]	; (800aecc <turn_right+0xb8>)
 800ae5a:	685a      	ldr	r2, [r3, #4]
 800ae5c:	4b1c      	ldr	r3, [pc, #112]	; (800aed0 <turn_right+0xbc>)
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	1ad3      	subs	r3, r2, r3
 800ae62:	ee07 3a90 	vmov	s15, r3
 800ae66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ae6a:	4b1e      	ldr	r3, [pc, #120]	; (800aee4 <turn_right+0xd0>)
 800ae6c:	edd3 7a00 	vldr	s15, [r3]
 800ae70:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ae74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ae78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae7c:	d9e6      	bls.n	800ae4c <turn_right+0x38>
		  //Rotate_Control(Target_rotate,T1, velocity.KP, velocity.KI, velocity.KD);
//		  mode.control = 3;
//		  Target_Rad_velo = -10;
	    	}
	      mode.enc = 0;
 800ae7e:	4b16      	ldr	r3, [pc, #88]	; (800aed8 <turn_right+0xc4>)
 800ae80:	2200      	movs	r2, #0
 800ae82:	70da      	strb	r2, [r3, #3]
	      Target_Rad_velo = 0;
 800ae84:	4b15      	ldr	r3, [pc, #84]	; (800aedc <turn_right+0xc8>)
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	601a      	str	r2, [r3, #0]
//	      mode.control = 4;
//	      Target_Rad_velo = 0;
	      Target_velocity = 0;
 800ae8c:	4b0d      	ldr	r3, [pc, #52]	; (800aec4 <turn_right+0xb0>)
 800ae8e:	f04f 0200 	mov.w	r2, #0
 800ae92:	601a      	str	r2, [r3, #0]
	      //Target_rotate =0;
	      EN3_L.integrate = 0;
 800ae94:	4b0d      	ldr	r3, [pc, #52]	; (800aecc <turn_right+0xb8>)
 800ae96:	2200      	movs	r2, #0
 800ae98:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800ae9a:	4b0d      	ldr	r3, [pc, #52]	; (800aed0 <turn_right+0xbc>)
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	605a      	str	r2, [r3, #4]
	      EN_Body.integrate = 0;
 800aea0:	4b0c      	ldr	r3, [pc, #48]	; (800aed4 <turn_right+0xc0>)
 800aea2:	2200      	movs	r2, #0
 800aea4:	605a      	str	r2, [r3, #4]
	      counter++;
 800aea6:	79fb      	ldrb	r3, [r7, #7]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	71fb      	strb	r3, [r7, #7]
	   while(counter < 1){
 800aeac:	79fb      	ldrb	r3, [r7, #7]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d0b6      	beq.n	800ae20 <turn_right+0xc>
	     }
		error_reset = 0;
 800aeb2:	4b05      	ldr	r3, [pc, #20]	; (800aec8 <turn_right+0xb4>)
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800aeb8:	f7fe fd8c 	bl	80099d4 <Motor_Count_Clear>



}
 800aebc:	bf00      	nop
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}
 800aec4:	20000f60 	.word	0x20000f60
 800aec8:	20000eec 	.word	0x20000eec
 800aecc:	20000cc4 	.word	0x20000cc4
 800aed0:	20000cd0 	.word	0x20000cd0
 800aed4:	20000cdc 	.word	0x20000cdc
 800aed8:	20000ce8 	.word	0x20000ce8
 800aedc:	20000f64 	.word	0x20000f64
 800aee0:	c0400000 	.word	0xc0400000
 800aee4:	20000004 	.word	0x20000004

0800aee8 <turn_left>:

void turn_left(){
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0

	  uint8_t counter=0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	71fb      	strb	r3, [r7, #7]
	  //static int check = 0, check2 = 0;

    while(counter < 1){
 800aef2:	e045      	b.n	800af80 <turn_left+0x98>

			Target_velocity = 0;
 800aef4:	4b28      	ldr	r3, [pc, #160]	; (800af98 <turn_left+0xb0>)
 800aef6:	f04f 0200 	mov.w	r2, #0
 800aefa:	601a      	str	r2, [r3, #0]
			error_reset = 0;
 800aefc:	4b27      	ldr	r3, [pc, #156]	; (800af9c <turn_left+0xb4>)
 800aefe:	2200      	movs	r2, #0
 800af00:	701a      	strb	r2, [r3, #0]
			Motor_Count_Clear();
 800af02:	f7fe fd67 	bl	80099d4 <Motor_Count_Clear>
	      EN3_L.integrate = 0;
 800af06:	4b26      	ldr	r3, [pc, #152]	; (800afa0 <turn_left+0xb8>)
 800af08:	2200      	movs	r2, #0
 800af0a:	605a      	str	r2, [r3, #4]
	      EN4_R.integrate = 0;
 800af0c:	4b25      	ldr	r3, [pc, #148]	; (800afa4 <turn_left+0xbc>)
 800af0e:	2200      	movs	r2, #0
 800af10:	605a      	str	r2, [r3, #4]
		  EN_Body.integrate = 0;
 800af12:	4b25      	ldr	r3, [pc, #148]	; (800afa8 <turn_left+0xc0>)
 800af14:	2200      	movs	r2, #0
 800af16:	605a      	str	r2, [r3, #4]
		  mode.enc = 1;
 800af18:	4b24      	ldr	r3, [pc, #144]	; (800afac <turn_left+0xc4>)
 800af1a:	2201      	movs	r2, #1
 800af1c:	70da      	strb	r2, [r3, #3]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800af1e:	e005      	b.n	800af2c <turn_left+0x44>

		  mode.control = 3;
 800af20:	4b22      	ldr	r3, [pc, #136]	; (800afac <turn_left+0xc4>)
 800af22:	2203      	movs	r2, #3
 800af24:	715a      	strb	r2, [r3, #5]
		  Target_Rad_velo = 3;//Rotate(Target_Rad_velo, 5, Target_pul_quarter, EN4_R.integrate);
 800af26:	4b22      	ldr	r3, [pc, #136]	; (800afb0 <turn_left+0xc8>)
 800af28:	4a22      	ldr	r2, [pc, #136]	; (800afb4 <turn_left+0xcc>)
 800af2a:	601a      	str	r2, [r3, #0]
	while((-1)*EN3_L.integrate + EN4_R.integrate <= Target_pul_quarter * 2){
 800af2c:	4b1d      	ldr	r3, [pc, #116]	; (800afa4 <turn_left+0xbc>)
 800af2e:	685a      	ldr	r2, [r3, #4]
 800af30:	4b1b      	ldr	r3, [pc, #108]	; (800afa0 <turn_left+0xb8>)
 800af32:	685b      	ldr	r3, [r3, #4]
 800af34:	1ad3      	subs	r3, r2, r3
 800af36:	ee07 3a90 	vmov	s15, r3
 800af3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af3e:	4b1e      	ldr	r3, [pc, #120]	; (800afb8 <turn_left+0xd0>)
 800af40:	edd3 7a00 	vldr	s15, [r3]
 800af44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800af48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800af4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af50:	d9e6      	bls.n	800af20 <turn_left+0x38>
//	      check = EN3_L.integrate;
//	      check2 = EN4_R.integrate;
//		mode.control = 3;
//		Target_Rad_velo = 10;
	}
    mode.enc = 0;
 800af52:	4b16      	ldr	r3, [pc, #88]	; (800afac <turn_left+0xc4>)
 800af54:	2200      	movs	r2, #0
 800af56:	70da      	strb	r2, [r3, #3]
    Target_Rad_velo = 0;
 800af58:	4b15      	ldr	r3, [pc, #84]	; (800afb0 <turn_left+0xc8>)
 800af5a:	f04f 0200 	mov.w	r2, #0
 800af5e:	601a      	str	r2, [r3, #0]
//	mode.control = 4;
//	Target_Rad_velo = 0;
    Target_velocity = 0;
 800af60:	4b0d      	ldr	r3, [pc, #52]	; (800af98 <turn_left+0xb0>)
 800af62:	f04f 0200 	mov.w	r2, #0
 800af66:	601a      	str	r2, [r3, #0]
    //Target_rotate =0;
    EN3_L.integrate = 0;
 800af68:	4b0d      	ldr	r3, [pc, #52]	; (800afa0 <turn_left+0xb8>)
 800af6a:	2200      	movs	r2, #0
 800af6c:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800af6e:	4b0d      	ldr	r3, [pc, #52]	; (800afa4 <turn_left+0xbc>)
 800af70:	2200      	movs	r2, #0
 800af72:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800af74:	4b0c      	ldr	r3, [pc, #48]	; (800afa8 <turn_left+0xc0>)
 800af76:	2200      	movs	r2, #0
 800af78:	605a      	str	r2, [r3, #4]
    counter++;
 800af7a:	79fb      	ldrb	r3, [r7, #7]
 800af7c:	3301      	adds	r3, #1
 800af7e:	71fb      	strb	r3, [r7, #7]
    while(counter < 1){
 800af80:	79fb      	ldrb	r3, [r7, #7]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d0b6      	beq.n	800aef4 <turn_left+0xc>
   }
	error_reset = 0;
 800af86:	4b05      	ldr	r3, [pc, #20]	; (800af9c <turn_left+0xb4>)
 800af88:	2200      	movs	r2, #0
 800af8a:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800af8c:	f7fe fd22 	bl	80099d4 <Motor_Count_Clear>
//    printf("90 : %d \r\n",check);
//    printf("90 : %d \r\n",check2);
//    printf("\r\n");

}
 800af90:	bf00      	nop
 800af92:	3708      	adds	r7, #8
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	20000f60 	.word	0x20000f60
 800af9c:	20000eec 	.word	0x20000eec
 800afa0:	20000cc4 	.word	0x20000cc4
 800afa4:	20000cd0 	.word	0x20000cd0
 800afa8:	20000cdc 	.word	0x20000cdc
 800afac:	20000ce8 	.word	0x20000ce8
 800afb0:	20000f64 	.word	0x20000f64
 800afb4:	40400000 	.word	0x40400000
 800afb8:	20000004 	.word	0x20000004
 800afbc:	00000000 	.word	0x00000000

0800afc0 <slow_turn_R>:

void slow_turn_R(){
 800afc0:	b598      	push	{r3, r4, r7, lr}
 800afc2:	af00      	add	r7, sp, #0

		mode.control = 6;
 800afc4:	4b50      	ldr	r3, [pc, #320]	; (800b108 <slow_turn_R+0x148>)
 800afc6:	2206      	movs	r2, #6
 800afc8:	715a      	strb	r2, [r3, #5]

		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800afca:	e002      	b.n	800afd2 <slow_turn_R+0x12>
			mode.accel = 6;
 800afcc:	4b4e      	ldr	r3, [pc, #312]	; (800b108 <slow_turn_R+0x148>)
 800afce:	2206      	movs	r2, #6
 800afd0:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800afd2:	4b4e      	ldr	r3, [pc, #312]	; (800b10c <slow_turn_R+0x14c>)
 800afd4:	685a      	ldr	r2, [r3, #4]
 800afd6:	4b4e      	ldr	r3, [pc, #312]	; (800b110 <slow_turn_R+0x150>)
 800afd8:	685b      	ldr	r3, [r3, #4]
 800afda:	4413      	add	r3, r2
 800afdc:	4618      	mov	r0, r3
 800afde:	f7fd f9d9 	bl	8008394 <__aeabi_i2d>
 800afe2:	a33f      	add	r3, pc, #252	; (adr r3, 800b0e0 <slow_turn_R+0x120>)
 800afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe8:	f7fd fcb0 	bl	800894c <__aeabi_dcmplt>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d1ec      	bne.n	800afcc <slow_turn_R+0xc>

		}
		mode.accel = 0;
 800aff2:	4b45      	ldr	r3, [pc, #276]	; (800b108 <slow_turn_R+0x148>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	705a      	strb	r2, [r3, #1]

		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800aff8:	e021      	b.n	800b03e <slow_turn_R+0x7e>
			Target_velocity = CURVE_SPEED;
 800affa:	4b46      	ldr	r3, [pc, #280]	; (800b114 <slow_turn_R+0x154>)
 800affc:	4a46      	ldr	r2, [pc, #280]	; (800b118 <slow_turn_R+0x158>)
 800affe:	601a      	str	r2, [r3, #0]
			Target_L_velo = CURVE_SPEED  * 124.6/90;//130/90;//124.6/90;
 800b000:	4b46      	ldr	r3, [pc, #280]	; (800b11c <slow_turn_R+0x15c>)
 800b002:	4a47      	ldr	r2, [pc, #284]	; (800b120 <slow_turn_R+0x160>)
 800b004:	601a      	str	r2, [r3, #0]
			Target_R_velo = Target_L_velo * 55.4 / 124.6;//50/130;//55.4 / 124.6;
 800b006:	4b45      	ldr	r3, [pc, #276]	; (800b11c <slow_turn_R+0x15c>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fd f9d4 	bl	80083b8 <__aeabi_f2d>
 800b010:	a335      	add	r3, pc, #212	; (adr r3, 800b0e8 <slow_turn_R+0x128>)
 800b012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b016:	f7fd fa27 	bl	8008468 <__aeabi_dmul>
 800b01a:	4603      	mov	r3, r0
 800b01c:	460c      	mov	r4, r1
 800b01e:	4618      	mov	r0, r3
 800b020:	4621      	mov	r1, r4
 800b022:	a333      	add	r3, pc, #204	; (adr r3, 800b0f0 <slow_turn_R+0x130>)
 800b024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b028:	f7fd fb48 	bl	80086bc <__aeabi_ddiv>
 800b02c:	4603      	mov	r3, r0
 800b02e:	460c      	mov	r4, r1
 800b030:	4618      	mov	r0, r3
 800b032:	4621      	mov	r1, r4
 800b034:	f7fd fcf0 	bl	8008a18 <__aeabi_d2f>
 800b038:	4602      	mov	r2, r0
 800b03a:	4b3a      	ldr	r3, [pc, #232]	; (800b124 <slow_turn_R+0x164>)
 800b03c:	601a      	str	r2, [r3, #0]
		while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b03e:	4b33      	ldr	r3, [pc, #204]	; (800b10c <slow_turn_R+0x14c>)
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	4b33      	ldr	r3, [pc, #204]	; (800b110 <slow_turn_R+0x150>)
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	4413      	add	r3, r2
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fd f9a3 	bl	8008394 <__aeabi_i2d>
 800b04e:	a324      	add	r3, pc, #144	; (adr r3, 800b0e0 <slow_turn_R+0x120>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	f7fd fc8e 	bl	8008974 <__aeabi_dcmpge>
 800b058:	4603      	mov	r3, r0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d00f      	beq.n	800b07e <slow_turn_R+0xbe>
 800b05e:	4b2b      	ldr	r3, [pc, #172]	; (800b10c <slow_turn_R+0x14c>)
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	4b2b      	ldr	r3, [pc, #172]	; (800b110 <slow_turn_R+0x150>)
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	4413      	add	r3, r2
 800b068:	4618      	mov	r0, r3
 800b06a:	f7fd f993 	bl	8008394 <__aeabi_i2d>
 800b06e:	a322      	add	r3, pc, #136	; (adr r3, 800b0f8 <slow_turn_R+0x138>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7fd fc6a 	bl	800894c <__aeabi_dcmplt>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d1bd      	bne.n	800affa <slow_turn_R+0x3a>

		}
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b07e:	e002      	b.n	800b086 <slow_turn_R+0xc6>
			mode.accel = 7;
 800b080:	4b21      	ldr	r3, [pc, #132]	; (800b108 <slow_turn_R+0x148>)
 800b082:	2207      	movs	r2, #7
 800b084:	705a      	strb	r2, [r3, #1]
		while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b086:	4b21      	ldr	r3, [pc, #132]	; (800b10c <slow_turn_R+0x14c>)
 800b088:	685a      	ldr	r2, [r3, #4]
 800b08a:	4b21      	ldr	r3, [pc, #132]	; (800b110 <slow_turn_R+0x150>)
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	4413      	add	r3, r2
 800b090:	4618      	mov	r0, r3
 800b092:	f7fd f97f 	bl	8008394 <__aeabi_i2d>
 800b096:	a31a      	add	r3, pc, #104	; (adr r3, 800b100 <slow_turn_R+0x140>)
 800b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09c:	f7fd fc56 	bl	800894c <__aeabi_dcmplt>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1ec      	bne.n	800b080 <slow_turn_R+0xc0>

		}
		mode.accel = 0;
 800b0a6:	4b18      	ldr	r3, [pc, #96]	; (800b108 <slow_turn_R+0x148>)
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	705a      	strb	r2, [r3, #1]
//		if(Body_angle < -90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b0ac:	4b16      	ldr	r3, [pc, #88]	; (800b108 <slow_turn_R+0x148>)
 800b0ae:	2204      	movs	r2, #4
 800b0b0:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b0b2:	4b16      	ldr	r3, [pc, #88]	; (800b10c <slow_turn_R+0x14c>)
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b0b8:	4b15      	ldr	r3, [pc, #84]	; (800b110 <slow_turn_R+0x150>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b0be:	4b1a      	ldr	r3, [pc, #104]	; (800b128 <slow_turn_R+0x168>)
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b0c4:	4b15      	ldr	r3, [pc, #84]	; (800b11c <slow_turn_R+0x15c>)
 800b0c6:	f04f 0200 	mov.w	r2, #0
 800b0ca:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b0cc:	4b15      	ldr	r3, [pc, #84]	; (800b124 <slow_turn_R+0x164>)
 800b0ce:	f04f 0200 	mov.w	r2, #0
 800b0d2:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b0d4:	4b0f      	ldr	r3, [pc, #60]	; (800b114 <slow_turn_R+0x154>)
 800b0d6:	4a10      	ldr	r2, [pc, #64]	; (800b118 <slow_turn_R+0x158>)
 800b0d8:	601a      	str	r2, [r3, #0]
}
 800b0da:	bf00      	nop
 800b0dc:	bd98      	pop	{r3, r4, r7, pc}
 800b0de:	bf00      	nop
 800b0e0:	234f4839 	.word	0x234f4839
 800b0e4:	40b7f082 	.word	0x40b7f082
 800b0e8:	33333333 	.word	0x33333333
 800b0ec:	404bb333 	.word	0x404bb333
 800b0f0:	66666666 	.word	0x66666666
 800b0f4:	405f2666 	.word	0x405f2666
 800b0f8:	9a953a3f 	.word	0x9a953a3f
 800b0fc:	40efc638 	.word	0x40efc638
 800b100:	6f7f91a3 	.word	0x6f7f91a3
 800b104:	40f16224 	.word	0x40f16224
 800b108:	20000ce8 	.word	0x20000ce8
 800b10c:	20000cc4 	.word	0x20000cc4
 800b110:	20000cd0 	.word	0x20000cd0
 800b114:	20000f60 	.word	0x20000f60
 800b118:	43340000 	.word	0x43340000
 800b11c:	20005054 	.word	0x20005054
 800b120:	43793333 	.word	0x43793333
 800b124:	20005034 	.word	0x20005034
 800b128:	20000cdc 	.word	0x20000cdc
 800b12c:	00000000 	.word	0x00000000

0800b130 <slow_turn_L>:

void slow_turn_L(){
 800b130:	b598      	push	{r3, r4, r7, lr}
 800b132:	af00      	add	r7, sp, #0
	//
	mode.control = 6;
 800b134:	4b50      	ldr	r3, [pc, #320]	; (800b278 <slow_turn_L+0x148>)
 800b136:	2206      	movs	r2, #6
 800b138:	715a      	strb	r2, [r3, #5]

	//
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b13a:	e002      	b.n	800b142 <slow_turn_L+0x12>
		mode.accel = 4;
 800b13c:	4b4e      	ldr	r3, [pc, #312]	; (800b278 <slow_turn_L+0x148>)
 800b13e:	2204      	movs	r2, #4
 800b140:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < CURVE_KLOTHOIDE_PULSE * 2){
 800b142:	4b4e      	ldr	r3, [pc, #312]	; (800b27c <slow_turn_L+0x14c>)
 800b144:	685a      	ldr	r2, [r3, #4]
 800b146:	4b4e      	ldr	r3, [pc, #312]	; (800b280 <slow_turn_L+0x150>)
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	4413      	add	r3, r2
 800b14c:	4618      	mov	r0, r3
 800b14e:	f7fd f921 	bl	8008394 <__aeabi_i2d>
 800b152:	a33f      	add	r3, pc, #252	; (adr r3, 800b250 <slow_turn_L+0x120>)
 800b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b158:	f7fd fbf8 	bl	800894c <__aeabi_dcmplt>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d1ec      	bne.n	800b13c <slow_turn_L+0xc>

	}
	//
	mode.accel = 0;
 800b162:	4b45      	ldr	r3, [pc, #276]	; (800b278 <slow_turn_L+0x148>)
 800b164:	2200      	movs	r2, #0
 800b166:	705a      	strb	r2, [r3, #1]

	//
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b168:	e021      	b.n	800b1ae <slow_turn_L+0x7e>
		Target_velocity = CURVE_SPEED;
 800b16a:	4b46      	ldr	r3, [pc, #280]	; (800b284 <slow_turn_L+0x154>)
 800b16c:	4a46      	ldr	r2, [pc, #280]	; (800b288 <slow_turn_L+0x158>)
 800b16e:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED   * 124.6/90;
 800b170:	4b46      	ldr	r3, [pc, #280]	; (800b28c <slow_turn_L+0x15c>)
 800b172:	4a47      	ldr	r2, [pc, #284]	; (800b290 <slow_turn_L+0x160>)
 800b174:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * 55.4 / 124.6;
 800b176:	4b45      	ldr	r3, [pc, #276]	; (800b28c <slow_turn_L+0x15c>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7fd f91c 	bl	80083b8 <__aeabi_f2d>
 800b180:	a335      	add	r3, pc, #212	; (adr r3, 800b258 <slow_turn_L+0x128>)
 800b182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b186:	f7fd f96f 	bl	8008468 <__aeabi_dmul>
 800b18a:	4603      	mov	r3, r0
 800b18c:	460c      	mov	r4, r1
 800b18e:	4618      	mov	r0, r3
 800b190:	4621      	mov	r1, r4
 800b192:	a333      	add	r3, pc, #204	; (adr r3, 800b260 <slow_turn_L+0x130>)
 800b194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b198:	f7fd fa90 	bl	80086bc <__aeabi_ddiv>
 800b19c:	4603      	mov	r3, r0
 800b19e:	460c      	mov	r4, r1
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	f7fd fc38 	bl	8008a18 <__aeabi_d2f>
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	4b3a      	ldr	r3, [pc, #232]	; (800b294 <slow_turn_L+0x164>)
 800b1ac:	601a      	str	r2, [r3, #0]
	while(CURVE_KLOTHOIDE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2 - CURVE_KLOTHOIDE_PULSE * 2){
 800b1ae:	4b33      	ldr	r3, [pc, #204]	; (800b27c <slow_turn_L+0x14c>)
 800b1b0:	685a      	ldr	r2, [r3, #4]
 800b1b2:	4b33      	ldr	r3, [pc, #204]	; (800b280 <slow_turn_L+0x150>)
 800b1b4:	685b      	ldr	r3, [r3, #4]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7fd f8eb 	bl	8008394 <__aeabi_i2d>
 800b1be:	a324      	add	r3, pc, #144	; (adr r3, 800b250 <slow_turn_L+0x120>)
 800b1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c4:	f7fd fbd6 	bl	8008974 <__aeabi_dcmpge>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00f      	beq.n	800b1ee <slow_turn_L+0xbe>
 800b1ce:	4b2b      	ldr	r3, [pc, #172]	; (800b27c <slow_turn_L+0x14c>)
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	4b2b      	ldr	r3, [pc, #172]	; (800b280 <slow_turn_L+0x150>)
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fd f8db 	bl	8008394 <__aeabi_i2d>
 800b1de:	a322      	add	r3, pc, #136	; (adr r3, 800b268 <slow_turn_L+0x138>)
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f7fd fbb2 	bl	800894c <__aeabi_dcmplt>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d1bd      	bne.n	800b16a <slow_turn_L+0x3a>
	}
	//
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b1ee:	e002      	b.n	800b1f6 <slow_turn_L+0xc6>
		mode.accel = 5;
 800b1f0:	4b21      	ldr	r3, [pc, #132]	; (800b278 <slow_turn_L+0x148>)
 800b1f2:	2205      	movs	r2, #5
 800b1f4:	705a      	strb	r2, [r3, #1]
	while(EN3_L.integrate + EN4_R.integrate < SLOW_ROTATE_PULSE * 2){
 800b1f6:	4b21      	ldr	r3, [pc, #132]	; (800b27c <slow_turn_L+0x14c>)
 800b1f8:	685a      	ldr	r2, [r3, #4]
 800b1fa:	4b21      	ldr	r3, [pc, #132]	; (800b280 <slow_turn_L+0x150>)
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	4413      	add	r3, r2
 800b200:	4618      	mov	r0, r3
 800b202:	f7fd f8c7 	bl	8008394 <__aeabi_i2d>
 800b206:	a31a      	add	r3, pc, #104	; (adr r3, 800b270 <slow_turn_L+0x140>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f7fd fb9e 	bl	800894c <__aeabi_dcmplt>
 800b210:	4603      	mov	r3, r0
 800b212:	2b00      	cmp	r3, #0
 800b214:	d1ec      	bne.n	800b1f0 <slow_turn_L+0xc0>

	}
	//
	mode.accel = 0;
 800b216:	4b18      	ldr	r3, [pc, #96]	; (800b278 <slow_turn_L+0x148>)
 800b218:	2200      	movs	r2, #0
 800b21a:	705a      	strb	r2, [r3, #1]
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}

	mode.control = 4;
 800b21c:	4b16      	ldr	r3, [pc, #88]	; (800b278 <slow_turn_L+0x148>)
 800b21e:	2204      	movs	r2, #4
 800b220:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b222:	4b16      	ldr	r3, [pc, #88]	; (800b27c <slow_turn_L+0x14c>)
 800b224:	2200      	movs	r2, #0
 800b226:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b228:	4b15      	ldr	r3, [pc, #84]	; (800b280 <slow_turn_L+0x150>)
 800b22a:	2200      	movs	r2, #0
 800b22c:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b22e:	4b1a      	ldr	r3, [pc, #104]	; (800b298 <slow_turn_L+0x168>)
 800b230:	2200      	movs	r2, #0
 800b232:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b234:	4b17      	ldr	r3, [pc, #92]	; (800b294 <slow_turn_L+0x164>)
 800b236:	f04f 0200 	mov.w	r2, #0
 800b23a:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b23c:	4b13      	ldr	r3, [pc, #76]	; (800b28c <slow_turn_L+0x15c>)
 800b23e:	f04f 0200 	mov.w	r2, #0
 800b242:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b244:	4b0f      	ldr	r3, [pc, #60]	; (800b284 <slow_turn_L+0x154>)
 800b246:	4a10      	ldr	r2, [pc, #64]	; (800b288 <slow_turn_L+0x158>)
 800b248:	601a      	str	r2, [r3, #0]
}
 800b24a:	bf00      	nop
 800b24c:	bd98      	pop	{r3, r4, r7, pc}
 800b24e:	bf00      	nop
 800b250:	234f4839 	.word	0x234f4839
 800b254:	40b7f082 	.word	0x40b7f082
 800b258:	33333333 	.word	0x33333333
 800b25c:	404bb333 	.word	0x404bb333
 800b260:	66666666 	.word	0x66666666
 800b264:	405f2666 	.word	0x405f2666
 800b268:	9a953a3f 	.word	0x9a953a3f
 800b26c:	40efc638 	.word	0x40efc638
 800b270:	6f7f91a3 	.word	0x6f7f91a3
 800b274:	40f16224 	.word	0x40f16224
 800b278:	20000ce8 	.word	0x20000ce8
 800b27c:	20000cc4 	.word	0x20000cc4
 800b280:	20000cd0 	.word	0x20000cd0
 800b284:	20000f60 	.word	0x20000f60
 800b288:	43340000 	.word	0x43340000
 800b28c:	20005034 	.word	0x20005034
 800b290:	43793333 	.word	0x43793333
 800b294:	20005054 	.word	0x20005054
 800b298:	20000cdc 	.word	0x20000cdc
 800b29c:	00000000 	.word	0x00000000

0800b2a0 <shinchi_turn_R>:

void shinchi_turn_R(){
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b2a4:	e070      	b.n	800b388 <shinchi_turn_R+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b2a6:	4b56      	ldr	r3, [pc, #344]	; (800b400 <shinchi_turn_R+0x160>)
 800b2a8:	685a      	ldr	r2, [r3, #4]
 800b2aa:	4b56      	ldr	r3, [pc, #344]	; (800b404 <shinchi_turn_R+0x164>)
 800b2ac:	685b      	ldr	r3, [r3, #4]
 800b2ae:	4413      	add	r3, r2
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f7fd f86f 	bl	8008394 <__aeabi_i2d>
 800b2b6:	a34a      	add	r3, pc, #296	; (adr r3, 800b3e0 <shinchi_turn_R+0x140>)
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	f7fd fb46 	bl	800894c <__aeabi_dcmplt>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d005      	beq.n	800b2d2 <shinchi_turn_R+0x32>
			mode.control = 4;
 800b2c6:	4b50      	ldr	r3, [pc, #320]	; (800b408 <shinchi_turn_R+0x168>)
 800b2c8:	2204      	movs	r2, #4
 800b2ca:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b2cc:	4b4f      	ldr	r3, [pc, #316]	; (800b40c <shinchi_turn_R+0x16c>)
 800b2ce:	4a50      	ldr	r2, [pc, #320]	; (800b410 <shinchi_turn_R+0x170>)
 800b2d0:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b2d2:	4b4b      	ldr	r3, [pc, #300]	; (800b400 <shinchi_turn_R+0x160>)
 800b2d4:	685a      	ldr	r2, [r3, #4]
 800b2d6:	4b4b      	ldr	r3, [pc, #300]	; (800b404 <shinchi_turn_R+0x164>)
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	4413      	add	r3, r2
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f7fd f859 	bl	8008394 <__aeabi_i2d>
 800b2e2:	a33f      	add	r3, pc, #252	; (adr r3, 800b3e0 <shinchi_turn_R+0x140>)
 800b2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e8:	f7fd fb44 	bl	8008974 <__aeabi_dcmpge>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d022      	beq.n	800b338 <shinchi_turn_R+0x98>
 800b2f2:	4b43      	ldr	r3, [pc, #268]	; (800b400 <shinchi_turn_R+0x160>)
 800b2f4:	685a      	ldr	r2, [r3, #4]
 800b2f6:	4b43      	ldr	r3, [pc, #268]	; (800b404 <shinchi_turn_R+0x164>)
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fd f849 	bl	8008394 <__aeabi_i2d>
 800b302:	a339      	add	r3, pc, #228	; (adr r3, 800b3e8 <shinchi_turn_R+0x148>)
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	f7fd fb20 	bl	800894c <__aeabi_dcmplt>
 800b30c:	4603      	mov	r3, r0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d012      	beq.n	800b338 <shinchi_turn_R+0x98>
		mode.control = 6;
 800b312:	4b3d      	ldr	r3, [pc, #244]	; (800b408 <shinchi_turn_R+0x168>)
 800b314:	2206      	movs	r2, #6
 800b316:	715a      	strb	r2, [r3, #5]
		//IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
		Target_velocity = CURVE_SPEED;
 800b318:	4b3c      	ldr	r3, [pc, #240]	; (800b40c <shinchi_turn_R+0x16c>)
 800b31a:	4a3d      	ldr	r2, [pc, #244]	; (800b410 <shinchi_turn_R+0x170>)
 800b31c:	601a      	str	r2, [r3, #0]
		Target_L_velo = CURVE_SPEED  * 2;
 800b31e:	4b3d      	ldr	r3, [pc, #244]	; (800b414 <shinchi_turn_R+0x174>)
 800b320:	4a3d      	ldr	r2, [pc, #244]	; (800b418 <shinchi_turn_R+0x178>)
 800b322:	601a      	str	r2, [r3, #0]
		Target_R_velo = Target_L_velo * 0;
 800b324:	4b3b      	ldr	r3, [pc, #236]	; (800b414 <shinchi_turn_R+0x174>)
 800b326:	edd3 7a00 	vldr	s15, [r3]
 800b32a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b41c <shinchi_turn_R+0x17c>
 800b32e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b332:	4b3b      	ldr	r3, [pc, #236]	; (800b420 <shinchi_turn_R+0x180>)
 800b334:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b338:	4b31      	ldr	r3, [pc, #196]	; (800b400 <shinchi_turn_R+0x160>)
 800b33a:	685a      	ldr	r2, [r3, #4]
 800b33c:	4b31      	ldr	r3, [pc, #196]	; (800b404 <shinchi_turn_R+0x164>)
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	4413      	add	r3, r2
 800b342:	4618      	mov	r0, r3
 800b344:	f7fd f826 	bl	8008394 <__aeabi_i2d>
 800b348:	a327      	add	r3, pc, #156	; (adr r3, 800b3e8 <shinchi_turn_R+0x148>)
 800b34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34e:	f7fd fb11 	bl	8008974 <__aeabi_dcmpge>
 800b352:	4603      	mov	r3, r0
 800b354:	2b00      	cmp	r3, #0
 800b356:	d100      	bne.n	800b35a <shinchi_turn_R+0xba>
 800b358:	e016      	b.n	800b388 <shinchi_turn_R+0xe8>
 800b35a:	4b29      	ldr	r3, [pc, #164]	; (800b400 <shinchi_turn_R+0x160>)
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	4b29      	ldr	r3, [pc, #164]	; (800b404 <shinchi_turn_R+0x164>)
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	4413      	add	r3, r2
 800b364:	4618      	mov	r0, r3
 800b366:	f7fd f815 	bl	8008394 <__aeabi_i2d>
 800b36a:	a321      	add	r3, pc, #132	; (adr r3, 800b3f0 <shinchi_turn_R+0x150>)
 800b36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b370:	f7fd faec 	bl	800894c <__aeabi_dcmplt>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d100      	bne.n	800b37c <shinchi_turn_R+0xdc>
 800b37a:	e005      	b.n	800b388 <shinchi_turn_R+0xe8>
			mode.control = 4;
 800b37c:	4b22      	ldr	r3, [pc, #136]	; (800b408 <shinchi_turn_R+0x168>)
 800b37e:	2204      	movs	r2, #4
 800b380:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b382:	4b22      	ldr	r3, [pc, #136]	; (800b40c <shinchi_turn_R+0x16c>)
 800b384:	4a22      	ldr	r2, [pc, #136]	; (800b410 <shinchi_turn_R+0x170>)
 800b386:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2 ){
 800b388:	4b1d      	ldr	r3, [pc, #116]	; (800b400 <shinchi_turn_R+0x160>)
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	4b1d      	ldr	r3, [pc, #116]	; (800b404 <shinchi_turn_R+0x164>)
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	4413      	add	r3, r2
 800b392:	4618      	mov	r0, r3
 800b394:	f7fc fffe 	bl	8008394 <__aeabi_i2d>
 800b398:	a317      	add	r3, pc, #92	; (adr r3, 800b3f8 <shinchi_turn_R+0x158>)
 800b39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39e:	f7fd fad5 	bl	800894c <__aeabi_dcmplt>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f47f af7e 	bne.w	800b2a6 <shinchi_turn_R+0x6>
//			IMU_init();
//			break;
//		}

	}
	mode.control = 4;
 800b3aa:	4b17      	ldr	r3, [pc, #92]	; (800b408 <shinchi_turn_R+0x168>)
 800b3ac:	2204      	movs	r2, #4
 800b3ae:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b3b0:	4b13      	ldr	r3, [pc, #76]	; (800b400 <shinchi_turn_R+0x160>)
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b3b6:	4b13      	ldr	r3, [pc, #76]	; (800b404 <shinchi_turn_R+0x164>)
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b3bc:	4b19      	ldr	r3, [pc, #100]	; (800b424 <shinchi_turn_R+0x184>)
 800b3be:	2200      	movs	r2, #0
 800b3c0:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b3c2:	4b14      	ldr	r3, [pc, #80]	; (800b414 <shinchi_turn_R+0x174>)
 800b3c4:	f04f 0200 	mov.w	r2, #0
 800b3c8:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b3ca:	4b15      	ldr	r3, [pc, #84]	; (800b420 <shinchi_turn_R+0x180>)
 800b3cc:	f04f 0200 	mov.w	r2, #0
 800b3d0:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b3d2:	4b0e      	ldr	r3, [pc, #56]	; (800b40c <shinchi_turn_R+0x16c>)
 800b3d4:	4a0e      	ldr	r2, [pc, #56]	; (800b410 <shinchi_turn_R+0x170>)
 800b3d6:	601a      	str	r2, [r3, #0]

}
 800b3d8:	bf00      	nop
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	f3af 8000 	nop.w
 800b3e0:	04cdaf52 	.word	0x04cdaf52
 800b3e4:	40da2a96 	.word	0x40da2a96
 800b3e8:	40001702 	.word	0x40001702
 800b3ec:	40eb4c85 	.word	0x40eb4c85
 800b3f0:	21337755 	.word	0x21337755
 800b3f4:	40f430e8 	.word	0x40f430e8
 800b3f8:	21337756 	.word	0x21337756
 800b3fc:	40f430e8 	.word	0x40f430e8
 800b400:	20000cc4 	.word	0x20000cc4
 800b404:	20000cd0 	.word	0x20000cd0
 800b408:	20000ce8 	.word	0x20000ce8
 800b40c:	20000f60 	.word	0x20000f60
 800b410:	43340000 	.word	0x43340000
 800b414:	20005054 	.word	0x20005054
 800b418:	43b40000 	.word	0x43b40000
 800b41c:	00000000 	.word	0x00000000
 800b420:	20005034 	.word	0x20005034
 800b424:	20000cdc 	.word	0x20000cdc

0800b428 <shinchi_turn_L>:
void shinchi_turn_L(){
 800b428:	b580      	push	{r7, lr}
 800b42a:	af00      	add	r7, sp, #0

	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b42c:	e070      	b.n	800b510 <shinchi_turn_L+0xe8>
		if(EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2){
 800b42e:	4b56      	ldr	r3, [pc, #344]	; (800b588 <shinchi_turn_L+0x160>)
 800b430:	685a      	ldr	r2, [r3, #4]
 800b432:	4b56      	ldr	r3, [pc, #344]	; (800b58c <shinchi_turn_L+0x164>)
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	4413      	add	r3, r2
 800b438:	4618      	mov	r0, r3
 800b43a:	f7fc ffab 	bl	8008394 <__aeabi_i2d>
 800b43e:	a34a      	add	r3, pc, #296	; (adr r3, 800b568 <shinchi_turn_L+0x140>)
 800b440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b444:	f7fd fa82 	bl	800894c <__aeabi_dcmplt>
 800b448:	4603      	mov	r3, r0
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d005      	beq.n	800b45a <shinchi_turn_L+0x32>
			mode.control = 4;
 800b44e:	4b50      	ldr	r3, [pc, #320]	; (800b590 <shinchi_turn_L+0x168>)
 800b450:	2204      	movs	r2, #4
 800b452:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b454:	4b4f      	ldr	r3, [pc, #316]	; (800b594 <shinchi_turn_L+0x16c>)
 800b456:	4a50      	ldr	r2, [pc, #320]	; (800b598 <shinchi_turn_L+0x170>)
 800b458:	601a      	str	r2, [r3, #0]
		}
		if(DECE_CURVE_PULSE * 2 <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE){
 800b45a:	4b4b      	ldr	r3, [pc, #300]	; (800b588 <shinchi_turn_L+0x160>)
 800b45c:	685a      	ldr	r2, [r3, #4]
 800b45e:	4b4b      	ldr	r3, [pc, #300]	; (800b58c <shinchi_turn_L+0x164>)
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	4413      	add	r3, r2
 800b464:	4618      	mov	r0, r3
 800b466:	f7fc ff95 	bl	8008394 <__aeabi_i2d>
 800b46a:	a33f      	add	r3, pc, #252	; (adr r3, 800b568 <shinchi_turn_L+0x140>)
 800b46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b470:	f7fd fa80 	bl	8008974 <__aeabi_dcmpge>
 800b474:	4603      	mov	r3, r0
 800b476:	2b00      	cmp	r3, #0
 800b478:	d022      	beq.n	800b4c0 <shinchi_turn_L+0x98>
 800b47a:	4b43      	ldr	r3, [pc, #268]	; (800b588 <shinchi_turn_L+0x160>)
 800b47c:	685a      	ldr	r2, [r3, #4]
 800b47e:	4b43      	ldr	r3, [pc, #268]	; (800b58c <shinchi_turn_L+0x164>)
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	4413      	add	r3, r2
 800b484:	4618      	mov	r0, r3
 800b486:	f7fc ff85 	bl	8008394 <__aeabi_i2d>
 800b48a:	a339      	add	r3, pc, #228	; (adr r3, 800b570 <shinchi_turn_L+0x148>)
 800b48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b490:	f7fd fa5c 	bl	800894c <__aeabi_dcmplt>
 800b494:	4603      	mov	r3, r0
 800b496:	2b00      	cmp	r3, #0
 800b498:	d012      	beq.n	800b4c0 <shinchi_turn_L+0x98>
		mode.control = 6;
 800b49a:	4b3d      	ldr	r3, [pc, #244]	; (800b590 <shinchi_turn_L+0x168>)
 800b49c:	2206      	movs	r2, #6
 800b49e:	715a      	strb	r2, [r3, #5]
		Target_velocity = CURVE_SPEED;
 800b4a0:	4b3c      	ldr	r3, [pc, #240]	; (800b594 <shinchi_turn_L+0x16c>)
 800b4a2:	4a3d      	ldr	r2, [pc, #244]	; (800b598 <shinchi_turn_L+0x170>)
 800b4a4:	601a      	str	r2, [r3, #0]
		Target_R_velo = CURVE_SPEED  * 2;
 800b4a6:	4b3d      	ldr	r3, [pc, #244]	; (800b59c <shinchi_turn_L+0x174>)
 800b4a8:	4a3d      	ldr	r2, [pc, #244]	; (800b5a0 <shinchi_turn_L+0x178>)
 800b4aa:	601a      	str	r2, [r3, #0]
		Target_L_velo = Target_R_velo * 0;
 800b4ac:	4b3b      	ldr	r3, [pc, #236]	; (800b59c <shinchi_turn_L+0x174>)
 800b4ae:	edd3 7a00 	vldr	s15, [r3]
 800b4b2:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b5a4 <shinchi_turn_L+0x17c>
 800b4b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b4ba:	4b3b      	ldr	r3, [pc, #236]	; (800b5a8 <shinchi_turn_L+0x180>)
 800b4bc:	edc3 7a00 	vstr	s15, [r3]
		}
		if(DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE <= EN3_L.integrate + EN4_R.integrate && EN3_L.integrate + EN4_R.integrate < DECE_CURVE_PULSE * 4 + SHINCHI_ROTATE_PULSE){
 800b4c0:	4b31      	ldr	r3, [pc, #196]	; (800b588 <shinchi_turn_L+0x160>)
 800b4c2:	685a      	ldr	r2, [r3, #4]
 800b4c4:	4b31      	ldr	r3, [pc, #196]	; (800b58c <shinchi_turn_L+0x164>)
 800b4c6:	685b      	ldr	r3, [r3, #4]
 800b4c8:	4413      	add	r3, r2
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fc ff62 	bl	8008394 <__aeabi_i2d>
 800b4d0:	a327      	add	r3, pc, #156	; (adr r3, 800b570 <shinchi_turn_L+0x148>)
 800b4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d6:	f7fd fa4d 	bl	8008974 <__aeabi_dcmpge>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d100      	bne.n	800b4e2 <shinchi_turn_L+0xba>
 800b4e0:	e016      	b.n	800b510 <shinchi_turn_L+0xe8>
 800b4e2:	4b29      	ldr	r3, [pc, #164]	; (800b588 <shinchi_turn_L+0x160>)
 800b4e4:	685a      	ldr	r2, [r3, #4]
 800b4e6:	4b29      	ldr	r3, [pc, #164]	; (800b58c <shinchi_turn_L+0x164>)
 800b4e8:	685b      	ldr	r3, [r3, #4]
 800b4ea:	4413      	add	r3, r2
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7fc ff51 	bl	8008394 <__aeabi_i2d>
 800b4f2:	a321      	add	r3, pc, #132	; (adr r3, 800b578 <shinchi_turn_L+0x150>)
 800b4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f8:	f7fd fa28 	bl	800894c <__aeabi_dcmplt>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d100      	bne.n	800b504 <shinchi_turn_L+0xdc>
 800b502:	e005      	b.n	800b510 <shinchi_turn_L+0xe8>
			mode.control = 4;
 800b504:	4b22      	ldr	r3, [pc, #136]	; (800b590 <shinchi_turn_L+0x168>)
 800b506:	2204      	movs	r2, #4
 800b508:	715a      	strb	r2, [r3, #5]
			Target_velocity = CURVE_SPEED;
 800b50a:	4b22      	ldr	r3, [pc, #136]	; (800b594 <shinchi_turn_L+0x16c>)
 800b50c:	4a22      	ldr	r2, [pc, #136]	; (800b598 <shinchi_turn_L+0x170>)
 800b50e:	601a      	str	r2, [r3, #0]
	while(EN3_L.integrate + EN4_R.integrate < /*27573 *2*/DECE_CURVE_PULSE * 2 + SHINCHI_ROTATE_PULSE +  DECE_CURVE_PULSE * 2){
 800b510:	4b1d      	ldr	r3, [pc, #116]	; (800b588 <shinchi_turn_L+0x160>)
 800b512:	685a      	ldr	r2, [r3, #4]
 800b514:	4b1d      	ldr	r3, [pc, #116]	; (800b58c <shinchi_turn_L+0x164>)
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	4413      	add	r3, r2
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7fc ff3a 	bl	8008394 <__aeabi_i2d>
 800b520:	a317      	add	r3, pc, #92	; (adr r3, 800b580 <shinchi_turn_L+0x158>)
 800b522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b526:	f7fd fa11 	bl	800894c <__aeabi_dcmplt>
 800b52a:	4603      	mov	r3, r0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	f47f af7e 	bne.w	800b42e <shinchi_turn_L+0x6>
//		if(Body_angle > 90){
//			IMU_init();
//			break;
//		}
	}
	mode.control = 4;
 800b532:	4b17      	ldr	r3, [pc, #92]	; (800b590 <shinchi_turn_L+0x168>)
 800b534:	2204      	movs	r2, #4
 800b536:	715a      	strb	r2, [r3, #5]
    EN3_L.integrate = 0;
 800b538:	4b13      	ldr	r3, [pc, #76]	; (800b588 <shinchi_turn_L+0x160>)
 800b53a:	2200      	movs	r2, #0
 800b53c:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b53e:	4b13      	ldr	r3, [pc, #76]	; (800b58c <shinchi_turn_L+0x164>)
 800b540:	2200      	movs	r2, #0
 800b542:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b544:	4b19      	ldr	r3, [pc, #100]	; (800b5ac <shinchi_turn_L+0x184>)
 800b546:	2200      	movs	r2, #0
 800b548:	605a      	str	r2, [r3, #4]
	Target_L_velo = 0;
 800b54a:	4b17      	ldr	r3, [pc, #92]	; (800b5a8 <shinchi_turn_L+0x180>)
 800b54c:	f04f 0200 	mov.w	r2, #0
 800b550:	601a      	str	r2, [r3, #0]
	Target_R_velo = 0;
 800b552:	4b12      	ldr	r3, [pc, #72]	; (800b59c <shinchi_turn_L+0x174>)
 800b554:	f04f 0200 	mov.w	r2, #0
 800b558:	601a      	str	r2, [r3, #0]
	Target_velocity = SEARCH_SPEED;
 800b55a:	4b0e      	ldr	r3, [pc, #56]	; (800b594 <shinchi_turn_L+0x16c>)
 800b55c:	4a0e      	ldr	r2, [pc, #56]	; (800b598 <shinchi_turn_L+0x170>)
 800b55e:	601a      	str	r2, [r3, #0]
}
 800b560:	bf00      	nop
 800b562:	bd80      	pop	{r7, pc}
 800b564:	f3af 8000 	nop.w
 800b568:	04cdaf52 	.word	0x04cdaf52
 800b56c:	40da2a96 	.word	0x40da2a96
 800b570:	40001702 	.word	0x40001702
 800b574:	40eb4c85 	.word	0x40eb4c85
 800b578:	21337755 	.word	0x21337755
 800b57c:	40f430e8 	.word	0x40f430e8
 800b580:	21337756 	.word	0x21337756
 800b584:	40f430e8 	.word	0x40f430e8
 800b588:	20000cc4 	.word	0x20000cc4
 800b58c:	20000cd0 	.word	0x20000cd0
 800b590:	20000ce8 	.word	0x20000ce8
 800b594:	20000f60 	.word	0x20000f60
 800b598:	43340000 	.word	0x43340000
 800b59c:	20005034 	.word	0x20005034
 800b5a0:	43b40000 	.word	0x43b40000
 800b5a4:	00000000 	.word	0x00000000
 800b5a8:	20005054 	.word	0x20005054
 800b5ac:	20000cdc 	.word	0x20000cdc

0800b5b0 <rotate180>:
void rotate180(){
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
  uint8_t counter=0;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	71fb      	strb	r3, [r7, #7]
  //static int check = 0, check2 = 0;

   while(counter < 1){
 800b5ba:	e054      	b.n	800b666 <rotate180+0xb6>

		Target_velocity = 0;
 800b5bc:	4b30      	ldr	r3, [pc, #192]	; (800b680 <rotate180+0xd0>)
 800b5be:	f04f 0200 	mov.w	r2, #0
 800b5c2:	601a      	str	r2, [r3, #0]
		error_reset = 0;
 800b5c4:	4b2f      	ldr	r3, [pc, #188]	; (800b684 <rotate180+0xd4>)
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	701a      	strb	r2, [r3, #0]
		Motor_Count_Clear();
 800b5ca:	f7fe fa03 	bl	80099d4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800b5ce:	4b2e      	ldr	r3, [pc, #184]	; (800b688 <rotate180+0xd8>)
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b5d4:	4b2d      	ldr	r3, [pc, #180]	; (800b68c <rotate180+0xdc>)
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	605a      	str	r2, [r3, #4]
	  EN_Body.integrate = 0;
 800b5da:	4b2d      	ldr	r3, [pc, #180]	; (800b690 <rotate180+0xe0>)
 800b5dc:	2200      	movs	r2, #0
 800b5de:	605a      	str	r2, [r3, #4]
	  mode.enc = 1;
 800b5e0:	4b2c      	ldr	r3, [pc, #176]	; (800b694 <rotate180+0xe4>)
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	70da      	strb	r2, [r3, #3]
	///while(EN3_L.integrate >= -Target_pul_quarter && EN4_R.integrate <= Target_pul_quarter){
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800b5e6:	e005      	b.n	800b5f4 <rotate180+0x44>
	  mode.control = 3;
 800b5e8:	4b2a      	ldr	r3, [pc, #168]	; (800b694 <rotate180+0xe4>)
 800b5ea:	2203      	movs	r2, #3
 800b5ec:	715a      	strb	r2, [r3, #5]
	  Target_Rad_velo = -3;//Rotate(Target_Rad_velo, -5, Target_pul_quarter*2, EN3_L.integrate);
 800b5ee:	4b2a      	ldr	r3, [pc, #168]	; (800b698 <rotate180+0xe8>)
 800b5f0:	4a2a      	ldr	r2, [pc, #168]	; (800b69c <rotate180+0xec>)
 800b5f2:	601a      	str	r2, [r3, #0]
  while(EN3_L.integrate <= Target_pul_quarter*2 || EN4_R.integrate >= -Target_pul_quarter*2){
 800b5f4:	4b24      	ldr	r3, [pc, #144]	; (800b688 <rotate180+0xd8>)
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	ee07 3a90 	vmov	s15, r3
 800b5fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b600:	4b27      	ldr	r3, [pc, #156]	; (800b6a0 <rotate180+0xf0>)
 800b602:	edd3 7a00 	vldr	s15, [r3]
 800b606:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b60a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b612:	d9e9      	bls.n	800b5e8 <rotate180+0x38>
 800b614:	4b1d      	ldr	r3, [pc, #116]	; (800b68c <rotate180+0xdc>)
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	ee07 3a90 	vmov	s15, r3
 800b61c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b620:	4b1f      	ldr	r3, [pc, #124]	; (800b6a0 <rotate180+0xf0>)
 800b622:	edd3 7a00 	vldr	s15, [r3]
 800b626:	eef1 7a67 	vneg.f32	s15, s15
 800b62a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b62e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b636:	dad7      	bge.n	800b5e8 <rotate180+0x38>
	  //Rotate_Control(Target_rotate,T1, velocity.KP, velocity.KI, velocity.KD);

//    	check = EN3_L.integrate;
//    	check2 = EN4_R.integrate;
    	}
      mode.enc = 0;
 800b638:	4b16      	ldr	r3, [pc, #88]	; (800b694 <rotate180+0xe4>)
 800b63a:	2200      	movs	r2, #0
 800b63c:	70da      	strb	r2, [r3, #3]
      Target_velocity = 0;
 800b63e:	4b10      	ldr	r3, [pc, #64]	; (800b680 <rotate180+0xd0>)
 800b640:	f04f 0200 	mov.w	r2, #0
 800b644:	601a      	str	r2, [r3, #0]
      Target_Rad_velo =0;
 800b646:	4b14      	ldr	r3, [pc, #80]	; (800b698 <rotate180+0xe8>)
 800b648:	f04f 0200 	mov.w	r2, #0
 800b64c:	601a      	str	r2, [r3, #0]
      EN3_L.integrate = 0;
 800b64e:	4b0e      	ldr	r3, [pc, #56]	; (800b688 <rotate180+0xd8>)
 800b650:	2200      	movs	r2, #0
 800b652:	605a      	str	r2, [r3, #4]
      EN4_R.integrate = 0;
 800b654:	4b0d      	ldr	r3, [pc, #52]	; (800b68c <rotate180+0xdc>)
 800b656:	2200      	movs	r2, #0
 800b658:	605a      	str	r2, [r3, #4]
  	  EN_Body.integrate = 0;
 800b65a:	4b0d      	ldr	r3, [pc, #52]	; (800b690 <rotate180+0xe0>)
 800b65c:	2200      	movs	r2, #0
 800b65e:	605a      	str	r2, [r3, #4]

      counter++;
 800b660:	79fb      	ldrb	r3, [r7, #7]
 800b662:	3301      	adds	r3, #1
 800b664:	71fb      	strb	r3, [r7, #7]
   while(counter < 1){
 800b666:	79fb      	ldrb	r3, [r7, #7]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d0a7      	beq.n	800b5bc <rotate180+0xc>
     }
	error_reset = 0;
 800b66c:	4b05      	ldr	r3, [pc, #20]	; (800b684 <rotate180+0xd4>)
 800b66e:	2200      	movs	r2, #0
 800b670:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b672:	f7fe f9af 	bl	80099d4 <Motor_Count_Clear>
//    	    printf("180 : %d \r\n",check);
//    	    printf("180 : %d \r\n",check2);
//    	    printf("\r\n");

}
 800b676:	bf00      	nop
 800b678:	3708      	adds	r7, #8
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	20000f60 	.word	0x20000f60
 800b684:	20000eec 	.word	0x20000eec
 800b688:	20000cc4 	.word	0x20000cc4
 800b68c:	20000cd0 	.word	0x20000cd0
 800b690:	20000cdc 	.word	0x20000cdc
 800b694:	20000ce8 	.word	0x20000ce8
 800b698:	20000f64 	.word	0x20000f64
 800b69c:	c0400000 	.word	0xc0400000
 800b6a0:	20000004 	.word	0x20000004
 800b6a4:	00000000 	.word	0x00000000

0800b6a8 <back_calib>:
	EN_Body.integrate = 0;
	error_reset = 0;
	Motor_Count_Clear();

}
void back_calib(){
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
	error_reset = 0;
 800b6ae:	4b2a      	ldr	r3, [pc, #168]	; (800b758 <back_calib+0xb0>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b6b4:	f7fe f98e 	bl	80099d4 <Motor_Count_Clear>
    EN3_L.integrate = 0;
 800b6b8:	4b28      	ldr	r3, [pc, #160]	; (800b75c <back_calib+0xb4>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b6be:	4b28      	ldr	r3, [pc, #160]	; (800b760 <back_calib+0xb8>)
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	605a      	str	r2, [r3, #4]
    EN_Body.integrate = 0;
 800b6c4:	4b27      	ldr	r3, [pc, #156]	; (800b764 <back_calib+0xbc>)
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	605a      	str	r2, [r3, #4]
    mode.enc = 1;
 800b6ca:	4b27      	ldr	r3, [pc, #156]	; (800b768 <back_calib+0xc0>)
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	70da      	strb	r2, [r3, #3]
    //50mm

    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-44) / MM_PER_PULSE){
 800b6d0:	e005      	b.n	800b6de <back_calib+0x36>
    	Target_velocity = -90;
 800b6d2:	4b26      	ldr	r3, [pc, #152]	; (800b76c <back_calib+0xc4>)
 800b6d4:	4a26      	ldr	r2, [pc, #152]	; (800b770 <back_calib+0xc8>)
 800b6d6:	601a      	str	r2, [r3, #0]
    	mode.control = 4;
 800b6d8:	4b23      	ldr	r3, [pc, #140]	; (800b768 <back_calib+0xc0>)
 800b6da:	2204      	movs	r2, #4
 800b6dc:	715a      	strb	r2, [r3, #5]
    while(EN3_L.integrate + EN4_R.integrate > -2 * (61.75-44) / MM_PER_PULSE){
 800b6de:	4b1f      	ldr	r3, [pc, #124]	; (800b75c <back_calib+0xb4>)
 800b6e0:	685a      	ldr	r2, [r3, #4]
 800b6e2:	4b1f      	ldr	r3, [pc, #124]	; (800b760 <back_calib+0xb8>)
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	4413      	add	r3, r2
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7fc fe53 	bl	8008394 <__aeabi_i2d>
 800b6ee:	a318      	add	r3, pc, #96	; (adr r3, 800b750 <back_calib+0xa8>)
 800b6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f4:	f7fd f948 	bl	8008988 <__aeabi_dcmpgt>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1e9      	bne.n	800b6d2 <back_calib+0x2a>
    }
    Target_velocity = 0;
 800b6fe:	4b1b      	ldr	r3, [pc, #108]	; (800b76c <back_calib+0xc4>)
 800b700:	f04f 0200 	mov.w	r2, #0
 800b704:	601a      	str	r2, [r3, #0]
    mode.control = 5;
 800b706:	4b18      	ldr	r3, [pc, #96]	; (800b768 <back_calib+0xc0>)
 800b708:	2205      	movs	r2, #5
 800b70a:	715a      	strb	r2, [r3, #5]
    mode.enc = 0;
 800b70c:	4b16      	ldr	r3, [pc, #88]	; (800b768 <back_calib+0xc0>)
 800b70e:	2200      	movs	r2, #0
 800b710:	70da      	strb	r2, [r3, #3]
    EN3_L.integrate = 0;
 800b712:	4b12      	ldr	r3, [pc, #72]	; (800b75c <back_calib+0xb4>)
 800b714:	2200      	movs	r2, #0
 800b716:	605a      	str	r2, [r3, #4]
    EN4_R.integrate = 0;
 800b718:	4b11      	ldr	r3, [pc, #68]	; (800b760 <back_calib+0xb8>)
 800b71a:	2200      	movs	r2, #0
 800b71c:	605a      	str	r2, [r3, #4]
	EN_Body.integrate = 0;
 800b71e:	4b11      	ldr	r3, [pc, #68]	; (800b764 <back_calib+0xbc>)
 800b720:	2200      	movs	r2, #0
 800b722:	605a      	str	r2, [r3, #4]
	error_reset = 0;
 800b724:	4b0c      	ldr	r3, [pc, #48]	; (800b758 <back_calib+0xb0>)
 800b726:	2200      	movs	r2, #0
 800b728:	701a      	strb	r2, [r3, #0]
	Motor_Count_Clear();
 800b72a:	f7fe f953 	bl	80099d4 <Motor_Count_Clear>
    for(int i=0;i < WAIT*4;i++);
 800b72e:	2300      	movs	r3, #0
 800b730:	607b      	str	r3, [r7, #4]
 800b732:	e002      	b.n	800b73a <back_calib+0x92>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	3301      	adds	r3, #1
 800b738:	607b      	str	r3, [r7, #4]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	4a0d      	ldr	r2, [pc, #52]	; (800b774 <back_calib+0xcc>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	ddf8      	ble.n	800b734 <back_calib+0x8c>

}
 800b742:	bf00      	nop
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
 800b74a:	bf00      	nop
 800b74c:	f3af 8000 	nop.w
 800b750:	ce45e239 	.word	0xce45e239
 800b754:	c0d175eb 	.word	0xc0d175eb
 800b758:	20000eec 	.word	0x20000eec
 800b75c:	20000cc4 	.word	0x20000cc4
 800b760:	20000cd0 	.word	0x20000cd0
 800b764:	20000cdc 	.word	0x20000cdc
 800b768:	20000ce8 	.word	0x20000ce8
 800b76c:	20000f60 	.word	0x20000f60
 800b770:	c2b40000 	.word	0xc2b40000
 800b774:	00061a7f 	.word	0x00061a7f

0800b778 <R_turn_select>:
	//



}
void R_turn_select(){
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
  switch(mode.turn){
 800b77e:	4b22      	ldr	r3, [pc, #136]	; (800b808 <R_turn_select+0x90>)
 800b780:	7a5b      	ldrb	r3, [r3, #9]
 800b782:	2b03      	cmp	r3, #3
 800b784:	d838      	bhi.n	800b7f8 <R_turn_select+0x80>
 800b786:	a201      	add	r2, pc, #4	; (adr r2, 800b78c <R_turn_select+0x14>)
 800b788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78c:	0800b79d 	.word	0x0800b79d
 800b790:	0800b7d3 	.word	0x0800b7d3
 800b794:	0800b7d9 	.word	0x0800b7d9
 800b798:	0800b7df 	.word	0x0800b7df
  case 0:
	  Decelerate();
 800b79c:	f7ff fa04 	bl	800aba8 <Decelerate>
	  for(int i=0;i < WAIT;i++);
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	607b      	str	r3, [r7, #4]
 800b7a4:	e002      	b.n	800b7ac <R_turn_select+0x34>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	607b      	str	r3, [r7, #4]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	4a17      	ldr	r2, [pc, #92]	; (800b80c <R_turn_select+0x94>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	ddf8      	ble.n	800b7a6 <R_turn_select+0x2e>
	  turn_right();
 800b7b4:	f7ff fb2e 	bl	800ae14 <turn_right>
	  for(int i=0;i < WAIT;i++);
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	603b      	str	r3, [r7, #0]
 800b7bc:	e002      	b.n	800b7c4 <R_turn_select+0x4c>
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	603b      	str	r3, [r7, #0]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	4a11      	ldr	r2, [pc, #68]	; (800b80c <R_turn_select+0x94>)
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	ddf8      	ble.n	800b7be <R_turn_select+0x46>
      Accelerate();
 800b7cc:	f7ff f990 	bl	800aaf0 <Accelerate>
      break;
 800b7d0:	e012      	b.n	800b7f8 <R_turn_select+0x80>
  case 1:
	  slow_turn_R();
 800b7d2:	f7ff fbf5 	bl	800afc0 <slow_turn_R>
	  break;
 800b7d6:	e00f      	b.n	800b7f8 <R_turn_select+0x80>
  case 2:
	  shinchi_turn_R();
 800b7d8:	f7ff fd62 	bl	800b2a0 <shinchi_turn_R>
	  break;
 800b7dc:	e00c      	b.n	800b7f8 <R_turn_select+0x80>
  case 3:
      Decelerate();
 800b7de:	f7ff f9e3 	bl	800aba8 <Decelerate>
      IMU_turn(-90,-5);
 800b7e2:	ed9f 0b07 	vldr	d0, [pc, #28]	; 800b800 <R_turn_select+0x88>
 800b7e6:	f06f 0059 	mvn.w	r0, #89	; 0x59
 800b7ea:	f7ff fa69 	bl	800acc0 <IMU_turn>
      IMU_init();
 800b7ee:	f7fe f845 	bl	800987c <IMU_init>
      Accelerate();
 800b7f2:	f7ff f97d 	bl	800aaf0 <Accelerate>
      break;
 800b7f6:	bf00      	nop
  }
}
 800b7f8:	bf00      	nop
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	00000000 	.word	0x00000000
 800b804:	c0140000 	.word	0xc0140000
 800b808:	20000ce8 	.word	0x20000ce8
 800b80c:	0001869f 	.word	0x0001869f

0800b810 <L_turn_select>:
void L_turn_select(){
 800b810:	b580      	push	{r7, lr}
 800b812:	b082      	sub	sp, #8
 800b814:	af00      	add	r7, sp, #0
  switch(mode.turn){
 800b816:	4b22      	ldr	r3, [pc, #136]	; (800b8a0 <L_turn_select+0x90>)
 800b818:	7a5b      	ldrb	r3, [r3, #9]
 800b81a:	2b03      	cmp	r3, #3
 800b81c:	d837      	bhi.n	800b88e <L_turn_select+0x7e>
 800b81e:	a201      	add	r2, pc, #4	; (adr r2, 800b824 <L_turn_select+0x14>)
 800b820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b824:	0800b835 	.word	0x0800b835
 800b828:	0800b86b 	.word	0x0800b86b
 800b82c:	0800b871 	.word	0x0800b871
 800b830:	0800b877 	.word	0x0800b877
  case 0:
	  //
	  Decelerate();
 800b834:	f7ff f9b8 	bl	800aba8 <Decelerate>
	  for(int i=0;i < WAIT;i++);
 800b838:	2300      	movs	r3, #0
 800b83a:	607b      	str	r3, [r7, #4]
 800b83c:	e002      	b.n	800b844 <L_turn_select+0x34>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	3301      	adds	r3, #1
 800b842:	607b      	str	r3, [r7, #4]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	4a17      	ldr	r2, [pc, #92]	; (800b8a4 <L_turn_select+0x94>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	ddf8      	ble.n	800b83e <L_turn_select+0x2e>
	  turn_left();
 800b84c:	f7ff fb4c 	bl	800aee8 <turn_left>
	  for(int i=0;i < WAIT;i++);
 800b850:	2300      	movs	r3, #0
 800b852:	603b      	str	r3, [r7, #0]
 800b854:	e002      	b.n	800b85c <L_turn_select+0x4c>
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	3301      	adds	r3, #1
 800b85a:	603b      	str	r3, [r7, #0]
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	4a11      	ldr	r2, [pc, #68]	; (800b8a4 <L_turn_select+0x94>)
 800b860:	4293      	cmp	r3, r2
 800b862:	ddf8      	ble.n	800b856 <L_turn_select+0x46>
      Accelerate();
 800b864:	f7ff f944 	bl	800aaf0 <Accelerate>
      break;
 800b868:	e011      	b.n	800b88e <L_turn_select+0x7e>
  case 1:
	  //
	  slow_turn_L();
 800b86a:	f7ff fc61 	bl	800b130 <slow_turn_L>
	  break;
 800b86e:	e00e      	b.n	800b88e <L_turn_select+0x7e>
  case 2:
	  //
	  shinchi_turn_L();
 800b870:	f7ff fdda 	bl	800b428 <shinchi_turn_L>
	  break;
 800b874:	e00b      	b.n	800b88e <L_turn_select+0x7e>
  case 3:
	  //IMU
      Decelerate();
 800b876:	f7ff f997 	bl	800aba8 <Decelerate>
      IMU_turn(90,5);
 800b87a:	ed9f 0b07 	vldr	d0, [pc, #28]	; 800b898 <L_turn_select+0x88>
 800b87e:	205a      	movs	r0, #90	; 0x5a
 800b880:	f7ff fa1e 	bl	800acc0 <IMU_turn>
      IMU_init();
 800b884:	f7fd fffa 	bl	800987c <IMU_init>
      Accelerate();
 800b888:	f7ff f932 	bl	800aaf0 <Accelerate>
      break;
 800b88c:	bf00      	nop
  }
}
 800b88e:	bf00      	nop
 800b890:	3708      	adds	r7, #8
 800b892:	46bd      	mov	sp, r7
 800b894:	bd80      	pop	{r7, pc}
 800b896:	bf00      	nop
 800b898:	00000000 	.word	0x00000000
 800b89c:	40140000 	.word	0x40140000
 800b8a0:	20000ce8 	.word	0x20000ce8
 800b8a4:	0001869f 	.word	0x0001869f

0800b8a8 <Execution_Select>:
/*---- DEFINING FUNCTION ----*/

void Execution_Select(){
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	af00      	add	r7, sp, #0


	   if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800b8ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b8b0:	485b      	ldr	r0, [pc, #364]	; (800ba20 <Execution_Select+0x178>)
 800b8b2:	f005 f86b 	bl	801098c <HAL_GPIO_ReadPin>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	2b01      	cmp	r3, #1
 800b8ba:	f040 80a3 	bne.w	800ba04 <Execution_Select+0x15c>
	    	printf("\r\n");
 800b8be:	4859      	ldr	r0, [pc, #356]	; (800ba24 <Execution_Select+0x17c>)
 800b8c0:	f008 ffa4 	bl	801480c <puts>
			Motor_PWM_Stop();
 800b8c4:	f7fe fbf4 	bl	800a0b0 <Motor_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 800b8c8:	4857      	ldr	r0, [pc, #348]	; (800ba28 <Execution_Select+0x180>)
 800b8ca:	f006 fa96 	bl	8011dfa <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim8);
 800b8ce:	4857      	ldr	r0, [pc, #348]	; (800ba2c <Execution_Select+0x184>)
 800b8d0:	f006 fa93 	bl	8011dfa <HAL_TIM_Base_Stop_IT>
			Emitter_OFF();
 800b8d4:	f7fe fb7c 	bl	8009fd0 <Emitter_OFF>
			ADC_Stop();
 800b8d8:	f7fe fba8 	bl	800a02c <ADC_Stop>
	    	HAL_Delay(400);
 800b8dc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800b8e0:	f003 f896 	bl	800ea10 <HAL_Delay>

	    	mode.select += 1;
 800b8e4:	4b52      	ldr	r3, [pc, #328]	; (800ba30 <Execution_Select+0x188>)
 800b8e6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	3301      	adds	r3, #1
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	b25a      	sxtb	r2, r3
 800b8f2:	4b4f      	ldr	r3, [pc, #316]	; (800ba30 <Execution_Select+0x188>)
 800b8f4:	711a      	strb	r2, [r3, #4]
	    	if(mode.select == 5)
 800b8f6:	4b4e      	ldr	r3, [pc, #312]	; (800ba30 <Execution_Select+0x188>)
 800b8f8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b8fc:	2b05      	cmp	r3, #5
 800b8fe:	f040 8081 	bne.w	800ba04 <Execution_Select+0x15c>
	    		mode.select = 3;
 800b902:	4b4b      	ldr	r3, [pc, #300]	; (800ba30 <Execution_Select+0x188>)
 800b904:	2203      	movs	r2, #3
 800b906:	711a      	strb	r2, [r3, #4]

	    }

	   //printf("%d\r\n",mode.select);

	while(mode.select%2 == 1){
 800b908:	e07c      	b.n	800ba04 <Execution_Select+0x15c>

	  	    EN3_L.count = TIM3 -> CNT;
 800b90a:	4b4a      	ldr	r3, [pc, #296]	; (800ba34 <Execution_Select+0x18c>)
 800b90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b90e:	461a      	mov	r2, r3
 800b910:	4b49      	ldr	r3, [pc, #292]	; (800ba38 <Execution_Select+0x190>)
 800b912:	601a      	str	r2, [r3, #0]
	  	   // EN3_L.count = -(EN3_L.count - (30000-1));
	  	    printf("%d\r\n",EN3_L.count);
 800b914:	4b48      	ldr	r3, [pc, #288]	; (800ba38 <Execution_Select+0x190>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4619      	mov	r1, r3
 800b91a:	4848      	ldr	r0, [pc, #288]	; (800ba3c <Execution_Select+0x194>)
 800b91c:	f008 ff02 	bl	8014724 <iprintf>
	  	    //EN3_L.integrate += EN3_L.count;


	  if(30000 -1 + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= EN3_L.count ){
 800b920:	4b45      	ldr	r3, [pc, #276]	; (800ba38 <Execution_Select+0x190>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f249 522e 	movw	r2, #38190	; 0x952e
 800b928:	4293      	cmp	r3, r2
 800b92a:	dd1e      	ble.n	800b96a <Execution_Select+0xc2>
	  	  mode.LED += 1;
 800b92c:	4b40      	ldr	r3, [pc, #256]	; (800ba30 <Execution_Select+0x188>)
 800b92e:	f993 3000 	ldrsb.w	r3, [r3]
 800b932:	b2db      	uxtb	r3, r3
 800b934:	3301      	adds	r3, #1
 800b936:	b2db      	uxtb	r3, r3
 800b938:	b25a      	sxtb	r2, r3
 800b93a:	4b3d      	ldr	r3, [pc, #244]	; (800ba30 <Execution_Select+0x188>)
 800b93c:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED > 7)
 800b93e:	4b3c      	ldr	r3, [pc, #240]	; (800ba30 <Execution_Select+0x188>)
 800b940:	f993 3000 	ldrsb.w	r3, [r3]
 800b944:	2b07      	cmp	r3, #7
 800b946:	dd02      	ble.n	800b94e <Execution_Select+0xa6>
	  		  mode.LED = 0;
 800b948:	4b39      	ldr	r3, [pc, #228]	; (800ba30 <Execution_Select+0x188>)
 800b94a:	2200      	movs	r2, #0
 800b94c:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800b94e:	f7fe fdaf 	bl	800a4b0 <LED_Change>

	  	  Encoder_Reset();
 800b952:	f7ff f811 	bl	800a978 <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800b956:	4b36      	ldr	r3, [pc, #216]	; (800ba30 <Execution_Select+0x188>)
 800b958:	f993 2000 	ldrsb.w	r2, [r3]
 800b95c:	4b34      	ldr	r3, [pc, #208]	; (800ba30 <Execution_Select+0x188>)
 800b95e:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800b960:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b964:	f003 f854 	bl	800ea10 <HAL_Delay>
 800b968:	e04c      	b.n	800ba04 <Execution_Select+0x15c>

	  }
	  else if(30000 -1 - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= EN3_L.count){
 800b96a:	4b33      	ldr	r3, [pc, #204]	; (800ba38 <Execution_Select+0x190>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f245 522f 	movw	r2, #21807	; 0x552f
 800b972:	4293      	cmp	r3, r2
 800b974:	dc1e      	bgt.n	800b9b4 <Execution_Select+0x10c>
	  	  mode.LED -= 1;
 800b976:	4b2e      	ldr	r3, [pc, #184]	; (800ba30 <Execution_Select+0x188>)
 800b978:	f993 3000 	ldrsb.w	r3, [r3]
 800b97c:	b2db      	uxtb	r3, r3
 800b97e:	3b01      	subs	r3, #1
 800b980:	b2db      	uxtb	r3, r3
 800b982:	b25a      	sxtb	r2, r3
 800b984:	4b2a      	ldr	r3, [pc, #168]	; (800ba30 <Execution_Select+0x188>)
 800b986:	701a      	strb	r2, [r3, #0]
	  	  if(mode.LED < 0)
 800b988:	4b29      	ldr	r3, [pc, #164]	; (800ba30 <Execution_Select+0x188>)
 800b98a:	f993 3000 	ldrsb.w	r3, [r3]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	da02      	bge.n	800b998 <Execution_Select+0xf0>
	  	  		  mode.LED = 7;
 800b992:	4b27      	ldr	r3, [pc, #156]	; (800ba30 <Execution_Select+0x188>)
 800b994:	2207      	movs	r2, #7
 800b996:	701a      	strb	r2, [r3, #0]
	  	  LED_Change();
 800b998:	f7fe fd8a 	bl	800a4b0 <LED_Change>

	  	  Encoder_Reset();
 800b99c:	f7fe ffec 	bl	800a978 <Encoder_Reset>
	  	  //mode.execution = mode.LED;
	  	  mode.execution = mode.LED;
 800b9a0:	4b23      	ldr	r3, [pc, #140]	; (800ba30 <Execution_Select+0x188>)
 800b9a2:	f993 2000 	ldrsb.w	r2, [r3]
 800b9a6:	4b22      	ldr	r3, [pc, #136]	; (800ba30 <Execution_Select+0x188>)
 800b9a8:	709a      	strb	r2, [r3, #2]
	  	  HAL_Delay(500);
 800b9aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b9ae:	f003 f82f 	bl	800ea10 <HAL_Delay>
 800b9b2:	e027      	b.n	800ba04 <Execution_Select+0x15c>
	  }else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 800b9b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b9b8:	4819      	ldr	r0, [pc, #100]	; (800ba20 <Execution_Select+0x178>)
 800b9ba:	f004 ffe7 	bl	801098c <HAL_GPIO_ReadPin>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d11f      	bne.n	800ba04 <Execution_Select+0x15c>
		  printf("\r\n");
 800b9c4:	481e      	ldr	r0, [pc, #120]	; (800ba40 <Execution_Select+0x198>)
 800b9c6:	f008 ff21 	bl	801480c <puts>
		      HAL_Delay(500);
 800b9ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b9ce:	f003 f81f 	bl	800ea10 <HAL_Delay>
	  		  Init(); // mycodeInit(); // mycode
 800b9d2:	f7fe fb87 	bl	800a0e4 <Init>
	  		  TIM3 -> CNT = 30000 - 1;
 800b9d6:	4b17      	ldr	r3, [pc, #92]	; (800ba34 <Execution_Select+0x18c>)
 800b9d8:	f247 522f 	movw	r2, #29999	; 0x752f
 800b9dc:	625a      	str	r2, [r3, #36]	; 0x24
	  		  TIM4 -> CNT = 30000 - 1;
 800b9de:	4b19      	ldr	r3, [pc, #100]	; (800ba44 <Execution_Select+0x19c>)
 800b9e0:	f247 522f 	movw	r2, #29999	; 0x752f
 800b9e4:	625a      	str	r2, [r3, #36]	; 0x24
	  		  HAL_TIM_Base_Start_IT(&htim8);
 800b9e6:	4811      	ldr	r0, [pc, #68]	; (800ba2c <Execution_Select+0x184>)
 800b9e8:	f006 f9e3 	bl	8011db2 <HAL_TIM_Base_Start_IT>
	  		  HAL_TIM_Base_Start_IT(&htim1);
 800b9ec:	480e      	ldr	r0, [pc, #56]	; (800ba28 <Execution_Select+0x180>)
 800b9ee:	f006 f9e0 	bl	8011db2 <HAL_TIM_Base_Start_IT>
	  		  mode.select += 1;
 800b9f2:	4b0f      	ldr	r3, [pc, #60]	; (800ba30 <Execution_Select+0x188>)
 800b9f4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b9f8:	b2db      	uxtb	r3, r3
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	b25a      	sxtb	r2, r3
 800ba00:	4b0b      	ldr	r3, [pc, #44]	; (800ba30 <Execution_Select+0x188>)
 800ba02:	711a      	strb	r2, [r3, #4]
	while(mode.select%2 == 1){
 800ba04:	4b0a      	ldr	r3, [pc, #40]	; (800ba30 <Execution_Select+0x188>)
 800ba06:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	bfb8      	it	lt
 800ba12:	425b      	neglt	r3, r3
 800ba14:	b25b      	sxtb	r3, r3
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	f43f af77 	beq.w	800b90a <Execution_Select+0x62>
}

	}
  }
 800ba1c:	bf00      	nop
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	40020400 	.word	0x40020400
 800ba24:	08016624 	.word	0x08016624
 800ba28:	20016118 	.word	0x20016118
 800ba2c:	20005078 	.word	0x20005078
 800ba30:	20000ce8 	.word	0x20000ce8
 800ba34:	40000400 	.word	0x40000400
 800ba38:	20000cc4 	.word	0x20000cc4
 800ba3c:	08016630 	.word	0x08016630
 800ba40:	08016590 	.word	0x08016590
 800ba44:	40000800 	.word	0x40000800

0800ba48 <Walk_Map_Update>:

}



void Walk_Map_Update(){
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
	//hosu
	int i = 0, j=0, flag=0, hosu=0;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	60fb      	str	r3, [r7, #12]
 800ba52:	2300      	movs	r3, #0
 800ba54:	60bb      	str	r3, [r7, #8]
 800ba56:	2300      	movs	r3, #0
 800ba58:	607b      	str	r3, [r7, #4]
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	603b      	str	r3, [r7, #0]

	//"? + ?-1"?
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800ba5e:	2300      	movs	r3, #0
 800ba60:	60fb      	str	r3, [r7, #12]
 800ba62:	e013      	b.n	800ba8c <Walk_Map_Update+0x44>
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800ba64:	2300      	movs	r3, #0
 800ba66:	60bb      	str	r3, [r7, #8]
 800ba68:	e00a      	b.n	800ba80 <Walk_Map_Update+0x38>
			walk_map[i][j] = NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1;
 800ba6a:	4a93      	ldr	r2, [pc, #588]	; (800bcb8 <Walk_Map_Update+0x270>)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	441a      	add	r2, r3
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	4413      	add	r3, r2
 800ba76:	220f      	movs	r2, #15
 800ba78:	701a      	strb	r2, [r3, #0]
		for(j=0; j < NUMBER_OF_SQUARES; j++){
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	3301      	adds	r3, #1
 800ba7e:	60bb      	str	r3, [r7, #8]
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	2b03      	cmp	r3, #3
 800ba84:	ddf1      	ble.n	800ba6a <Walk_Map_Update+0x22>
	for(i=0; i < NUMBER_OF_SQUARES; i++){
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	60fb      	str	r3, [r7, #12]
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2b03      	cmp	r3, #3
 800ba90:	dde8      	ble.n	800ba64 <Walk_Map_Update+0x1c>
		}
	}

	//?0?
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800ba92:	2302      	movs	r3, #2
 800ba94:	60fb      	str	r3, [r7, #12]
 800ba96:	e013      	b.n	800bac0 <Walk_Map_Update+0x78>
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800ba98:	2300      	movs	r3, #0
 800ba9a:	60bb      	str	r3, [r7, #8]
 800ba9c:	e00a      	b.n	800bab4 <Walk_Map_Update+0x6c>
			walk_map[i][j] = 0;
 800ba9e:	4a86      	ldr	r2, [pc, #536]	; (800bcb8 <Walk_Map_Update+0x270>)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	009b      	lsls	r3, r3, #2
 800baa4:	441a      	add	r2, r3
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	4413      	add	r3, r2
 800baaa:	2200      	movs	r2, #0
 800baac:	701a      	strb	r2, [r3, #0]
		for(j=Y_GOAL_LESSER; j <= Y_GOAL_LARGER; j++){
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	3301      	adds	r3, #1
 800bab2:	60bb      	str	r3, [r7, #8]
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	ddf1      	ble.n	800ba9e <Walk_Map_Update+0x56>
	for(i=X_GOAL_LESSER; i <= X_GOAL_LARGER; i++){
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3301      	adds	r3, #1
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2b03      	cmp	r3, #3
 800bac4:	dde8      	ble.n	800ba98 <Walk_Map_Update+0x50>
		}
	}

	//????
	do{
		flag = 0;
 800bac6:	2300      	movs	r3, #0
 800bac8:	607b      	str	r3, [r7, #4]
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800baca:	2300      	movs	r3, #0
 800bacc:	60fb      	str	r3, [r7, #12]
 800bace:	e0e2      	b.n	800bc96 <Walk_Map_Update+0x24e>

			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800bad0:	2300      	movs	r3, #0
 800bad2:	60bb      	str	r3, [r7, #8]
 800bad4:	e0d8      	b.n	800bc88 <Walk_Map_Update+0x240>
				  //map?"? + ?-1"?
				  //walk_map[i][j] != NUMBER_OF_SQUARES * NUMBER_OF_SQUARES - 1 &&
				  if(walk_map[i][j] == hosu){
 800bad6:	4a78      	ldr	r2, [pc, #480]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	441a      	add	r2, r3
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	4413      	add	r3, r2
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	461a      	mov	r2, r3
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	4293      	cmp	r3, r2
 800baea:	f040 80ca 	bne.w	800bc82 <Walk_Map_Update+0x23a>

					  if(wall[i][j].north != WALL && walk_map[i][j+1] > walk_map[i][j] && j < NUMBER_OF_SQUARES - 1){
 800baee:	4973      	ldr	r1, [pc, #460]	; (800bcbc <Walk_Map_Update+0x274>)
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	009a      	lsls	r2, r3, #2
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	4413      	add	r3, r2
 800baf8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bafc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bb00:	b2db      	uxtb	r3, r3
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d025      	beq.n	800bb52 <Walk_Map_Update+0x10a>
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	3301      	adds	r3, #1
 800bb0a:	496b      	ldr	r1, [pc, #428]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb0c:	68fa      	ldr	r2, [r7, #12]
 800bb0e:	0092      	lsls	r2, r2, #2
 800bb10:	440a      	add	r2, r1
 800bb12:	4413      	add	r3, r2
 800bb14:	781a      	ldrb	r2, [r3, #0]
 800bb16:	4968      	ldr	r1, [pc, #416]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4419      	add	r1, r3
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	440b      	add	r3, r1
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d914      	bls.n	800bb52 <Walk_Map_Update+0x10a>
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	2b02      	cmp	r3, #2
 800bb2c:	dc11      	bgt.n	800bb52 <Walk_Map_Update+0x10a>
						  walk_map[i][j+1] = walk_map[i][j] + 1;
 800bb2e:	4a62      	ldr	r2, [pc, #392]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	441a      	add	r2, r3
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	4413      	add	r3, r2
 800bb3a:	781a      	ldrb	r2, [r3, #0]
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	3201      	adds	r2, #1
 800bb42:	b2d0      	uxtb	r0, r2
 800bb44:	495c      	ldr	r1, [pc, #368]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb46:	68fa      	ldr	r2, [r7, #12]
 800bb48:	0092      	lsls	r2, r2, #2
 800bb4a:	440a      	add	r2, r1
 800bb4c:	4413      	add	r3, r2
 800bb4e:	4602      	mov	r2, r0
 800bb50:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].east != WALL && walk_map[i+1][j] > walk_map[i][j] && i < NUMBER_OF_SQUARES - 1){
 800bb52:	495a      	ldr	r1, [pc, #360]	; (800bcbc <Walk_Map_Update+0x274>)
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	009a      	lsls	r2, r3, #2
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	4413      	add	r3, r2
 800bb5c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bb60:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bb64:	b2db      	uxtb	r3, r3
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	d025      	beq.n	800bbb6 <Walk_Map_Update+0x16e>
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	4a52      	ldr	r2, [pc, #328]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	441a      	add	r2, r3
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	4413      	add	r3, r2
 800bb78:	781a      	ldrb	r2, [r3, #0]
 800bb7a:	494f      	ldr	r1, [pc, #316]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	009b      	lsls	r3, r3, #2
 800bb80:	4419      	add	r1, r3
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	440b      	add	r3, r1
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d914      	bls.n	800bbb6 <Walk_Map_Update+0x16e>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	dc11      	bgt.n	800bbb6 <Walk_Map_Update+0x16e>
						  walk_map[i+1][j] = walk_map[i][j] + 1;
 800bb92:	4a49      	ldr	r2, [pc, #292]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	009b      	lsls	r3, r3, #2
 800bb98:	441a      	add	r2, r3
 800bb9a:	68bb      	ldr	r3, [r7, #8]
 800bb9c:	4413      	add	r3, r2
 800bb9e:	781a      	ldrb	r2, [r3, #0]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	3301      	adds	r3, #1
 800bba4:	3201      	adds	r2, #1
 800bba6:	b2d1      	uxtb	r1, r2
 800bba8:	4a43      	ldr	r2, [pc, #268]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	441a      	add	r2, r3
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	4413      	add	r3, r2
 800bbb2:	460a      	mov	r2, r1
 800bbb4:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].south != WALL && walk_map[i][j-1] > walk_map[i][j] && j > 0){
 800bbb6:	4941      	ldr	r1, [pc, #260]	; (800bcbc <Walk_Map_Update+0x274>)
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	009a      	lsls	r2, r3, #2
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bbc4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d025      	beq.n	800bc1a <Walk_Map_Update+0x1d2>
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	4939      	ldr	r1, [pc, #228]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bbd4:	68fa      	ldr	r2, [r7, #12]
 800bbd6:	0092      	lsls	r2, r2, #2
 800bbd8:	440a      	add	r2, r1
 800bbda:	4413      	add	r3, r2
 800bbdc:	781a      	ldrb	r2, [r3, #0]
 800bbde:	4936      	ldr	r1, [pc, #216]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	009b      	lsls	r3, r3, #2
 800bbe4:	4419      	add	r1, r3
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	440b      	add	r3, r1
 800bbea:	781b      	ldrb	r3, [r3, #0]
 800bbec:	429a      	cmp	r2, r3
 800bbee:	d914      	bls.n	800bc1a <Walk_Map_Update+0x1d2>
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	dd11      	ble.n	800bc1a <Walk_Map_Update+0x1d2>
						  walk_map[i][j-1] = walk_map[i][j] + 1;
 800bbf6:	4a30      	ldr	r2, [pc, #192]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	441a      	add	r2, r3
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	4413      	add	r3, r2
 800bc02:	781a      	ldrb	r2, [r3, #0]
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	3b01      	subs	r3, #1
 800bc08:	3201      	adds	r2, #1
 800bc0a:	b2d0      	uxtb	r0, r2
 800bc0c:	492a      	ldr	r1, [pc, #168]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bc0e:	68fa      	ldr	r2, [r7, #12]
 800bc10:	0092      	lsls	r2, r2, #2
 800bc12:	440a      	add	r2, r1
 800bc14:	4413      	add	r3, r2
 800bc16:	4602      	mov	r2, r0
 800bc18:	701a      	strb	r2, [r3, #0]
					  }
					  if(wall[i][j].west != WALL && walk_map[i-1][j] > walk_map[i][j] && i > 0){
 800bc1a:	4928      	ldr	r1, [pc, #160]	; (800bcbc <Walk_Map_Update+0x274>)
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	009a      	lsls	r2, r3, #2
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	4413      	add	r3, r2
 800bc24:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bc28:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d025      	beq.n	800bc7e <Walk_Map_Update+0x236>
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	3b01      	subs	r3, #1
 800bc36:	4a20      	ldr	r2, [pc, #128]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	441a      	add	r2, r3
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	4413      	add	r3, r2
 800bc40:	781a      	ldrb	r2, [r3, #0]
 800bc42:	491d      	ldr	r1, [pc, #116]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	4419      	add	r1, r3
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	440b      	add	r3, r1
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d914      	bls.n	800bc7e <Walk_Map_Update+0x236>
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	dd11      	ble.n	800bc7e <Walk_Map_Update+0x236>
						  walk_map[i-1][j] = walk_map[i][j] + 1;
 800bc5a:	4a17      	ldr	r2, [pc, #92]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	441a      	add	r2, r3
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	4413      	add	r3, r2
 800bc66:	781a      	ldrb	r2, [r3, #0]
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	3201      	adds	r2, #1
 800bc6e:	b2d1      	uxtb	r1, r2
 800bc70:	4a11      	ldr	r2, [pc, #68]	; (800bcb8 <Walk_Map_Update+0x270>)
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	441a      	add	r2, r3
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	4413      	add	r3, r2
 800bc7a:	460a      	mov	r2, r1
 800bc7c:	701a      	strb	r2, [r3, #0]
					  }

					  flag = 1;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	607b      	str	r3, [r7, #4]
			  for(j=0; j < NUMBER_OF_SQUARES; j++){
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	3301      	adds	r3, #1
 800bc86:	60bb      	str	r3, [r7, #8]
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	2b03      	cmp	r3, #3
 800bc8c:	f77f af23 	ble.w	800bad6 <Walk_Map_Update+0x8e>
		  for(i=0; i < NUMBER_OF_SQUARES; i++){
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	3301      	adds	r3, #1
 800bc94:	60fb      	str	r3, [r7, #12]
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2b03      	cmp	r3, #3
 800bc9a:	f77f af19 	ble.w	800bad0 <Walk_Map_Update+0x88>
			       }
			  }
		  }
		  //?
		  hosu++;
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	3301      	adds	r3, #1
 800bca2:	603b      	str	r3, [r7, #0]
	}while(flag);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	f47f af0d 	bne.w	800bac6 <Walk_Map_Update+0x7e>

}
 800bcac:	bf00      	nop
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr
 800bcb8:	200160d8 	.word	0x200160d8
 800bcbc:	20016548 	.word	0x20016548

0800bcc0 <Tire_Maintenance>:
//	}
}



void Tire_Maintenance(){
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	af00      	add	r7, sp, #0
	HAL_Delay(1000);
 800bcc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bcc8:	f002 fea2 	bl	800ea10 <HAL_Delay>
	Accelerate();
 800bccc:	f7fe ff10 	bl	800aaf0 <Accelerate>
	straight();
 800bcd0:	f7fe ffc2 	bl	800ac58 <straight>
	straight();
 800bcd4:	f7fe ffc0 	bl	800ac58 <straight>
	Decelerate();
 800bcd8:	f7fe ff66 	bl	800aba8 <Decelerate>
	Motor_PWM_Stop();
 800bcdc:	f7fe f9e8 	bl	800a0b0 <Motor_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim1);
 800bce0:	480a      	ldr	r0, [pc, #40]	; (800bd0c <Tire_Maintenance+0x4c>)
 800bce2:	f006 f88a 	bl	8011dfa <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800bce6:	480a      	ldr	r0, [pc, #40]	; (800bd10 <Tire_Maintenance+0x50>)
 800bce8:	f006 f887 	bl	8011dfa <HAL_TIM_Base_Stop_IT>
	while(1){
		printf("?? : %d\r\n", All_Pulse_anytime);
 800bcec:	4b09      	ldr	r3, [pc, #36]	; (800bd14 <Tire_Maintenance+0x54>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	4809      	ldr	r0, [pc, #36]	; (800bd18 <Tire_Maintenance+0x58>)
 800bcf4:	f008 fd16 	bl	8014724 <iprintf>
		printf("?? : %d\r\n", All_Pulse_cut);
 800bcf8:	4b08      	ldr	r3, [pc, #32]	; (800bd1c <Tire_Maintenance+0x5c>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	4808      	ldr	r0, [pc, #32]	; (800bd20 <Tire_Maintenance+0x60>)
 800bd00:	f008 fd10 	bl	8014724 <iprintf>
		printf("\r\n");
 800bd04:	4807      	ldr	r0, [pc, #28]	; (800bd24 <Tire_Maintenance+0x64>)
 800bd06:	f008 fd81 	bl	801480c <puts>
		printf("?? : %d\r\n", All_Pulse_anytime);
 800bd0a:	e7ef      	b.n	800bcec <Tire_Maintenance+0x2c>
 800bd0c:	20016118 	.word	0x20016118
 800bd10:	20005078 	.word	0x20005078
 800bd14:	20000f94 	.word	0x20000f94
 800bd18:	08016638 	.word	0x08016638
 800bd1c:	20000f90 	.word	0x20000f90
 800bd20:	08016654 	.word	0x08016654
 800bd24:	08016590 	.word	0x08016590

0800bd28 <wall_set>:
	}

}
void wall_set(){
 800bd28:	b490      	push	{r4, r7}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	  wall_dir[my_direction] = (sl_average + sr_average)/2 > FRONT_WALL  ?   WALL : NOWALL;
 800bd2e:	4b8b      	ldr	r3, [pc, #556]	; (800bf5c <wall_set+0x234>)
 800bd30:	ed93 7a00 	vldr	s14, [r3]
 800bd34:	4b8a      	ldr	r3, [pc, #552]	; (800bf60 <wall_set+0x238>)
 800bd36:	edd3 7a00 	vldr	s15, [r3]
 800bd3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bd3e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800bd42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bd46:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800bd4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd52:	bfcc      	ite	gt
 800bd54:	2301      	movgt	r3, #1
 800bd56:	2300      	movle	r3, #0
 800bd58:	b2da      	uxtb	r2, r3
 800bd5a:	4b82      	ldr	r3, [pc, #520]	; (800bf64 <wall_set+0x23c>)
 800bd5c:	781b      	ldrb	r3, [r3, #0]
 800bd5e:	f107 0108 	add.w	r1, r7, #8
 800bd62:	440b      	add	r3, r1
 800bd64:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(my_direction + 1)%4] = fr_average > RIGHT_WALL  ?  WALL :  NOWALL;
 800bd68:	4b7f      	ldr	r3, [pc, #508]	; (800bf68 <wall_set+0x240>)
 800bd6a:	edd3 7a00 	vldr	s15, [r3]
 800bd6e:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800bf6c <wall_set+0x244>
 800bd72:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd7a:	bfcc      	ite	gt
 800bd7c:	2301      	movgt	r3, #1
 800bd7e:	2300      	movle	r3, #0
 800bd80:	b2d9      	uxtb	r1, r3
 800bd82:	4b78      	ldr	r3, [pc, #480]	; (800bf64 <wall_set+0x23c>)
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	3301      	adds	r3, #1
 800bd88:	425a      	negs	r2, r3
 800bd8a:	f003 0303 	and.w	r3, r3, #3
 800bd8e:	f002 0203 	and.w	r2, r2, #3
 800bd92:	bf58      	it	pl
 800bd94:	4253      	negpl	r3, r2
 800bd96:	460a      	mov	r2, r1
 800bd98:	f107 0108 	add.w	r1, r7, #8
 800bd9c:	440b      	add	r3, r1
 800bd9e:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 2)%4] = NOWALL;
 800bda2:	4b70      	ldr	r3, [pc, #448]	; (800bf64 <wall_set+0x23c>)
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	3302      	adds	r3, #2
 800bda8:	425a      	negs	r2, r3
 800bdaa:	f003 0303 	and.w	r3, r3, #3
 800bdae:	f002 0203 	and.w	r2, r2, #3
 800bdb2:	bf58      	it	pl
 800bdb4:	4253      	negpl	r3, r2
 800bdb6:	f107 0208 	add.w	r2, r7, #8
 800bdba:	4413      	add	r3, r2
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	f803 2c04 	strb.w	r2, [r3, #-4]
		  wall_dir[(my_direction + 3)%4] = fl_average > LEFT_WALL ?  WALL :  NOWALL;
 800bdc2:	4b6b      	ldr	r3, [pc, #428]	; (800bf70 <wall_set+0x248>)
 800bdc4:	edd3 7a00 	vldr	s15, [r3]
 800bdc8:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800bf74 <wall_set+0x24c>
 800bdcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdd4:	bfcc      	ite	gt
 800bdd6:	2301      	movgt	r3, #1
 800bdd8:	2300      	movle	r3, #0
 800bdda:	b2d9      	uxtb	r1, r3
 800bddc:	4b61      	ldr	r3, [pc, #388]	; (800bf64 <wall_set+0x23c>)
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	3303      	adds	r3, #3
 800bde2:	425a      	negs	r2, r3
 800bde4:	f003 0303 	and.w	r3, r3, #3
 800bde8:	f002 0203 	and.w	r2, r2, #3
 800bdec:	bf58      	it	pl
 800bdee:	4253      	negpl	r3, r2
 800bdf0:	460a      	mov	r2, r1
 800bdf2:	f107 0108 	add.w	r1, r7, #8
 800bdf6:	440b      	add	r3, r1
 800bdf8:	f803 2c04 	strb.w	r2, [r3, #-4]

	  wall[x][y].north = wall_dir[0];
 800bdfc:	7939      	ldrb	r1, [r7, #4]
 800bdfe:	4b5e      	ldr	r3, [pc, #376]	; (800bf78 <wall_set+0x250>)
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	461c      	mov	r4, r3
 800be04:	4b5d      	ldr	r3, [pc, #372]	; (800bf7c <wall_set+0x254>)
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	461a      	mov	r2, r3
 800be0a:	460b      	mov	r3, r1
 800be0c:	f003 0303 	and.w	r3, r3, #3
 800be10:	b2d8      	uxtb	r0, r3
 800be12:	495b      	ldr	r1, [pc, #364]	; (800bf80 <wall_set+0x258>)
 800be14:	00a3      	lsls	r3, r4, #2
 800be16:	441a      	add	r2, r3
 800be18:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be1c:	f360 0301 	bfi	r3, r0, #0, #2
 800be20:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].east = wall_dir[1];
 800be24:	7979      	ldrb	r1, [r7, #5]
 800be26:	4b54      	ldr	r3, [pc, #336]	; (800bf78 <wall_set+0x250>)
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	461c      	mov	r4, r3
 800be2c:	4b53      	ldr	r3, [pc, #332]	; (800bf7c <wall_set+0x254>)
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	461a      	mov	r2, r3
 800be32:	460b      	mov	r3, r1
 800be34:	f003 0303 	and.w	r3, r3, #3
 800be38:	b2d8      	uxtb	r0, r3
 800be3a:	4951      	ldr	r1, [pc, #324]	; (800bf80 <wall_set+0x258>)
 800be3c:	00a3      	lsls	r3, r4, #2
 800be3e:	441a      	add	r2, r3
 800be40:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be44:	f360 0383 	bfi	r3, r0, #2, #2
 800be48:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].south = wall_dir[2];
 800be4c:	79b9      	ldrb	r1, [r7, #6]
 800be4e:	4b4a      	ldr	r3, [pc, #296]	; (800bf78 <wall_set+0x250>)
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	461c      	mov	r4, r3
 800be54:	4b49      	ldr	r3, [pc, #292]	; (800bf7c <wall_set+0x254>)
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	461a      	mov	r2, r3
 800be5a:	460b      	mov	r3, r1
 800be5c:	f003 0303 	and.w	r3, r3, #3
 800be60:	b2d8      	uxtb	r0, r3
 800be62:	4947      	ldr	r1, [pc, #284]	; (800bf80 <wall_set+0x258>)
 800be64:	00a3      	lsls	r3, r4, #2
 800be66:	441a      	add	r2, r3
 800be68:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be6c:	f360 1305 	bfi	r3, r0, #4, #2
 800be70:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  wall[x][y].west = wall_dir[3];
 800be74:	79f9      	ldrb	r1, [r7, #7]
 800be76:	4b40      	ldr	r3, [pc, #256]	; (800bf78 <wall_set+0x250>)
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	461c      	mov	r4, r3
 800be7c:	4b3f      	ldr	r3, [pc, #252]	; (800bf7c <wall_set+0x254>)
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	461a      	mov	r2, r3
 800be82:	460b      	mov	r3, r1
 800be84:	f003 0303 	and.w	r3, r3, #3
 800be88:	b2d8      	uxtb	r0, r3
 800be8a:	493d      	ldr	r1, [pc, #244]	; (800bf80 <wall_set+0x258>)
 800be8c:	00a3      	lsls	r3, r4, #2
 800be8e:	441a      	add	r2, r3
 800be90:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800be94:	f360 1387 	bfi	r3, r0, #6, #2
 800be98:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  if(y < (NUMBER_OF_SQUARES-1) )wall[x][y+1].south = wall_dir[0];
 800be9c:	4b37      	ldr	r3, [pc, #220]	; (800bf7c <wall_set+0x254>)
 800be9e:	781b      	ldrb	r3, [r3, #0]
 800bea0:	2b02      	cmp	r3, #2
 800bea2:	d812      	bhi.n	800beca <wall_set+0x1a2>
 800bea4:	7939      	ldrb	r1, [r7, #4]
 800bea6:	4b34      	ldr	r3, [pc, #208]	; (800bf78 <wall_set+0x250>)
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	461a      	mov	r2, r3
 800beac:	4b33      	ldr	r3, [pc, #204]	; (800bf7c <wall_set+0x254>)
 800beae:	781b      	ldrb	r3, [r3, #0]
 800beb0:	3301      	adds	r3, #1
 800beb2:	f001 0103 	and.w	r1, r1, #3
 800beb6:	b2c8      	uxtb	r0, r1
 800beb8:	4931      	ldr	r1, [pc, #196]	; (800bf80 <wall_set+0x258>)
 800beba:	0092      	lsls	r2, r2, #2
 800bebc:	441a      	add	r2, r3
 800bebe:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bec2:	f360 1305 	bfi	r3, r0, #4, #2
 800bec6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x < (NUMBER_OF_SQUARES-1) )wall[x+1][y].west = wall_dir[1];
 800beca:	4b2b      	ldr	r3, [pc, #172]	; (800bf78 <wall_set+0x250>)
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	2b02      	cmp	r3, #2
 800bed0:	d811      	bhi.n	800bef6 <wall_set+0x1ce>
 800bed2:	7979      	ldrb	r1, [r7, #5]
 800bed4:	4b28      	ldr	r3, [pc, #160]	; (800bf78 <wall_set+0x250>)
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	3301      	adds	r3, #1
 800beda:	4a28      	ldr	r2, [pc, #160]	; (800bf7c <wall_set+0x254>)
 800bedc:	7812      	ldrb	r2, [r2, #0]
 800bede:	f001 0103 	and.w	r1, r1, #3
 800bee2:	b2c8      	uxtb	r0, r1
 800bee4:	4926      	ldr	r1, [pc, #152]	; (800bf80 <wall_set+0x258>)
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	441a      	add	r2, r3
 800beea:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800beee:	f360 1387 	bfi	r3, r0, #6, #2
 800bef2:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(y > 0 ) wall[x][y-1].north = wall_dir[2];
 800bef6:	4b21      	ldr	r3, [pc, #132]	; (800bf7c <wall_set+0x254>)
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d012      	beq.n	800bf24 <wall_set+0x1fc>
 800befe:	79b9      	ldrb	r1, [r7, #6]
 800bf00:	4b1d      	ldr	r3, [pc, #116]	; (800bf78 <wall_set+0x250>)
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	461a      	mov	r2, r3
 800bf06:	4b1d      	ldr	r3, [pc, #116]	; (800bf7c <wall_set+0x254>)
 800bf08:	781b      	ldrb	r3, [r3, #0]
 800bf0a:	3b01      	subs	r3, #1
 800bf0c:	f001 0103 	and.w	r1, r1, #3
 800bf10:	b2c8      	uxtb	r0, r1
 800bf12:	491b      	ldr	r1, [pc, #108]	; (800bf80 <wall_set+0x258>)
 800bf14:	0092      	lsls	r2, r2, #2
 800bf16:	441a      	add	r2, r3
 800bf18:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bf1c:	f360 0301 	bfi	r3, r0, #0, #2
 800bf20:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  if(x > 0 ) wall[x-1][y].east = wall_dir[3];
 800bf24:	4b14      	ldr	r3, [pc, #80]	; (800bf78 <wall_set+0x250>)
 800bf26:	781b      	ldrb	r3, [r3, #0]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d011      	beq.n	800bf50 <wall_set+0x228>
 800bf2c:	79f9      	ldrb	r1, [r7, #7]
 800bf2e:	4b12      	ldr	r3, [pc, #72]	; (800bf78 <wall_set+0x250>)
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	3b01      	subs	r3, #1
 800bf34:	4a11      	ldr	r2, [pc, #68]	; (800bf7c <wall_set+0x254>)
 800bf36:	7812      	ldrb	r2, [r2, #0]
 800bf38:	f001 0103 	and.w	r1, r1, #3
 800bf3c:	b2c8      	uxtb	r0, r1
 800bf3e:	4910      	ldr	r1, [pc, #64]	; (800bf80 <wall_set+0x258>)
 800bf40:	009b      	lsls	r3, r3, #2
 800bf42:	441a      	add	r2, r3
 800bf44:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bf48:	f360 0383 	bfi	r3, r0, #2, #2
 800bf4c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

}
 800bf50:	bf00      	nop
 800bf52:	3708      	adds	r7, #8
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bc90      	pop	{r4, r7}
 800bf58:	4770      	bx	lr
 800bf5a:	bf00      	nop
 800bf5c:	20016610 	.word	0x20016610
 800bf60:	20015b18 	.word	0x20015b18
 800bf64:	2000514a 	.word	0x2000514a
 800bf68:	20016540 	.word	0x20016540
 800bf6c:	42c80000 	.word	0x42c80000
 800bf70:	20005074 	.word	0x20005074
 800bf74:	430c0000 	.word	0x430c0000
 800bf78:	20000fa4 	.word	0x20000fa4
 800bf7c:	20000fa5 	.word	0x20000fa5
 800bf80:	20016548 	.word	0x20016548

0800bf84 <Adachi_judge>:
       //wall.east[x][y];
       //Flash_store();
    	}
#endif
}
void Adachi_judge(){
 800bf84:	b590      	push	{r4, r7, lr}
 800bf86:	b08d      	sub	sp, #52	; 0x34
 800bf88:	af00      	add	r7, sp, #0

	/*-----------*/
	mode.turn = 0;
 800bf8a:	4b95      	ldr	r3, [pc, #596]	; (800c1e0 <Adachi_judge+0x25c>)
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	725a      	strb	r2, [r3, #9]
	/*----------------------------*/


	//?...
	//
	  switch(my_direction){
 800bf90:	4b94      	ldr	r3, [pc, #592]	; (800c1e4 <Adachi_judge+0x260>)
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	2b03      	cmp	r3, #3
 800bf96:	f200 83b5 	bhi.w	800c704 <Adachi_judge+0x780>
 800bf9a:	a201      	add	r2, pc, #4	; (adr r2, 800bfa0 <Adachi_judge+0x1c>)
 800bf9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfa0:	0800bfb1 	.word	0x0800bfb1
 800bfa4:	0800c171 	.word	0x0800c171
 800bfa8:	0800c34d 	.word	0x0800c34d
 800bfac:	0800c529 	.word	0x0800c529
	  case north:
		  if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800bfb0:	4b8d      	ldr	r3, [pc, #564]	; (800c1e8 <Adachi_judge+0x264>)
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	4b8d      	ldr	r3, [pc, #564]	; (800c1ec <Adachi_judge+0x268>)
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	4619      	mov	r1, r3
 800bfbc:	4a8c      	ldr	r2, [pc, #560]	; (800c1f0 <Adachi_judge+0x26c>)
 800bfbe:	0083      	lsls	r3, r0, #2
 800bfc0:	440b      	add	r3, r1
 800bfc2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bfc6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d127      	bne.n	800c020 <Adachi_judge+0x9c>
 800bfd0:	4b85      	ldr	r3, [pc, #532]	; (800c1e8 <Adachi_judge+0x264>)
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	4b85      	ldr	r3, [pc, #532]	; (800c1ec <Adachi_judge+0x268>)
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	3301      	adds	r3, #1
 800bfdc:	4985      	ldr	r1, [pc, #532]	; (800c1f4 <Adachi_judge+0x270>)
 800bfde:	0092      	lsls	r2, r2, #2
 800bfe0:	440a      	add	r2, r1
 800bfe2:	4413      	add	r3, r2
 800bfe4:	781a      	ldrb	r2, [r3, #0]
 800bfe6:	4b80      	ldr	r3, [pc, #512]	; (800c1e8 <Adachi_judge+0x264>)
 800bfe8:	781b      	ldrb	r3, [r3, #0]
 800bfea:	461c      	mov	r4, r3
 800bfec:	4b7f      	ldr	r3, [pc, #508]	; (800c1ec <Adachi_judge+0x268>)
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	4618      	mov	r0, r3
 800bff2:	4980      	ldr	r1, [pc, #512]	; (800c1f4 <Adachi_judge+0x270>)
 800bff4:	00a3      	lsls	r3, r4, #2
 800bff6:	440b      	add	r3, r1
 800bff8:	4403      	add	r3, r0
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d20f      	bcs.n	800c020 <Adachi_judge+0x9c>
 800c000:	4b7a      	ldr	r3, [pc, #488]	; (800c1ec <Adachi_judge+0x268>)
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	2b02      	cmp	r3, #2
 800c006:	d80b      	bhi.n	800c020 <Adachi_judge+0x9c>
			  //
			  straight();
 800c008:	f7fe fe26 	bl	800ac58 <straight>
			  my_direction = north;
 800c00c:	4b75      	ldr	r3, [pc, #468]	; (800c1e4 <Adachi_judge+0x260>)
 800c00e:	2200      	movs	r2, #0
 800c010:	701a      	strb	r2, [r3, #0]
			  y++;
 800c012:	4b76      	ldr	r3, [pc, #472]	; (800c1ec <Adachi_judge+0x268>)
 800c014:	781b      	ldrb	r3, [r3, #0]
 800c016:	3301      	adds	r3, #1
 800c018:	b2da      	uxtb	r2, r3
 800c01a:	4b74      	ldr	r3, [pc, #464]	; (800c1ec <Adachi_judge+0x268>)
 800c01c:	701a      	strb	r2, [r3, #0]
 800c01e:	e0a6      	b.n	800c16e <Adachi_judge+0x1ea>
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c020:	4b71      	ldr	r3, [pc, #452]	; (800c1e8 <Adachi_judge+0x264>)
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	4618      	mov	r0, r3
 800c026:	4b71      	ldr	r3, [pc, #452]	; (800c1ec <Adachi_judge+0x268>)
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	4619      	mov	r1, r3
 800c02c:	4a70      	ldr	r2, [pc, #448]	; (800c1f0 <Adachi_judge+0x26c>)
 800c02e:	0083      	lsls	r3, r0, #2
 800c030:	440b      	add	r3, r1
 800c032:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c036:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d127      	bne.n	800c090 <Adachi_judge+0x10c>
 800c040:	4b69      	ldr	r3, [pc, #420]	; (800c1e8 <Adachi_judge+0x264>)
 800c042:	781b      	ldrb	r3, [r3, #0]
 800c044:	3b01      	subs	r3, #1
 800c046:	4a69      	ldr	r2, [pc, #420]	; (800c1ec <Adachi_judge+0x268>)
 800c048:	7812      	ldrb	r2, [r2, #0]
 800c04a:	4611      	mov	r1, r2
 800c04c:	4a69      	ldr	r2, [pc, #420]	; (800c1f4 <Adachi_judge+0x270>)
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	440b      	add	r3, r1
 800c054:	781a      	ldrb	r2, [r3, #0]
 800c056:	4b64      	ldr	r3, [pc, #400]	; (800c1e8 <Adachi_judge+0x264>)
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	461c      	mov	r4, r3
 800c05c:	4b63      	ldr	r3, [pc, #396]	; (800c1ec <Adachi_judge+0x268>)
 800c05e:	781b      	ldrb	r3, [r3, #0]
 800c060:	4618      	mov	r0, r3
 800c062:	4964      	ldr	r1, [pc, #400]	; (800c1f4 <Adachi_judge+0x270>)
 800c064:	00a3      	lsls	r3, r4, #2
 800c066:	440b      	add	r3, r1
 800c068:	4403      	add	r3, r0
 800c06a:	781b      	ldrb	r3, [r3, #0]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d20f      	bcs.n	800c090 <Adachi_judge+0x10c>
 800c070:	4b5d      	ldr	r3, [pc, #372]	; (800c1e8 <Adachi_judge+0x264>)
 800c072:	781b      	ldrb	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d00b      	beq.n	800c090 <Adachi_judge+0x10c>
			  //
			  L_turn_select();
 800c078:	f7ff fbca 	bl	800b810 <L_turn_select>
			  my_direction = west;
 800c07c:	4b59      	ldr	r3, [pc, #356]	; (800c1e4 <Adachi_judge+0x260>)
 800c07e:	2203      	movs	r2, #3
 800c080:	701a      	strb	r2, [r3, #0]
		      x--;
 800c082:	4b59      	ldr	r3, [pc, #356]	; (800c1e8 <Adachi_judge+0x264>)
 800c084:	781b      	ldrb	r3, [r3, #0]
 800c086:	3b01      	subs	r3, #1
 800c088:	b2da      	uxtb	r2, r3
 800c08a:	4b57      	ldr	r3, [pc, #348]	; (800c1e8 <Adachi_judge+0x264>)
 800c08c:	701a      	strb	r2, [r3, #0]
 800c08e:	e06e      	b.n	800c16e <Adachi_judge+0x1ea>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x <  NUMBER_OF_SQUARES-1){
 800c090:	4b55      	ldr	r3, [pc, #340]	; (800c1e8 <Adachi_judge+0x264>)
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	4618      	mov	r0, r3
 800c096:	4b55      	ldr	r3, [pc, #340]	; (800c1ec <Adachi_judge+0x268>)
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	4619      	mov	r1, r3
 800c09c:	4a54      	ldr	r2, [pc, #336]	; (800c1f0 <Adachi_judge+0x26c>)
 800c09e:	0083      	lsls	r3, r0, #2
 800c0a0:	440b      	add	r3, r1
 800c0a2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c0a6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c0aa:	b2db      	uxtb	r3, r3
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d127      	bne.n	800c100 <Adachi_judge+0x17c>
 800c0b0:	4b4d      	ldr	r3, [pc, #308]	; (800c1e8 <Adachi_judge+0x264>)
 800c0b2:	781b      	ldrb	r3, [r3, #0]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	4a4d      	ldr	r2, [pc, #308]	; (800c1ec <Adachi_judge+0x268>)
 800c0b8:	7812      	ldrb	r2, [r2, #0]
 800c0ba:	4611      	mov	r1, r2
 800c0bc:	4a4d      	ldr	r2, [pc, #308]	; (800c1f4 <Adachi_judge+0x270>)
 800c0be:	009b      	lsls	r3, r3, #2
 800c0c0:	4413      	add	r3, r2
 800c0c2:	440b      	add	r3, r1
 800c0c4:	781a      	ldrb	r2, [r3, #0]
 800c0c6:	4b48      	ldr	r3, [pc, #288]	; (800c1e8 <Adachi_judge+0x264>)
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	461c      	mov	r4, r3
 800c0cc:	4b47      	ldr	r3, [pc, #284]	; (800c1ec <Adachi_judge+0x268>)
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	4948      	ldr	r1, [pc, #288]	; (800c1f4 <Adachi_judge+0x270>)
 800c0d4:	00a3      	lsls	r3, r4, #2
 800c0d6:	440b      	add	r3, r1
 800c0d8:	4403      	add	r3, r0
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d20f      	bcs.n	800c100 <Adachi_judge+0x17c>
 800c0e0:	4b41      	ldr	r3, [pc, #260]	; (800c1e8 <Adachi_judge+0x264>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	2b02      	cmp	r3, #2
 800c0e6:	d80b      	bhi.n	800c100 <Adachi_judge+0x17c>
			  //
			  R_turn_select();
 800c0e8:	f7ff fb46 	bl	800b778 <R_turn_select>
	          my_direction = east;
 800c0ec:	4b3d      	ldr	r3, [pc, #244]	; (800c1e4 <Adachi_judge+0x260>)
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	701a      	strb	r2, [r3, #0]
	          x++;
 800c0f2:	4b3d      	ldr	r3, [pc, #244]	; (800c1e8 <Adachi_judge+0x264>)
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	b2da      	uxtb	r2, r3
 800c0fa:	4b3b      	ldr	r3, [pc, #236]	; (800c1e8 <Adachi_judge+0x264>)
 800c0fc:	701a      	strb	r2, [r3, #0]
 800c0fe:	e036      	b.n	800c16e <Adachi_judge+0x1ea>
		  }
		  else {
			  //
	          Decelerate();
 800c100:	f7fe fd52 	bl	800aba8 <Decelerate>
	          for(int i=0;i < WAIT;i++);;
 800c104:	2300      	movs	r3, #0
 800c106:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c108:	e002      	b.n	800c110 <Adachi_judge+0x18c>
 800c10a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10c:	3301      	adds	r3, #1
 800c10e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c112:	4a39      	ldr	r2, [pc, #228]	; (800c1f8 <Adachi_judge+0x274>)
 800c114:	4293      	cmp	r3, r2
 800c116:	ddf8      	ble.n	800c10a <Adachi_judge+0x186>

	          if(mode.execution == 1)
 800c118:	4b31      	ldr	r3, [pc, #196]	; (800c1e0 <Adachi_judge+0x25c>)
 800c11a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d101      	bne.n	800c126 <Adachi_judge+0x1a2>
	        	  Motor_PWM_Stop();
 800c122:	f7fd ffc5 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c126:	f7ff fa43 	bl	800b5b0 <rotate180>
	  	      for(int i=0;i < WAIT;i++);;
 800c12a:	2300      	movs	r3, #0
 800c12c:	62bb      	str	r3, [r7, #40]	; 0x28
 800c12e:	e002      	b.n	800c136 <Adachi_judge+0x1b2>
 800c130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c132:	3301      	adds	r3, #1
 800c134:	62bb      	str	r3, [r7, #40]	; 0x28
 800c136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c138:	4a2f      	ldr	r2, [pc, #188]	; (800c1f8 <Adachi_judge+0x274>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	ddf8      	ble.n	800c130 <Adachi_judge+0x1ac>
	  	      back_calib();
 800c13e:	f7ff fab3 	bl	800b6a8 <back_calib>
	  	      for(int i=0;i < WAIT;i++);
 800c142:	2300      	movs	r3, #0
 800c144:	627b      	str	r3, [r7, #36]	; 0x24
 800c146:	e002      	b.n	800c14e <Adachi_judge+0x1ca>
 800c148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c14a:	3301      	adds	r3, #1
 800c14c:	627b      	str	r3, [r7, #36]	; 0x24
 800c14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c150:	4a29      	ldr	r2, [pc, #164]	; (800c1f8 <Adachi_judge+0x274>)
 800c152:	4293      	cmp	r3, r2
 800c154:	ddf8      	ble.n	800c148 <Adachi_judge+0x1c4>
	       	  Start_Accel();
 800c156:	f7fe fc73 	bl	800aa40 <Start_Accel>
	       	  my_direction = south;
 800c15a:	4b22      	ldr	r3, [pc, #136]	; (800c1e4 <Adachi_judge+0x260>)
 800c15c:	2202      	movs	r2, #2
 800c15e:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c160:	4b22      	ldr	r3, [pc, #136]	; (800c1ec <Adachi_judge+0x268>)
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	3b01      	subs	r3, #1
 800c166:	b2da      	uxtb	r2, r3
 800c168:	4b20      	ldr	r3, [pc, #128]	; (800c1ec <Adachi_judge+0x268>)
 800c16a:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c16c:	e2cb      	b.n	800c706 <Adachi_judge+0x782>
 800c16e:	e2ca      	b.n	800c706 <Adachi_judge+0x782>

	  case east:

		  if(wall[x][y].east == NOWALL && walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800c170:	4b1d      	ldr	r3, [pc, #116]	; (800c1e8 <Adachi_judge+0x264>)
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	4618      	mov	r0, r3
 800c176:	4b1d      	ldr	r3, [pc, #116]	; (800c1ec <Adachi_judge+0x268>)
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	4619      	mov	r1, r3
 800c17c:	4a1c      	ldr	r2, [pc, #112]	; (800c1f0 <Adachi_judge+0x26c>)
 800c17e:	0083      	lsls	r3, r0, #2
 800c180:	440b      	add	r3, r1
 800c182:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c186:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c18a:	b2db      	uxtb	r3, r3
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d135      	bne.n	800c1fc <Adachi_judge+0x278>
 800c190:	4b15      	ldr	r3, [pc, #84]	; (800c1e8 <Adachi_judge+0x264>)
 800c192:	781b      	ldrb	r3, [r3, #0]
 800c194:	3301      	adds	r3, #1
 800c196:	4a15      	ldr	r2, [pc, #84]	; (800c1ec <Adachi_judge+0x268>)
 800c198:	7812      	ldrb	r2, [r2, #0]
 800c19a:	4611      	mov	r1, r2
 800c19c:	4a15      	ldr	r2, [pc, #84]	; (800c1f4 <Adachi_judge+0x270>)
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	4413      	add	r3, r2
 800c1a2:	440b      	add	r3, r1
 800c1a4:	781a      	ldrb	r2, [r3, #0]
 800c1a6:	4b10      	ldr	r3, [pc, #64]	; (800c1e8 <Adachi_judge+0x264>)
 800c1a8:	781b      	ldrb	r3, [r3, #0]
 800c1aa:	461c      	mov	r4, r3
 800c1ac:	4b0f      	ldr	r3, [pc, #60]	; (800c1ec <Adachi_judge+0x268>)
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	4910      	ldr	r1, [pc, #64]	; (800c1f4 <Adachi_judge+0x270>)
 800c1b4:	00a3      	lsls	r3, r4, #2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	4403      	add	r3, r0
 800c1ba:	781b      	ldrb	r3, [r3, #0]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d21d      	bcs.n	800c1fc <Adachi_judge+0x278>
 800c1c0:	4b09      	ldr	r3, [pc, #36]	; (800c1e8 <Adachi_judge+0x264>)
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	2b02      	cmp	r3, #2
 800c1c6:	d819      	bhi.n	800c1fc <Adachi_judge+0x278>
			  //
			  straight();
 800c1c8:	f7fe fd46 	bl	800ac58 <straight>
	       	  my_direction = east;
 800c1cc:	4b05      	ldr	r3, [pc, #20]	; (800c1e4 <Adachi_judge+0x260>)
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800c1d2:	4b05      	ldr	r3, [pc, #20]	; (800c1e8 <Adachi_judge+0x264>)
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	3301      	adds	r3, #1
 800c1d8:	b2da      	uxtb	r2, r3
 800c1da:	4b03      	ldr	r3, [pc, #12]	; (800c1e8 <Adachi_judge+0x264>)
 800c1dc:	701a      	strb	r2, [r3, #0]
 800c1de:	e0b4      	b.n	800c34a <Adachi_judge+0x3c6>
 800c1e0:	20000ce8 	.word	0x20000ce8
 800c1e4:	2000514a 	.word	0x2000514a
 800c1e8:	20000fa4 	.word	0x20000fa4
 800c1ec:	20000fa5 	.word	0x20000fa5
 800c1f0:	20016548 	.word	0x20016548
 800c1f4:	200160d8 	.word	0x200160d8
 800c1f8:	0001869f 	.word	0x0001869f
		  }
		  else if(wall[x][y].north == NOWALL && walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800c1fc:	4b8b      	ldr	r3, [pc, #556]	; (800c42c <Adachi_judge+0x4a8>)
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	4618      	mov	r0, r3
 800c202:	4b8b      	ldr	r3, [pc, #556]	; (800c430 <Adachi_judge+0x4ac>)
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	4619      	mov	r1, r3
 800c208:	4a8a      	ldr	r2, [pc, #552]	; (800c434 <Adachi_judge+0x4b0>)
 800c20a:	0083      	lsls	r3, r0, #2
 800c20c:	440b      	add	r3, r1
 800c20e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c212:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c216:	b2db      	uxtb	r3, r3
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d127      	bne.n	800c26c <Adachi_judge+0x2e8>
 800c21c:	4b83      	ldr	r3, [pc, #524]	; (800c42c <Adachi_judge+0x4a8>)
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	461a      	mov	r2, r3
 800c222:	4b83      	ldr	r3, [pc, #524]	; (800c430 <Adachi_judge+0x4ac>)
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	3301      	adds	r3, #1
 800c228:	4983      	ldr	r1, [pc, #524]	; (800c438 <Adachi_judge+0x4b4>)
 800c22a:	0092      	lsls	r2, r2, #2
 800c22c:	440a      	add	r2, r1
 800c22e:	4413      	add	r3, r2
 800c230:	781a      	ldrb	r2, [r3, #0]
 800c232:	4b7e      	ldr	r3, [pc, #504]	; (800c42c <Adachi_judge+0x4a8>)
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	461c      	mov	r4, r3
 800c238:	4b7d      	ldr	r3, [pc, #500]	; (800c430 <Adachi_judge+0x4ac>)
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	4618      	mov	r0, r3
 800c23e:	497e      	ldr	r1, [pc, #504]	; (800c438 <Adachi_judge+0x4b4>)
 800c240:	00a3      	lsls	r3, r4, #2
 800c242:	440b      	add	r3, r1
 800c244:	4403      	add	r3, r0
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d20f      	bcs.n	800c26c <Adachi_judge+0x2e8>
 800c24c:	4b78      	ldr	r3, [pc, #480]	; (800c430 <Adachi_judge+0x4ac>)
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	2b02      	cmp	r3, #2
 800c252:	d80b      	bhi.n	800c26c <Adachi_judge+0x2e8>
			  //?
			  L_turn_select();
 800c254:	f7ff fadc 	bl	800b810 <L_turn_select>
	       	  my_direction = north;
 800c258:	4b78      	ldr	r3, [pc, #480]	; (800c43c <Adachi_judge+0x4b8>)
 800c25a:	2200      	movs	r2, #0
 800c25c:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800c25e:	4b74      	ldr	r3, [pc, #464]	; (800c430 <Adachi_judge+0x4ac>)
 800c260:	781b      	ldrb	r3, [r3, #0]
 800c262:	3301      	adds	r3, #1
 800c264:	b2da      	uxtb	r2, r3
 800c266:	4b72      	ldr	r3, [pc, #456]	; (800c430 <Adachi_judge+0x4ac>)
 800c268:	701a      	strb	r2, [r3, #0]
 800c26a:	e06e      	b.n	800c34a <Adachi_judge+0x3c6>
		  }
		  else if(wall[x][y].south == NOWALL && walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c26c:	4b6f      	ldr	r3, [pc, #444]	; (800c42c <Adachi_judge+0x4a8>)
 800c26e:	781b      	ldrb	r3, [r3, #0]
 800c270:	4618      	mov	r0, r3
 800c272:	4b6f      	ldr	r3, [pc, #444]	; (800c430 <Adachi_judge+0x4ac>)
 800c274:	781b      	ldrb	r3, [r3, #0]
 800c276:	4619      	mov	r1, r3
 800c278:	4a6e      	ldr	r2, [pc, #440]	; (800c434 <Adachi_judge+0x4b0>)
 800c27a:	0083      	lsls	r3, r0, #2
 800c27c:	440b      	add	r3, r1
 800c27e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c282:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c286:	b2db      	uxtb	r3, r3
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d127      	bne.n	800c2dc <Adachi_judge+0x358>
 800c28c:	4b67      	ldr	r3, [pc, #412]	; (800c42c <Adachi_judge+0x4a8>)
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	461a      	mov	r2, r3
 800c292:	4b67      	ldr	r3, [pc, #412]	; (800c430 <Adachi_judge+0x4ac>)
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	3b01      	subs	r3, #1
 800c298:	4967      	ldr	r1, [pc, #412]	; (800c438 <Adachi_judge+0x4b4>)
 800c29a:	0092      	lsls	r2, r2, #2
 800c29c:	440a      	add	r2, r1
 800c29e:	4413      	add	r3, r2
 800c2a0:	781a      	ldrb	r2, [r3, #0]
 800c2a2:	4b62      	ldr	r3, [pc, #392]	; (800c42c <Adachi_judge+0x4a8>)
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	461c      	mov	r4, r3
 800c2a8:	4b61      	ldr	r3, [pc, #388]	; (800c430 <Adachi_judge+0x4ac>)
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	4962      	ldr	r1, [pc, #392]	; (800c438 <Adachi_judge+0x4b4>)
 800c2b0:	00a3      	lsls	r3, r4, #2
 800c2b2:	440b      	add	r3, r1
 800c2b4:	4403      	add	r3, r0
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d20f      	bcs.n	800c2dc <Adachi_judge+0x358>
 800c2bc:	4b5c      	ldr	r3, [pc, #368]	; (800c430 <Adachi_judge+0x4ac>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d00b      	beq.n	800c2dc <Adachi_judge+0x358>
			  //?
			  R_turn_select();
 800c2c4:	f7ff fa58 	bl	800b778 <R_turn_select>
	       	  my_direction = south;
 800c2c8:	4b5c      	ldr	r3, [pc, #368]	; (800c43c <Adachi_judge+0x4b8>)
 800c2ca:	2202      	movs	r2, #2
 800c2cc:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c2ce:	4b58      	ldr	r3, [pc, #352]	; (800c430 <Adachi_judge+0x4ac>)
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	3b01      	subs	r3, #1
 800c2d4:	b2da      	uxtb	r2, r3
 800c2d6:	4b56      	ldr	r3, [pc, #344]	; (800c430 <Adachi_judge+0x4ac>)
 800c2d8:	701a      	strb	r2, [r3, #0]
 800c2da:	e036      	b.n	800c34a <Adachi_judge+0x3c6>
		  }
		  else {
			  //
	          Decelerate();
 800c2dc:	f7fe fc64 	bl	800aba8 <Decelerate>
	          for(int i=0;i < WAIT;i++);
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	623b      	str	r3, [r7, #32]
 800c2e4:	e002      	b.n	800c2ec <Adachi_judge+0x368>
 800c2e6:	6a3b      	ldr	r3, [r7, #32]
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	623b      	str	r3, [r7, #32]
 800c2ec:	6a3b      	ldr	r3, [r7, #32]
 800c2ee:	4a54      	ldr	r2, [pc, #336]	; (800c440 <Adachi_judge+0x4bc>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	ddf8      	ble.n	800c2e6 <Adachi_judge+0x362>

	          if(mode.execution == 1)
 800c2f4:	4b53      	ldr	r3, [pc, #332]	; (800c444 <Adachi_judge+0x4c0>)
 800c2f6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	d101      	bne.n	800c302 <Adachi_judge+0x37e>
	        	  Motor_PWM_Stop();
 800c2fe:	f7fd fed7 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c302:	f7ff f955 	bl	800b5b0 <rotate180>
	  	      for(int i=0;i < WAIT;i++);
 800c306:	2300      	movs	r3, #0
 800c308:	61fb      	str	r3, [r7, #28]
 800c30a:	e002      	b.n	800c312 <Adachi_judge+0x38e>
 800c30c:	69fb      	ldr	r3, [r7, #28]
 800c30e:	3301      	adds	r3, #1
 800c310:	61fb      	str	r3, [r7, #28]
 800c312:	69fb      	ldr	r3, [r7, #28]
 800c314:	4a4a      	ldr	r2, [pc, #296]	; (800c440 <Adachi_judge+0x4bc>)
 800c316:	4293      	cmp	r3, r2
 800c318:	ddf8      	ble.n	800c30c <Adachi_judge+0x388>
	  	      back_calib();
 800c31a:	f7ff f9c5 	bl	800b6a8 <back_calib>
	  	      for(int i=0;i < WAIT;i++);
 800c31e:	2300      	movs	r3, #0
 800c320:	61bb      	str	r3, [r7, #24]
 800c322:	e002      	b.n	800c32a <Adachi_judge+0x3a6>
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	3301      	adds	r3, #1
 800c328:	61bb      	str	r3, [r7, #24]
 800c32a:	69bb      	ldr	r3, [r7, #24]
 800c32c:	4a44      	ldr	r2, [pc, #272]	; (800c440 <Adachi_judge+0x4bc>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	ddf8      	ble.n	800c324 <Adachi_judge+0x3a0>
	       	  Start_Accel();
 800c332:	f7fe fb85 	bl	800aa40 <Start_Accel>

	       	  my_direction = west;
 800c336:	4b41      	ldr	r3, [pc, #260]	; (800c43c <Adachi_judge+0x4b8>)
 800c338:	2203      	movs	r2, #3
 800c33a:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c33c:	4b3b      	ldr	r3, [pc, #236]	; (800c42c <Adachi_judge+0x4a8>)
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	3b01      	subs	r3, #1
 800c342:	b2da      	uxtb	r2, r3
 800c344:	4b39      	ldr	r3, [pc, #228]	; (800c42c <Adachi_judge+0x4a8>)
 800c346:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c348:	e1dd      	b.n	800c706 <Adachi_judge+0x782>
 800c34a:	e1dc      	b.n	800c706 <Adachi_judge+0x782>

	  case south:

		  if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c34c:	4b37      	ldr	r3, [pc, #220]	; (800c42c <Adachi_judge+0x4a8>)
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	4618      	mov	r0, r3
 800c352:	4b37      	ldr	r3, [pc, #220]	; (800c430 <Adachi_judge+0x4ac>)
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	4619      	mov	r1, r3
 800c358:	4a36      	ldr	r2, [pc, #216]	; (800c434 <Adachi_judge+0x4b0>)
 800c35a:	0083      	lsls	r3, r0, #2
 800c35c:	440b      	add	r3, r1
 800c35e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c362:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c366:	b2db      	uxtb	r3, r3
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d127      	bne.n	800c3bc <Adachi_judge+0x438>
 800c36c:	4b2f      	ldr	r3, [pc, #188]	; (800c42c <Adachi_judge+0x4a8>)
 800c36e:	781b      	ldrb	r3, [r3, #0]
 800c370:	461a      	mov	r2, r3
 800c372:	4b2f      	ldr	r3, [pc, #188]	; (800c430 <Adachi_judge+0x4ac>)
 800c374:	781b      	ldrb	r3, [r3, #0]
 800c376:	3b01      	subs	r3, #1
 800c378:	492f      	ldr	r1, [pc, #188]	; (800c438 <Adachi_judge+0x4b4>)
 800c37a:	0092      	lsls	r2, r2, #2
 800c37c:	440a      	add	r2, r1
 800c37e:	4413      	add	r3, r2
 800c380:	781a      	ldrb	r2, [r3, #0]
 800c382:	4b2a      	ldr	r3, [pc, #168]	; (800c42c <Adachi_judge+0x4a8>)
 800c384:	781b      	ldrb	r3, [r3, #0]
 800c386:	461c      	mov	r4, r3
 800c388:	4b29      	ldr	r3, [pc, #164]	; (800c430 <Adachi_judge+0x4ac>)
 800c38a:	781b      	ldrb	r3, [r3, #0]
 800c38c:	4618      	mov	r0, r3
 800c38e:	492a      	ldr	r1, [pc, #168]	; (800c438 <Adachi_judge+0x4b4>)
 800c390:	00a3      	lsls	r3, r4, #2
 800c392:	440b      	add	r3, r1
 800c394:	4403      	add	r3, r0
 800c396:	781b      	ldrb	r3, [r3, #0]
 800c398:	429a      	cmp	r2, r3
 800c39a:	d20f      	bcs.n	800c3bc <Adachi_judge+0x438>
 800c39c:	4b24      	ldr	r3, [pc, #144]	; (800c430 <Adachi_judge+0x4ac>)
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00b      	beq.n	800c3bc <Adachi_judge+0x438>
			  //
			  straight();
 800c3a4:	f7fe fc58 	bl	800ac58 <straight>
	       	  my_direction = south;
 800c3a8:	4b24      	ldr	r3, [pc, #144]	; (800c43c <Adachi_judge+0x4b8>)
 800c3aa:	2202      	movs	r2, #2
 800c3ac:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c3ae:	4b20      	ldr	r3, [pc, #128]	; (800c430 <Adachi_judge+0x4ac>)
 800c3b0:	781b      	ldrb	r3, [r3, #0]
 800c3b2:	3b01      	subs	r3, #1
 800c3b4:	b2da      	uxtb	r2, r3
 800c3b6:	4b1e      	ldr	r3, [pc, #120]	; (800c430 <Adachi_judge+0x4ac>)
 800c3b8:	701a      	strb	r2, [r3, #0]
 800c3ba:	e0b4      	b.n	800c526 <Adachi_judge+0x5a2>
		  }
		  else if(wall[x][y].east == NOWALL &&walk_map[x+1][y] < walk_map[x][y] && x < NUMBER_OF_SQUARES-1){
 800c3bc:	4b1b      	ldr	r3, [pc, #108]	; (800c42c <Adachi_judge+0x4a8>)
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	4b1b      	ldr	r3, [pc, #108]	; (800c430 <Adachi_judge+0x4ac>)
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	4a1a      	ldr	r2, [pc, #104]	; (800c434 <Adachi_judge+0x4b0>)
 800c3ca:	0083      	lsls	r3, r0, #2
 800c3cc:	440b      	add	r3, r1
 800c3ce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c3d2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d135      	bne.n	800c448 <Adachi_judge+0x4c4>
 800c3dc:	4b13      	ldr	r3, [pc, #76]	; (800c42c <Adachi_judge+0x4a8>)
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	4a13      	ldr	r2, [pc, #76]	; (800c430 <Adachi_judge+0x4ac>)
 800c3e4:	7812      	ldrb	r2, [r2, #0]
 800c3e6:	4611      	mov	r1, r2
 800c3e8:	4a13      	ldr	r2, [pc, #76]	; (800c438 <Adachi_judge+0x4b4>)
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4413      	add	r3, r2
 800c3ee:	440b      	add	r3, r1
 800c3f0:	781a      	ldrb	r2, [r3, #0]
 800c3f2:	4b0e      	ldr	r3, [pc, #56]	; (800c42c <Adachi_judge+0x4a8>)
 800c3f4:	781b      	ldrb	r3, [r3, #0]
 800c3f6:	461c      	mov	r4, r3
 800c3f8:	4b0d      	ldr	r3, [pc, #52]	; (800c430 <Adachi_judge+0x4ac>)
 800c3fa:	781b      	ldrb	r3, [r3, #0]
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	490e      	ldr	r1, [pc, #56]	; (800c438 <Adachi_judge+0x4b4>)
 800c400:	00a3      	lsls	r3, r4, #2
 800c402:	440b      	add	r3, r1
 800c404:	4403      	add	r3, r0
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	429a      	cmp	r2, r3
 800c40a:	d21d      	bcs.n	800c448 <Adachi_judge+0x4c4>
 800c40c:	4b07      	ldr	r3, [pc, #28]	; (800c42c <Adachi_judge+0x4a8>)
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	2b02      	cmp	r3, #2
 800c412:	d819      	bhi.n	800c448 <Adachi_judge+0x4c4>
			  //
			  L_turn_select();
 800c414:	f7ff f9fc 	bl	800b810 <L_turn_select>
	       	  my_direction = east;
 800c418:	4b08      	ldr	r3, [pc, #32]	; (800c43c <Adachi_judge+0x4b8>)
 800c41a:	2201      	movs	r2, #1
 800c41c:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800c41e:	4b03      	ldr	r3, [pc, #12]	; (800c42c <Adachi_judge+0x4a8>)
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	3301      	adds	r3, #1
 800c424:	b2da      	uxtb	r2, r3
 800c426:	4b01      	ldr	r3, [pc, #4]	; (800c42c <Adachi_judge+0x4a8>)
 800c428:	701a      	strb	r2, [r3, #0]
 800c42a:	e07c      	b.n	800c526 <Adachi_judge+0x5a2>
 800c42c:	20000fa4 	.word	0x20000fa4
 800c430:	20000fa5 	.word	0x20000fa5
 800c434:	20016548 	.word	0x20016548
 800c438:	200160d8 	.word	0x200160d8
 800c43c:	2000514a 	.word	0x2000514a
 800c440:	0001869f 	.word	0x0001869f
 800c444:	20000ce8 	.word	0x20000ce8
		  }
		  else if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c448:	4b9d      	ldr	r3, [pc, #628]	; (800c6c0 <Adachi_judge+0x73c>)
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	4618      	mov	r0, r3
 800c44e:	4b9d      	ldr	r3, [pc, #628]	; (800c6c4 <Adachi_judge+0x740>)
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	4619      	mov	r1, r3
 800c454:	4a9c      	ldr	r2, [pc, #624]	; (800c6c8 <Adachi_judge+0x744>)
 800c456:	0083      	lsls	r3, r0, #2
 800c458:	440b      	add	r3, r1
 800c45a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c45e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c462:	b2db      	uxtb	r3, r3
 800c464:	2b00      	cmp	r3, #0
 800c466:	d127      	bne.n	800c4b8 <Adachi_judge+0x534>
 800c468:	4b95      	ldr	r3, [pc, #596]	; (800c6c0 <Adachi_judge+0x73c>)
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	3b01      	subs	r3, #1
 800c46e:	4a95      	ldr	r2, [pc, #596]	; (800c6c4 <Adachi_judge+0x740>)
 800c470:	7812      	ldrb	r2, [r2, #0]
 800c472:	4611      	mov	r1, r2
 800c474:	4a95      	ldr	r2, [pc, #596]	; (800c6cc <Adachi_judge+0x748>)
 800c476:	009b      	lsls	r3, r3, #2
 800c478:	4413      	add	r3, r2
 800c47a:	440b      	add	r3, r1
 800c47c:	781a      	ldrb	r2, [r3, #0]
 800c47e:	4b90      	ldr	r3, [pc, #576]	; (800c6c0 <Adachi_judge+0x73c>)
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	461c      	mov	r4, r3
 800c484:	4b8f      	ldr	r3, [pc, #572]	; (800c6c4 <Adachi_judge+0x740>)
 800c486:	781b      	ldrb	r3, [r3, #0]
 800c488:	4618      	mov	r0, r3
 800c48a:	4990      	ldr	r1, [pc, #576]	; (800c6cc <Adachi_judge+0x748>)
 800c48c:	00a3      	lsls	r3, r4, #2
 800c48e:	440b      	add	r3, r1
 800c490:	4403      	add	r3, r0
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	429a      	cmp	r2, r3
 800c496:	d20f      	bcs.n	800c4b8 <Adachi_judge+0x534>
 800c498:	4b89      	ldr	r3, [pc, #548]	; (800c6c0 <Adachi_judge+0x73c>)
 800c49a:	781b      	ldrb	r3, [r3, #0]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d00b      	beq.n	800c4b8 <Adachi_judge+0x534>
			  //
			  R_turn_select();
 800c4a0:	f7ff f96a 	bl	800b778 <R_turn_select>
	       	  my_direction = west;
 800c4a4:	4b8a      	ldr	r3, [pc, #552]	; (800c6d0 <Adachi_judge+0x74c>)
 800c4a6:	2203      	movs	r2, #3
 800c4a8:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c4aa:	4b85      	ldr	r3, [pc, #532]	; (800c6c0 <Adachi_judge+0x73c>)
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	3b01      	subs	r3, #1
 800c4b0:	b2da      	uxtb	r2, r3
 800c4b2:	4b83      	ldr	r3, [pc, #524]	; (800c6c0 <Adachi_judge+0x73c>)
 800c4b4:	701a      	strb	r2, [r3, #0]
 800c4b6:	e036      	b.n	800c526 <Adachi_judge+0x5a2>
		  }
		  else {
			  //
	          Decelerate();
 800c4b8:	f7fe fb76 	bl	800aba8 <Decelerate>
	          for(int i=0;i < WAIT;i++);;
 800c4bc:	2300      	movs	r3, #0
 800c4be:	617b      	str	r3, [r7, #20]
 800c4c0:	e002      	b.n	800c4c8 <Adachi_judge+0x544>
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	617b      	str	r3, [r7, #20]
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	4a82      	ldr	r2, [pc, #520]	; (800c6d4 <Adachi_judge+0x750>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	ddf8      	ble.n	800c4c2 <Adachi_judge+0x53e>

	          if(mode.execution == 1)
 800c4d0:	4b81      	ldr	r3, [pc, #516]	; (800c6d8 <Adachi_judge+0x754>)
 800c4d2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d101      	bne.n	800c4de <Adachi_judge+0x55a>
	        	  Motor_PWM_Stop();
 800c4da:	f7fd fde9 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c4de:	f7ff f867 	bl	800b5b0 <rotate180>
	  	      for(int i=0;i < WAIT;i++);;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	613b      	str	r3, [r7, #16]
 800c4e6:	e002      	b.n	800c4ee <Adachi_judge+0x56a>
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	613b      	str	r3, [r7, #16]
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	4a78      	ldr	r2, [pc, #480]	; (800c6d4 <Adachi_judge+0x750>)
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	ddf8      	ble.n	800c4e8 <Adachi_judge+0x564>
	  	      back_calib();
 800c4f6:	f7ff f8d7 	bl	800b6a8 <back_calib>
	  	      for(int i=0;i < WAIT;i++);
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
 800c4fe:	e002      	b.n	800c506 <Adachi_judge+0x582>
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	3301      	adds	r3, #1
 800c504:	60fb      	str	r3, [r7, #12]
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	4a72      	ldr	r2, [pc, #456]	; (800c6d4 <Adachi_judge+0x750>)
 800c50a:	4293      	cmp	r3, r2
 800c50c:	ddf8      	ble.n	800c500 <Adachi_judge+0x57c>
	       	  Start_Accel();
 800c50e:	f7fe fa97 	bl	800aa40 <Start_Accel>

	       	  my_direction = north;
 800c512:	4b6f      	ldr	r3, [pc, #444]	; (800c6d0 <Adachi_judge+0x74c>)
 800c514:	2200      	movs	r2, #0
 800c516:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800c518:	4b6a      	ldr	r3, [pc, #424]	; (800c6c4 <Adachi_judge+0x740>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	3301      	adds	r3, #1
 800c51e:	b2da      	uxtb	r2, r3
 800c520:	4b68      	ldr	r3, [pc, #416]	; (800c6c4 <Adachi_judge+0x740>)
 800c522:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c524:	e0ef      	b.n	800c706 <Adachi_judge+0x782>
 800c526:	e0ee      	b.n	800c706 <Adachi_judge+0x782>

	  case west:

		  if(wall[x][y].west == NOWALL &&walk_map[x-1][y] < walk_map[x][y] && x > 0){
 800c528:	4b65      	ldr	r3, [pc, #404]	; (800c6c0 <Adachi_judge+0x73c>)
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	4618      	mov	r0, r3
 800c52e:	4b65      	ldr	r3, [pc, #404]	; (800c6c4 <Adachi_judge+0x740>)
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	4619      	mov	r1, r3
 800c534:	4a64      	ldr	r2, [pc, #400]	; (800c6c8 <Adachi_judge+0x744>)
 800c536:	0083      	lsls	r3, r0, #2
 800c538:	440b      	add	r3, r1
 800c53a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c53e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c542:	b2db      	uxtb	r3, r3
 800c544:	2b00      	cmp	r3, #0
 800c546:	d127      	bne.n	800c598 <Adachi_judge+0x614>
 800c548:	4b5d      	ldr	r3, [pc, #372]	; (800c6c0 <Adachi_judge+0x73c>)
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	3b01      	subs	r3, #1
 800c54e:	4a5d      	ldr	r2, [pc, #372]	; (800c6c4 <Adachi_judge+0x740>)
 800c550:	7812      	ldrb	r2, [r2, #0]
 800c552:	4611      	mov	r1, r2
 800c554:	4a5d      	ldr	r2, [pc, #372]	; (800c6cc <Adachi_judge+0x748>)
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	4413      	add	r3, r2
 800c55a:	440b      	add	r3, r1
 800c55c:	781a      	ldrb	r2, [r3, #0]
 800c55e:	4b58      	ldr	r3, [pc, #352]	; (800c6c0 <Adachi_judge+0x73c>)
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	461c      	mov	r4, r3
 800c564:	4b57      	ldr	r3, [pc, #348]	; (800c6c4 <Adachi_judge+0x740>)
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	4618      	mov	r0, r3
 800c56a:	4958      	ldr	r1, [pc, #352]	; (800c6cc <Adachi_judge+0x748>)
 800c56c:	00a3      	lsls	r3, r4, #2
 800c56e:	440b      	add	r3, r1
 800c570:	4403      	add	r3, r0
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	429a      	cmp	r2, r3
 800c576:	d20f      	bcs.n	800c598 <Adachi_judge+0x614>
 800c578:	4b51      	ldr	r3, [pc, #324]	; (800c6c0 <Adachi_judge+0x73c>)
 800c57a:	781b      	ldrb	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d00b      	beq.n	800c598 <Adachi_judge+0x614>
			  //
			  straight();
 800c580:	f7fe fb6a 	bl	800ac58 <straight>
	       	  my_direction = west;
 800c584:	4b52      	ldr	r3, [pc, #328]	; (800c6d0 <Adachi_judge+0x74c>)
 800c586:	2203      	movs	r2, #3
 800c588:	701a      	strb	r2, [r3, #0]
	       	  x--;
 800c58a:	4b4d      	ldr	r3, [pc, #308]	; (800c6c0 <Adachi_judge+0x73c>)
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	3b01      	subs	r3, #1
 800c590:	b2da      	uxtb	r2, r3
 800c592:	4b4b      	ldr	r3, [pc, #300]	; (800c6c0 <Adachi_judge+0x73c>)
 800c594:	701a      	strb	r2, [r3, #0]
 800c596:	e0b4      	b.n	800c702 <Adachi_judge+0x77e>
		  }
		  else if(wall[x][y].south == NOWALL &&walk_map[x][y-1] < walk_map[x][y] && y > 0){
 800c598:	4b49      	ldr	r3, [pc, #292]	; (800c6c0 <Adachi_judge+0x73c>)
 800c59a:	781b      	ldrb	r3, [r3, #0]
 800c59c:	4618      	mov	r0, r3
 800c59e:	4b49      	ldr	r3, [pc, #292]	; (800c6c4 <Adachi_judge+0x740>)
 800c5a0:	781b      	ldrb	r3, [r3, #0]
 800c5a2:	4619      	mov	r1, r3
 800c5a4:	4a48      	ldr	r2, [pc, #288]	; (800c6c8 <Adachi_judge+0x744>)
 800c5a6:	0083      	lsls	r3, r0, #2
 800c5a8:	440b      	add	r3, r1
 800c5aa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c5ae:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d127      	bne.n	800c608 <Adachi_judge+0x684>
 800c5b8:	4b41      	ldr	r3, [pc, #260]	; (800c6c0 <Adachi_judge+0x73c>)
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	461a      	mov	r2, r3
 800c5be:	4b41      	ldr	r3, [pc, #260]	; (800c6c4 <Adachi_judge+0x740>)
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	3b01      	subs	r3, #1
 800c5c4:	4941      	ldr	r1, [pc, #260]	; (800c6cc <Adachi_judge+0x748>)
 800c5c6:	0092      	lsls	r2, r2, #2
 800c5c8:	440a      	add	r2, r1
 800c5ca:	4413      	add	r3, r2
 800c5cc:	781a      	ldrb	r2, [r3, #0]
 800c5ce:	4b3c      	ldr	r3, [pc, #240]	; (800c6c0 <Adachi_judge+0x73c>)
 800c5d0:	781b      	ldrb	r3, [r3, #0]
 800c5d2:	461c      	mov	r4, r3
 800c5d4:	4b3b      	ldr	r3, [pc, #236]	; (800c6c4 <Adachi_judge+0x740>)
 800c5d6:	781b      	ldrb	r3, [r3, #0]
 800c5d8:	4618      	mov	r0, r3
 800c5da:	493c      	ldr	r1, [pc, #240]	; (800c6cc <Adachi_judge+0x748>)
 800c5dc:	00a3      	lsls	r3, r4, #2
 800c5de:	440b      	add	r3, r1
 800c5e0:	4403      	add	r3, r0
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d20f      	bcs.n	800c608 <Adachi_judge+0x684>
 800c5e8:	4b36      	ldr	r3, [pc, #216]	; (800c6c4 <Adachi_judge+0x740>)
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d00b      	beq.n	800c608 <Adachi_judge+0x684>
			  //?
			  L_turn_select();
 800c5f0:	f7ff f90e 	bl	800b810 <L_turn_select>
	       	  my_direction = south;
 800c5f4:	4b36      	ldr	r3, [pc, #216]	; (800c6d0 <Adachi_judge+0x74c>)
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	701a      	strb	r2, [r3, #0]
	       	  y--;
 800c5fa:	4b32      	ldr	r3, [pc, #200]	; (800c6c4 <Adachi_judge+0x740>)
 800c5fc:	781b      	ldrb	r3, [r3, #0]
 800c5fe:	3b01      	subs	r3, #1
 800c600:	b2da      	uxtb	r2, r3
 800c602:	4b30      	ldr	r3, [pc, #192]	; (800c6c4 <Adachi_judge+0x740>)
 800c604:	701a      	strb	r2, [r3, #0]
 800c606:	e07c      	b.n	800c702 <Adachi_judge+0x77e>
		  }
		  else if(wall[x][y].north == NOWALL &&walk_map[x][y+1] < walk_map[x][y] && y < NUMBER_OF_SQUARES-1){
 800c608:	4b2d      	ldr	r3, [pc, #180]	; (800c6c0 <Adachi_judge+0x73c>)
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	4618      	mov	r0, r3
 800c60e:	4b2d      	ldr	r3, [pc, #180]	; (800c6c4 <Adachi_judge+0x740>)
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	4619      	mov	r1, r3
 800c614:	4a2c      	ldr	r2, [pc, #176]	; (800c6c8 <Adachi_judge+0x744>)
 800c616:	0083      	lsls	r3, r0, #2
 800c618:	440b      	add	r3, r1
 800c61a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c61e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c622:	b2db      	uxtb	r3, r3
 800c624:	2b00      	cmp	r3, #0
 800c626:	d127      	bne.n	800c678 <Adachi_judge+0x6f4>
 800c628:	4b25      	ldr	r3, [pc, #148]	; (800c6c0 <Adachi_judge+0x73c>)
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	461a      	mov	r2, r3
 800c62e:	4b25      	ldr	r3, [pc, #148]	; (800c6c4 <Adachi_judge+0x740>)
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	3301      	adds	r3, #1
 800c634:	4925      	ldr	r1, [pc, #148]	; (800c6cc <Adachi_judge+0x748>)
 800c636:	0092      	lsls	r2, r2, #2
 800c638:	440a      	add	r2, r1
 800c63a:	4413      	add	r3, r2
 800c63c:	781a      	ldrb	r2, [r3, #0]
 800c63e:	4b20      	ldr	r3, [pc, #128]	; (800c6c0 <Adachi_judge+0x73c>)
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	461c      	mov	r4, r3
 800c644:	4b1f      	ldr	r3, [pc, #124]	; (800c6c4 <Adachi_judge+0x740>)
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	4618      	mov	r0, r3
 800c64a:	4920      	ldr	r1, [pc, #128]	; (800c6cc <Adachi_judge+0x748>)
 800c64c:	00a3      	lsls	r3, r4, #2
 800c64e:	440b      	add	r3, r1
 800c650:	4403      	add	r3, r0
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	429a      	cmp	r2, r3
 800c656:	d20f      	bcs.n	800c678 <Adachi_judge+0x6f4>
 800c658:	4b1a      	ldr	r3, [pc, #104]	; (800c6c4 <Adachi_judge+0x740>)
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	d80b      	bhi.n	800c678 <Adachi_judge+0x6f4>
			  //?
			  R_turn_select();
 800c660:	f7ff f88a 	bl	800b778 <R_turn_select>
	       	  my_direction = north;
 800c664:	4b1a      	ldr	r3, [pc, #104]	; (800c6d0 <Adachi_judge+0x74c>)
 800c666:	2200      	movs	r2, #0
 800c668:	701a      	strb	r2, [r3, #0]
	       	  y++;
 800c66a:	4b16      	ldr	r3, [pc, #88]	; (800c6c4 <Adachi_judge+0x740>)
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	3301      	adds	r3, #1
 800c670:	b2da      	uxtb	r2, r3
 800c672:	4b14      	ldr	r3, [pc, #80]	; (800c6c4 <Adachi_judge+0x740>)
 800c674:	701a      	strb	r2, [r3, #0]
 800c676:	e044      	b.n	800c702 <Adachi_judge+0x77e>
		  }
		  else {
			  //
	          Decelerate();
 800c678:	f7fe fa96 	bl	800aba8 <Decelerate>
	          for(int i=0;i < WAIT;i++);;
 800c67c:	2300      	movs	r3, #0
 800c67e:	60bb      	str	r3, [r7, #8]
 800c680:	e002      	b.n	800c688 <Adachi_judge+0x704>
 800c682:	68bb      	ldr	r3, [r7, #8]
 800c684:	3301      	adds	r3, #1
 800c686:	60bb      	str	r3, [r7, #8]
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	4a12      	ldr	r2, [pc, #72]	; (800c6d4 <Adachi_judge+0x750>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	ddf8      	ble.n	800c682 <Adachi_judge+0x6fe>

	          if(mode.execution == 1)
 800c690:	4b11      	ldr	r3, [pc, #68]	; (800c6d8 <Adachi_judge+0x754>)
 800c692:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800c696:	2b01      	cmp	r3, #1
 800c698:	d101      	bne.n	800c69e <Adachi_judge+0x71a>
	        	  Motor_PWM_Stop();
 800c69a:	f7fd fd09 	bl	800a0b0 <Motor_PWM_Stop>

	  	      rotate180();
 800c69e:	f7fe ff87 	bl	800b5b0 <rotate180>
	  	      for(int i=0;i < WAIT;i++);;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	607b      	str	r3, [r7, #4]
 800c6a6:	e002      	b.n	800c6ae <Adachi_judge+0x72a>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	607b      	str	r3, [r7, #4]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a08      	ldr	r2, [pc, #32]	; (800c6d4 <Adachi_judge+0x750>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	ddf8      	ble.n	800c6a8 <Adachi_judge+0x724>
	  	      back_calib();
 800c6b6:	f7fe fff7 	bl	800b6a8 <back_calib>
	  	      for(int i=0;i < WAIT;i++);
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	603b      	str	r3, [r7, #0]
 800c6be:	e010      	b.n	800c6e2 <Adachi_judge+0x75e>
 800c6c0:	20000fa4 	.word	0x20000fa4
 800c6c4:	20000fa5 	.word	0x20000fa5
 800c6c8:	20016548 	.word	0x20016548
 800c6cc:	200160d8 	.word	0x200160d8
 800c6d0:	2000514a 	.word	0x2000514a
 800c6d4:	0001869f 	.word	0x0001869f
 800c6d8:	20000ce8 	.word	0x20000ce8
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	3301      	adds	r3, #1
 800c6e0:	603b      	str	r3, [r7, #0]
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	4a0a      	ldr	r2, [pc, #40]	; (800c710 <Adachi_judge+0x78c>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	ddf8      	ble.n	800c6dc <Adachi_judge+0x758>
	       	  Start_Accel();
 800c6ea:	f7fe f9a9 	bl	800aa40 <Start_Accel>

	       	  my_direction = east;
 800c6ee:	4b09      	ldr	r3, [pc, #36]	; (800c714 <Adachi_judge+0x790>)
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	701a      	strb	r2, [r3, #0]
	       	  x++;
 800c6f4:	4b08      	ldr	r3, [pc, #32]	; (800c718 <Adachi_judge+0x794>)
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	b2da      	uxtb	r2, r3
 800c6fc:	4b06      	ldr	r3, [pc, #24]	; (800c718 <Adachi_judge+0x794>)
 800c6fe:	701a      	strb	r2, [r3, #0]
		  }
		  break;
 800c700:	e001      	b.n	800c706 <Adachi_judge+0x782>
 800c702:	e000      	b.n	800c706 <Adachi_judge+0x782>

	  default:
		  break;
 800c704:	bf00      	nop
	  }//swtich end
}
 800c706:	bf00      	nop
 800c708:	3734      	adds	r7, #52	; 0x34
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd90      	pop	{r4, r7, pc}
 800c70e:	bf00      	nop
 800c710:	0001869f 	.word	0x0001869f
 800c714:	2000514a 	.word	0x2000514a
 800c718:	20000fa4 	.word	0x20000fa4

0800c71c <Adachi_search>:
void Adachi_search(){
 800c71c:	b580      	push	{r7, lr}
 800c71e:	af00      	add	r7, sp, #0
	//back_calib();
	/**/

	//??
	map_init();
 800c720:	f7fd fa1a 	bl	8009b58 <map_init>
	//??
	x = y = 0;
 800c724:	4b2a      	ldr	r3, [pc, #168]	; (800c7d0 <Adachi_search+0xb4>)
 800c726:	2200      	movs	r2, #0
 800c728:	701a      	strb	r2, [r3, #0]
 800c72a:	4b29      	ldr	r3, [pc, #164]	; (800c7d0 <Adachi_search+0xb4>)
 800c72c:	781a      	ldrb	r2, [r3, #0]
 800c72e:	4b29      	ldr	r3, [pc, #164]	; (800c7d4 <Adachi_search+0xb8>)
 800c730:	701a      	strb	r2, [r3, #0]
	//??
	my_direction=north;
 800c732:	4b29      	ldr	r3, [pc, #164]	; (800c7d8 <Adachi_search+0xbc>)
 800c734:	2200      	movs	r2, #0
 800c736:	701a      	strb	r2, [r3, #0]

	/**/

	//?
	wall_set();
 800c738:	f7ff faf6 	bl	800bd28 <wall_set>

	//WALL
	//wall_set()??
	wall[x][y].south = WALL;
 800c73c:	4b25      	ldr	r3, [pc, #148]	; (800c7d4 <Adachi_search+0xb8>)
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	4618      	mov	r0, r3
 800c742:	4b23      	ldr	r3, [pc, #140]	; (800c7d0 <Adachi_search+0xb4>)
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	461a      	mov	r2, r3
 800c748:	4924      	ldr	r1, [pc, #144]	; (800c7dc <Adachi_search+0xc0>)
 800c74a:	0083      	lsls	r3, r0, #2
 800c74c:	441a      	add	r2, r3
 800c74e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800c752:	2001      	movs	r0, #1
 800c754:	f360 1305 	bfi	r3, r0, #4, #2
 800c758:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	//?(?)
	Walk_Map_Update();
 800c75c:	f7ff f974 	bl	800ba48 <Walk_Map_Update>

	//??
	Start_Accel();
 800c760:	f7fe f96e 	bl	800aa40 <Start_Accel>

	x = 0;
 800c764:	4b1b      	ldr	r3, [pc, #108]	; (800c7d4 <Adachi_search+0xb8>)
 800c766:	2200      	movs	r2, #0
 800c768:	701a      	strb	r2, [r3, #0]
	y = y + 1;
 800c76a:	4b19      	ldr	r3, [pc, #100]	; (800c7d0 <Adachi_search+0xb4>)
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	3301      	adds	r3, #1
 800c770:	b2da      	uxtb	r2, r3
 800c772:	4b17      	ldr	r3, [pc, #92]	; (800c7d0 <Adachi_search+0xb4>)
 800c774:	701a      	strb	r2, [r3, #0]

	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800c776:	e005      	b.n	800c784 <Adachi_search+0x68>
		//
		wall_set();
 800c778:	f7ff fad6 	bl	800bd28 <wall_set>

		//
		Walk_Map_Update();
 800c77c:	f7ff f964 	bl	800ba48 <Walk_Map_Update>

		//
		Adachi_judge();
 800c780:	f7ff fc00 	bl	800bf84 <Adachi_judge>
	while( !((x>=X_GOAL_LESSER) && (x<=X_GOAL_LARGER)) || !( (y>=Y_GOAL_LESSER) && (y<=Y_GOAL_LARGER) ) ){
 800c784:	4b13      	ldr	r3, [pc, #76]	; (800c7d4 <Adachi_search+0xb8>)
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b01      	cmp	r3, #1
 800c78a:	d9f5      	bls.n	800c778 <Adachi_search+0x5c>
 800c78c:	4b11      	ldr	r3, [pc, #68]	; (800c7d4 <Adachi_search+0xb8>)
 800c78e:	781b      	ldrb	r3, [r3, #0]
 800c790:	2b03      	cmp	r3, #3
 800c792:	d8f1      	bhi.n	800c778 <Adachi_search+0x5c>
 800c794:	4b0e      	ldr	r3, [pc, #56]	; (800c7d0 <Adachi_search+0xb4>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d8ed      	bhi.n	800c778 <Adachi_search+0x5c>
	}

	//after-gall#2
	      Decelerate();
 800c79c:	f7fe fa04 	bl	800aba8 <Decelerate>
	      wall_set();
 800c7a0:	f7ff fac2 	bl	800bd28 <wall_set>
	      Motor_PWM_Stop();
 800c7a4:	f7fd fc84 	bl	800a0b0 <Motor_PWM_Stop>
	      mode.LED = 7;
 800c7a8:	4b0d      	ldr	r3, [pc, #52]	; (800c7e0 <Adachi_search+0xc4>)
 800c7aa:	2207      	movs	r2, #7
 800c7ac:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800c7ae:	f7fd fe7f 	bl	800a4b0 <LED_Change>
	      HAL_Delay(1000);
 800c7b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c7b6:	f002 f92b 	bl	800ea10 <HAL_Delay>
	      mapcopy();
 800c7ba:	f7fd fa41 	bl	8009c40 <mapcopy>
	      Flash_store();
 800c7be:	f7fd fbb3 	bl	8009f28 <Flash_store>
	      mode.LED = 0;
 800c7c2:	4b07      	ldr	r3, [pc, #28]	; (800c7e0 <Adachi_search+0xc4>)
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	701a      	strb	r2, [r3, #0]
	      LED_Change();
 800c7c8:	f7fd fe72 	bl	800a4b0 <LED_Change>





}
 800c7cc:	bf00      	nop
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	20000fa5 	.word	0x20000fa5
 800c7d4:	20000fa4 	.word	0x20000fa4
 800c7d8:	2000514a 	.word	0x2000514a
 800c7dc:	20016548 	.word	0x20016548
 800c7e0:	20000ce8 	.word	0x20000ce8

0800c7e4 <HAL_ADC_ConvCpltCallback>:
	    	  printf(" : %lf \r\n",goal_time[0]);
	    	  printf(" : %lf \r\n",goal_time[1]);
	    	  printf("\r\n");
	      }
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* Adchandle) {
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]

}
 800c7ec:	bf00      	nop
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)  // 0.05ms 20kHz
{
 800c7f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c7fc:	ed2d 8b02 	vpush	{d8}
 800c800:	b082      	sub	sp, #8
 800c802:	af00      	add	r7, sp, #0
 800c804:	6078      	str	r0, [r7, #4]
	//static double angular_velo=CURVE_SPEED*2/90;
	//static int k=0;
	static int i=0,j=0,k=0;
  if(htim == &htim1){
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	4ab9      	ldr	r2, [pc, #740]	; (800caf0 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800c80a:	4293      	cmp	r3, r2
 800c80c:	f040 84f6 	bne.w	800d1fc <HAL_TIM_PeriodElapsedCallback+0xa04>
	  switch(mode.interrupt){
 800c810:	4bb8      	ldr	r3, [pc, #736]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c812:	7a1b      	ldrb	r3, [r3, #8]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d004      	beq.n	800c822 <HAL_TIM_PeriodElapsedCallback+0x2a>
 800c818:	2b01      	cmp	r3, #1
 800c81a:	f000 8423 	beq.w	800d064 <HAL_TIM_PeriodElapsedCallback+0x86c>
			}
			//
			Motor_Switch(L_motor,R_motor);
			break;
		default:
			break;
 800c81e:	f000 bcee 	b.w	800d1fe <HAL_TIM_PeriodElapsedCallback+0xa06>
	  Tim_Count();
 800c822:	f7fd f959 	bl	8009ad8 <Tim_Count>
      	EN3_L.count = TIM3 -> CNT;
 800c826:	4bb4      	ldr	r3, [pc, #720]	; (800caf8 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800c828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c82a:	461a      	mov	r2, r3
 800c82c:	4bb3      	ldr	r3, [pc, #716]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x304>)
 800c82e:	601a      	str	r2, [r3, #0]
	    EN4_R.count = TIM4 -> CNT;
 800c830:	4bb3      	ldr	r3, [pc, #716]	; (800cb00 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800c832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c834:	461a      	mov	r2, r3
 800c836:	4bb3      	ldr	r3, [pc, #716]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800c838:	601a      	str	r2, [r3, #0]
	    EN3_L.count = -(EN3_L.count - (30000-1));
 800c83a:	4bb0      	ldr	r3, [pc, #704]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x304>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800c842:	332f      	adds	r3, #47	; 0x2f
 800c844:	4aad      	ldr	r2, [pc, #692]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x304>)
 800c846:	6013      	str	r3, [r2, #0]
	    EN4_R.count = -(EN4_R.count - (30000-1));
 800c848:	4bae      	ldr	r3, [pc, #696]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800c850:	332f      	adds	r3, #47	; 0x2f
 800c852:	4aac      	ldr	r2, [pc, #688]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800c854:	6013      	str	r3, [r2, #0]
	    mode.enc = Encoder_Count(mode.enc);
 800c856:	4ba7      	ldr	r3, [pc, #668]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c858:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800c85c:	b21b      	sxth	r3, r3
 800c85e:	4618      	mov	r0, r3
 800c860:	f7fe f89e 	bl	800a9a0 <Encoder_Count>
 800c864:	4603      	mov	r3, r0
 800c866:	b25a      	sxtb	r2, r3
 800c868:	4ba2      	ldr	r3, [pc, #648]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c86a:	70da      	strb	r2, [r3, #3]
	    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800c86c:	4ba5      	ldr	r3, [pc, #660]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800c86e:	681a      	ldr	r2, [r3, #0]
 800c870:	4ba2      	ldr	r3, [pc, #648]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x304>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	441a      	add	r2, r3
 800c876:	4ba4      	ldr	r3, [pc, #656]	; (800cb08 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4413      	add	r3, r2
 800c87c:	4aa2      	ldr	r2, [pc, #648]	; (800cb08 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800c87e:	6013      	str	r3, [r2, #0]
	    Encoder_Reset();
 800c880:	f7fe f87a 	bl	800a978 <Encoder_Reset>
	    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800c884:	4b9d      	ldr	r3, [pc, #628]	; (800cafc <HAL_TIM_PeriodElapsedCallback+0x304>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	ee07 3a90 	vmov	s15, r3
 800c88c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c890:	eddf 0a9e 	vldr	s1, [pc, #632]	; 800cb0c <HAL_TIM_PeriodElapsedCallback+0x314>
 800c894:	eeb0 0a67 	vmov.f32	s0, s15
 800c898:	f7fe f846 	bl	800a928 <Velocity_Get>
 800c89c:	eef0 7a40 	vmov.f32	s15, s0
 800c8a0:	4b9b      	ldr	r3, [pc, #620]	; (800cb10 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800c8a2:	edc3 7a00 	vstr	s15, [r3]
		R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800c8a6:	4b97      	ldr	r3, [pc, #604]	; (800cb04 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	ee07 3a90 	vmov	s15, r3
 800c8ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c8b2:	eddf 0a96 	vldr	s1, [pc, #600]	; 800cb0c <HAL_TIM_PeriodElapsedCallback+0x314>
 800c8b6:	eeb0 0a67 	vmov.f32	s0, s15
 800c8ba:	f7fe f835 	bl	800a928 <Velocity_Get>
 800c8be:	eef0 7a40 	vmov.f32	s15, s0
 800c8c2:	4b94      	ldr	r3, [pc, #592]	; (800cb14 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800c8c4:	edc3 7a00 	vstr	s15, [r3]
	    Body_velocity = (L_velocity + R_velocity) / 2; // ( * 
 800c8c8:	4b91      	ldr	r3, [pc, #580]	; (800cb10 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800c8ca:	ed93 7a00 	vldr	s14, [r3]
 800c8ce:	4b91      	ldr	r3, [pc, #580]	; (800cb14 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800c8d0:	edd3 7a00 	vldr	s15, [r3]
 800c8d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c8d8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c8dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c8e0:	4b8d      	ldr	r3, [pc, #564]	; (800cb18 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800c8e2:	edc3 7a00 	vstr	s15, [r3]
	    imu_data = IMU_Get_Data();
 800c8e6:	f7fd fc0b 	bl	800a100 <IMU_Get_Data>
 800c8ea:	eeb0 7a40 	vmov.f32	s14, s0
 800c8ee:	eef0 7a60 	vmov.f32	s15, s1
 800c8f2:	4b8a      	ldr	r3, [pc, #552]	; (800cb1c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800c8f4:	ed83 7b00 	vstr	d7, [r3]
	    switch(mode.control){
 800c8f8:	4b7e      	ldr	r3, [pc, #504]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c8fa:	795b      	ldrb	r3, [r3, #5]
 800c8fc:	2b06      	cmp	r3, #6
 800c8fe:	f200 815c 	bhi.w	800cbba <HAL_TIM_PeriodElapsedCallback+0x3c2>
 800c902:	a201      	add	r2, pc, #4	; (adr r2, 800c908 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800c904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c908:	0800c925 	.word	0x0800c925
 800c90c:	0800c96b 	.word	0x0800c96b
 800c910:	0800c9b1 	.word	0x0800c9b1
 800c914:	0800c9f7 	.word	0x0800c9f7
 800c918:	0800ca57 	.word	0x0800ca57
 800c91c:	0800cacf 	.word	0x0800cacf
 800c920:	0800cb45 	.word	0x0800cb45
	    	   Side_Wall_Control(fr_average,fl_average,T8,Wall.KP, Wall.KI,Wall.KD);
 800c924:	4b7e      	ldr	r3, [pc, #504]	; (800cb20 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800c926:	edd3 7a00 	vldr	s15, [r3]
 800c92a:	4b7e      	ldr	r3, [pc, #504]	; (800cb24 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800c92c:	ed93 7a00 	vldr	s14, [r3]
 800c930:	4b7d      	ldr	r3, [pc, #500]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c932:	edd3 6a00 	vldr	s13, [r3]
 800c936:	4b7c      	ldr	r3, [pc, #496]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c938:	ed93 6a01 	vldr	s12, [r3, #4]
 800c93c:	4b7a      	ldr	r3, [pc, #488]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c93e:	edd3 5a02 	vldr	s11, [r3, #8]
 800c942:	eef0 2a65 	vmov.f32	s5, s11
 800c946:	eeb0 2a46 	vmov.f32	s4, s12
 800c94a:	eef0 1a66 	vmov.f32	s3, s13
 800c94e:	ed9f 1a77 	vldr	s2, [pc, #476]	; 800cb2c <HAL_TIM_PeriodElapsedCallback+0x334>
 800c952:	eef0 0a47 	vmov.f32	s1, s14
 800c956:	eeb0 0a67 	vmov.f32	s0, s15
 800c95a:	f7fc fa2d 	bl	8008db8 <Side_Wall_Control>
	    	   mode.imu = 0;
 800c95e:	4a65      	ldr	r2, [pc, #404]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c960:	7993      	ldrb	r3, [r2, #6]
 800c962:	f36f 0300 	bfc	r3, #0, #1
 800c966:	7193      	strb	r3, [r2, #6]
	    	   break;
 800c968:	e128      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   Left_Wall_Control(distance_wall_left, fl_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800c96a:	4b71      	ldr	r3, [pc, #452]	; (800cb30 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800c96c:	edd3 7a00 	vldr	s15, [r3]
 800c970:	4b6c      	ldr	r3, [pc, #432]	; (800cb24 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800c972:	ed93 7a00 	vldr	s14, [r3]
 800c976:	4b6c      	ldr	r3, [pc, #432]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c978:	edd3 6a00 	vldr	s13, [r3]
 800c97c:	4b6a      	ldr	r3, [pc, #424]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c97e:	ed93 6a01 	vldr	s12, [r3, #4]
 800c982:	4b69      	ldr	r3, [pc, #420]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c984:	edd3 5a02 	vldr	s11, [r3, #8]
 800c988:	eef0 2a65 	vmov.f32	s5, s11
 800c98c:	eeb0 2a46 	vmov.f32	s4, s12
 800c990:	eef0 1a66 	vmov.f32	s3, s13
 800c994:	ed9f 1a65 	vldr	s2, [pc, #404]	; 800cb2c <HAL_TIM_PeriodElapsedCallback+0x334>
 800c998:	eef0 0a47 	vmov.f32	s1, s14
 800c99c:	eeb0 0a67 	vmov.f32	s0, s15
 800c9a0:	f7fc fad2 	bl	8008f48 <Left_Wall_Control>
	    	   mode.imu = 0;
 800c9a4:	4a53      	ldr	r2, [pc, #332]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c9a6:	7993      	ldrb	r3, [r2, #6]
 800c9a8:	f36f 0300 	bfc	r3, #0, #1
 800c9ac:	7193      	strb	r3, [r2, #6]
	    	   break;
 800c9ae:	e105      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   Right_Wall_Control(distance_wall_right, fr_average,T8, Wall.KP, Wall.KI, Wall.KD);
 800c9b0:	4b60      	ldr	r3, [pc, #384]	; (800cb34 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800c9b2:	edd3 7a00 	vldr	s15, [r3]
 800c9b6:	4b5a      	ldr	r3, [pc, #360]	; (800cb20 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800c9b8:	ed93 7a00 	vldr	s14, [r3]
 800c9bc:	4b5a      	ldr	r3, [pc, #360]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c9be:	edd3 6a00 	vldr	s13, [r3]
 800c9c2:	4b59      	ldr	r3, [pc, #356]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c9c4:	ed93 6a01 	vldr	s12, [r3, #4]
 800c9c8:	4b57      	ldr	r3, [pc, #348]	; (800cb28 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800c9ca:	edd3 5a02 	vldr	s11, [r3, #8]
 800c9ce:	eef0 2a65 	vmov.f32	s5, s11
 800c9d2:	eeb0 2a46 	vmov.f32	s4, s12
 800c9d6:	eef0 1a66 	vmov.f32	s3, s13
 800c9da:	ed9f 1a54 	vldr	s2, [pc, #336]	; 800cb2c <HAL_TIM_PeriodElapsedCallback+0x334>
 800c9de:	eef0 0a47 	vmov.f32	s1, s14
 800c9e2:	eeb0 0a67 	vmov.f32	s0, s15
 800c9e6:	f7fc fb81 	bl	80090ec <Right_Wall_Control>
	    	   mode.imu = 0;
 800c9ea:	4a42      	ldr	r2, [pc, #264]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800c9ec:	7993      	ldrb	r3, [r2, #6]
 800c9ee:	f36f 0300 	bfc	r3, #0, #1
 800c9f2:	7193      	strb	r3, [r2, #6]
	    	   break;
 800c9f4:	e0e2      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   IMU_Control(Target_Rad_velo, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800c9f6:	4b50      	ldr	r3, [pc, #320]	; (800cb38 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7fb fcdc 	bl	80083b8 <__aeabi_f2d>
 800ca00:	4604      	mov	r4, r0
 800ca02:	460d      	mov	r5, r1
 800ca04:	4b45      	ldr	r3, [pc, #276]	; (800cb1c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800ca06:	ed93 8b00 	vldr	d8, [r3]
 800ca0a:	4b4c      	ldr	r3, [pc, #304]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f7fb fcd2 	bl	80083b8 <__aeabi_f2d>
 800ca14:	4680      	mov	r8, r0
 800ca16:	4689      	mov	r9, r1
 800ca18:	4b48      	ldr	r3, [pc, #288]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ca1a:	685b      	ldr	r3, [r3, #4]
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f7fb fccb 	bl	80083b8 <__aeabi_f2d>
 800ca22:	4682      	mov	sl, r0
 800ca24:	468b      	mov	fp, r1
 800ca26:	4b45      	ldr	r3, [pc, #276]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7fb fcc4 	bl	80083b8 <__aeabi_f2d>
 800ca30:	4602      	mov	r2, r0
 800ca32:	460b      	mov	r3, r1
 800ca34:	ec43 2b15 	vmov	d5, r2, r3
 800ca38:	ec4b ab14 	vmov	d4, sl, fp
 800ca3c:	ec49 8b13 	vmov	d3, r8, r9
 800ca40:	ed9f 2b27 	vldr	d2, [pc, #156]	; 800cae0 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 800ca44:	eeb0 1a48 	vmov.f32	s2, s16
 800ca48:	eef0 1a68 	vmov.f32	s3, s17
 800ca4c:	ec45 4b10 	vmov	d0, r4, r5
 800ca50:	f7fd fc14 	bl	800a27c <IMU_Control>
	    	   break;
 800ca54:	e0b2      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   Enc_Velo_Control(T1, velocity.KP, velocity.KI, velocity.KD);
 800ca56:	4b3a      	ldr	r3, [pc, #232]	; (800cb40 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800ca58:	edd3 7a00 	vldr	s15, [r3]
 800ca5c:	4b38      	ldr	r3, [pc, #224]	; (800cb40 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800ca5e:	ed93 7a01 	vldr	s14, [r3, #4]
 800ca62:	4b37      	ldr	r3, [pc, #220]	; (800cb40 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800ca64:	edd3 6a02 	vldr	s13, [r3, #8]
 800ca68:	eef0 1a66 	vmov.f32	s3, s13
 800ca6c:	eeb0 1a47 	vmov.f32	s2, s14
 800ca70:	eef0 0a67 	vmov.f32	s1, s15
 800ca74:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800cb0c <HAL_TIM_PeriodElapsedCallback+0x314>
 800ca78:	f7fc fde4 	bl	8009644 <Enc_Velo_Control>
	    	   IMU_Control(0, imu_data, T1, imu.KP,imu.KI, imu.KD );
 800ca7c:	4b27      	ldr	r3, [pc, #156]	; (800cb1c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800ca7e:	ed93 8b00 	vldr	d8, [r3]
 800ca82:	4b2e      	ldr	r3, [pc, #184]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7fb fc96 	bl	80083b8 <__aeabi_f2d>
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	460d      	mov	r5, r1
 800ca90:	4b2a      	ldr	r3, [pc, #168]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	4618      	mov	r0, r3
 800ca96:	f7fb fc8f 	bl	80083b8 <__aeabi_f2d>
 800ca9a:	4680      	mov	r8, r0
 800ca9c:	4689      	mov	r9, r1
 800ca9e:	4b27      	ldr	r3, [pc, #156]	; (800cb3c <HAL_TIM_PeriodElapsedCallback+0x344>)
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	4618      	mov	r0, r3
 800caa4:	f7fb fc88 	bl	80083b8 <__aeabi_f2d>
 800caa8:	4602      	mov	r2, r0
 800caaa:	460b      	mov	r3, r1
 800caac:	ec43 2b15 	vmov	d5, r2, r3
 800cab0:	ec49 8b14 	vmov	d4, r8, r9
 800cab4:	ec45 4b13 	vmov	d3, r4, r5
 800cab8:	ed9f 2b09 	vldr	d2, [pc, #36]	; 800cae0 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 800cabc:	eeb0 1a48 	vmov.f32	s2, s16
 800cac0:	eef0 1a68 	vmov.f32	s3, s17
 800cac4:	ed9f 0b08 	vldr	d0, [pc, #32]	; 800cae8 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 800cac8:	f7fd fbd8 	bl	800a27c <IMU_Control>
	    	   break;
 800cacc:	e076      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   mode.imu = 0;
 800cace:	4a09      	ldr	r2, [pc, #36]	; (800caf4 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800cad0:	7993      	ldrb	r3, [r2, #6]
 800cad2:	f36f 0300 	bfc	r3, #0, #1
 800cad6:	7193      	strb	r3, [r2, #6]
	    	   break;
 800cad8:	e070      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
 800cada:	bf00      	nop
 800cadc:	f3af 8000 	nop.w
 800cae0:	d2f1a9fc 	.word	0xd2f1a9fc
 800cae4:	3f50624d 	.word	0x3f50624d
	...
 800caf0:	20016118 	.word	0x20016118
 800caf4:	20000ce8 	.word	0x20000ce8
 800caf8:	40000400 	.word	0x40000400
 800cafc:	20000cc4 	.word	0x20000cc4
 800cb00:	40000800 	.word	0x40000800
 800cb04:	20000cd0 	.word	0x20000cd0
 800cb08:	20000f94 	.word	0x20000f94
 800cb0c:	3a83126f 	.word	0x3a83126f
 800cb10:	2000504c 	.word	0x2000504c
 800cb14:	20005058 	.word	0x20005058
 800cb18:	200050b8 	.word	0x200050b8
 800cb1c:	20000f78 	.word	0x20000f78
 800cb20:	20016540 	.word	0x20016540
 800cb24:	20005074 	.word	0x20005074
 800cb28:	20000fb4 	.word	0x20000fb4
 800cb2c:	3851b717 	.word	0x3851b717
 800cb30:	20000024 	.word	0x20000024
 800cb34:	20000020 	.word	0x20000020
 800cb38:	20000f64 	.word	0x20000f64
 800cb3c:	20000cb8 	.word	0x20000cb8
 800cb40:	20000cac 	.word	0x20000cac
	    	   Right_Velo_Control(Target_R_velo, R_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800cb44:	4b86      	ldr	r3, [pc, #536]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cb46:	edd3 7a00 	vldr	s15, [r3]
 800cb4a:	4b86      	ldr	r3, [pc, #536]	; (800cd64 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800cb4c:	ed93 7a00 	vldr	s14, [r3]
 800cb50:	4b85      	ldr	r3, [pc, #532]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb52:	edd3 6a00 	vldr	s13, [r3]
 800cb56:	4b84      	ldr	r3, [pc, #528]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb58:	ed93 6a01 	vldr	s12, [r3, #4]
 800cb5c:	4b82      	ldr	r3, [pc, #520]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb5e:	edd3 5a02 	vldr	s11, [r3, #8]
 800cb62:	eef0 2a65 	vmov.f32	s5, s11
 800cb66:	eeb0 2a46 	vmov.f32	s4, s12
 800cb6a:	eef0 1a66 	vmov.f32	s3, s13
 800cb6e:	ed9f 1a7f 	vldr	s2, [pc, #508]	; 800cd6c <HAL_TIM_PeriodElapsedCallback+0x574>
 800cb72:	eef0 0a47 	vmov.f32	s1, s14
 800cb76:	eeb0 0a67 	vmov.f32	s0, s15
 800cb7a:	f7fc fc47 	bl	800940c <Right_Velo_Control>
	    	   Left_Velo_Control(Target_L_velo, L_velocity,T1, velocity.KP, velocity.KI, velocity.KD);
 800cb7e:	4b7c      	ldr	r3, [pc, #496]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800cb80:	edd3 7a00 	vldr	s15, [r3]
 800cb84:	4b7b      	ldr	r3, [pc, #492]	; (800cd74 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800cb86:	ed93 7a00 	vldr	s14, [r3]
 800cb8a:	4b77      	ldr	r3, [pc, #476]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb8c:	edd3 6a00 	vldr	s13, [r3]
 800cb90:	4b75      	ldr	r3, [pc, #468]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb92:	ed93 6a01 	vldr	s12, [r3, #4]
 800cb96:	4b74      	ldr	r3, [pc, #464]	; (800cd68 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800cb98:	edd3 5a02 	vldr	s11, [r3, #8]
 800cb9c:	eef0 2a65 	vmov.f32	s5, s11
 800cba0:	eeb0 2a46 	vmov.f32	s4, s12
 800cba4:	eef0 1a66 	vmov.f32	s3, s13
 800cba8:	ed9f 1a70 	vldr	s2, [pc, #448]	; 800cd6c <HAL_TIM_PeriodElapsedCallback+0x574>
 800cbac:	eef0 0a47 	vmov.f32	s1, s14
 800cbb0:	eeb0 0a67 	vmov.f32	s0, s15
 800cbb4:	f7fc fcb8 	bl	8009528 <Left_Velo_Control>
	    	   break;
 800cbb8:	e000      	b.n	800cbbc <HAL_TIM_PeriodElapsedCallback+0x3c4>
	    	   break;
 800cbba:	bf00      	nop
	    if( mode.accel == 1 ){
 800cbbc:	4b6e      	ldr	r3, [pc, #440]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800cbbe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d116      	bne.n	800cbf4 <HAL_TIM_PeriodElapsedCallback+0x3fc>
		  if(Target_velocity < SEARCH_SPEED){
 800cbc6:	4b6d      	ldr	r3, [pc, #436]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cbc8:	edd3 7a00 	vldr	s15, [r3]
 800cbcc:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800cd80 <HAL_TIM_PeriodElapsedCallback+0x588>
 800cbd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbd8:	f140 80ff 	bpl.w	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
			Target_velocity += a_start;
 800cbdc:	4b67      	ldr	r3, [pc, #412]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cbde:	ed93 7a00 	vldr	s14, [r3]
 800cbe2:	4b68      	ldr	r3, [pc, #416]	; (800cd84 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800cbe4:	edd3 7a00 	vldr	s15, [r3]
 800cbe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbec:	4b63      	ldr	r3, [pc, #396]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cbee:	edc3 7a00 	vstr	s15, [r3]
 800cbf2:	e0f2      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    else if( mode.accel == 2 ){
 800cbf4:	4b60      	ldr	r3, [pc, #384]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800cbf6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cbfa:	2b02      	cmp	r3, #2
 800cbfc:	d116      	bne.n	800cc2c <HAL_TIM_PeriodElapsedCallback+0x434>
		  if(Target_velocity < SEARCH_SPEED){
 800cbfe:	4b5f      	ldr	r3, [pc, #380]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc00:	edd3 7a00 	vldr	s15, [r3]
 800cc04:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800cd80 <HAL_TIM_PeriodElapsedCallback+0x588>
 800cc08:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc10:	f140 80e3 	bpl.w	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
			Target_velocity += a;
 800cc14:	4b59      	ldr	r3, [pc, #356]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc16:	ed93 7a00 	vldr	s14, [r3]
 800cc1a:	4b5b      	ldr	r3, [pc, #364]	; (800cd88 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cc1c:	edd3 7a00 	vldr	s15, [r3]
 800cc20:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc24:	4b55      	ldr	r3, [pc, #340]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc26:	edc3 7a00 	vstr	s15, [r3]
 800cc2a:	e0d6      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    else if( mode.accel == 3 ){
 800cc2c:	4b52      	ldr	r3, [pc, #328]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800cc2e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cc32:	2b03      	cmp	r3, #3
 800cc34:	d114      	bne.n	800cc60 <HAL_TIM_PeriodElapsedCallback+0x468>
		  if(Target_velocity > 0){
 800cc36:	4b51      	ldr	r3, [pc, #324]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc38:	edd3 7a00 	vldr	s15, [r3]
 800cc3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc44:	f340 80c9 	ble.w	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
			Target_velocity -= a;
 800cc48:	4b4c      	ldr	r3, [pc, #304]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc4a:	ed93 7a00 	vldr	s14, [r3]
 800cc4e:	4b4e      	ldr	r3, [pc, #312]	; (800cd88 <HAL_TIM_PeriodElapsedCallback+0x590>)
 800cc50:	edd3 7a00 	vldr	s15, [r3]
 800cc54:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc58:	4b48      	ldr	r3, [pc, #288]	; (800cd7c <HAL_TIM_PeriodElapsedCallback+0x584>)
 800cc5a:	edc3 7a00 	vstr	s15, [r3]
 800cc5e:	e0bc      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    else if( mode.accel == 4 ){ //??
 800cc60:	4b45      	ldr	r3, [pc, #276]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800cc62:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cc66:	2b04      	cmp	r3, #4
 800cc68:	d124      	bne.n	800ccb4 <HAL_TIM_PeriodElapsedCallback+0x4bc>
	      if(Target_R_velo < SEARCH_SPEED * 124.6/90){
 800cc6a:	4b3d      	ldr	r3, [pc, #244]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f7fb fba2 	bl	80083b8 <__aeabi_f2d>
 800cc74:	a338      	add	r3, pc, #224	; (adr r3, 800cd58 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800cc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc7a:	f7fb fe67 	bl	800894c <__aeabi_dcmplt>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	f000 80aa 	beq.w	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    	Target_R_velo += a_curve;
 800cc86:	4b36      	ldr	r3, [pc, #216]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cc88:	ed93 7a00 	vldr	s14, [r3]
 800cc8c:	4b3f      	ldr	r3, [pc, #252]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800cc8e:	edd3 7a00 	vldr	s15, [r3]
 800cc92:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc96:	4b32      	ldr	r3, [pc, #200]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cc98:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800cc9c:	4b34      	ldr	r3, [pc, #208]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800cc9e:	ed93 7a00 	vldr	s14, [r3]
 800cca2:	4b3a      	ldr	r3, [pc, #232]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800cca4:	edd3 7a00 	vldr	s15, [r3]
 800cca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccac:	4b30      	ldr	r3, [pc, #192]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800ccae:	edc3 7a00 	vstr	s15, [r3]
 800ccb2:	e092      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    else if( mode.accel == 5 ){//??
 800ccb4:	4b30      	ldr	r3, [pc, #192]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800ccb6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ccba:	2b05      	cmp	r3, #5
 800ccbc:	d121      	bne.n	800cd02 <HAL_TIM_PeriodElapsedCallback+0x50a>
		      if(Target_R_velo > SEARCH_SPEED){
 800ccbe:	4b28      	ldr	r3, [pc, #160]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800ccc0:	edd3 7a00 	vldr	s15, [r3]
 800ccc4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800cd80 <HAL_TIM_PeriodElapsedCallback+0x588>
 800ccc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccd0:	f340 8083 	ble.w	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
		    	Target_R_velo -= a_curve;
 800ccd4:	4b22      	ldr	r3, [pc, #136]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800ccd6:	ed93 7a00 	vldr	s14, [r3]
 800ccda:	4b2c      	ldr	r3, [pc, #176]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800ccdc:	edd3 7a00 	vldr	s15, [r3]
 800cce0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cce4:	4b1e      	ldr	r3, [pc, #120]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cce6:	edc3 7a00 	vstr	s15, [r3]
		    	Target_L_velo += a_curve;
 800ccea:	4b21      	ldr	r3, [pc, #132]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800ccec:	ed93 7a00 	vldr	s14, [r3]
 800ccf0:	4b26      	ldr	r3, [pc, #152]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800ccf2:	edd3 7a00 	vldr	s15, [r3]
 800ccf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ccfa:	4b1d      	ldr	r3, [pc, #116]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800ccfc:	edc3 7a00 	vstr	s15, [r3]
 800cd00:	e06b      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    else if( mode.accel == 6 ){//??
 800cd02:	4b1d      	ldr	r3, [pc, #116]	; (800cd78 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800cd04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cd08:	2b06      	cmp	r3, #6
 800cd0a:	d141      	bne.n	800cd90 <HAL_TIM_PeriodElapsedCallback+0x598>
	      if(Target_L_velo < SEARCH_SPEED * 124.6/90){
 800cd0c:	4b18      	ldr	r3, [pc, #96]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4618      	mov	r0, r3
 800cd12:	f7fb fb51 	bl	80083b8 <__aeabi_f2d>
 800cd16:	a310      	add	r3, pc, #64	; (adr r3, 800cd58 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	f7fb fe16 	bl	800894c <__aeabi_dcmplt>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d059      	beq.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    	Target_R_velo -= a_curve;
 800cd26:	4b0e      	ldr	r3, [pc, #56]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cd28:	ed93 7a00 	vldr	s14, [r3]
 800cd2c:	4b17      	ldr	r3, [pc, #92]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800cd2e:	edd3 7a00 	vldr	s15, [r3]
 800cd32:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd36:	4b0a      	ldr	r3, [pc, #40]	; (800cd60 <HAL_TIM_PeriodElapsedCallback+0x568>)
 800cd38:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo += a_curve;
 800cd3c:	4b0c      	ldr	r3, [pc, #48]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800cd3e:	ed93 7a00 	vldr	s14, [r3]
 800cd42:	4b12      	ldr	r3, [pc, #72]	; (800cd8c <HAL_TIM_PeriodElapsedCallback+0x594>)
 800cd44:	edd3 7a00 	vldr	s15, [r3]
 800cd48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd4c:	4b08      	ldr	r3, [pc, #32]	; (800cd70 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800cd4e:	edc3 7a00 	vstr	s15, [r3]
 800cd52:	e042      	b.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
 800cd54:	f3af 8000 	nop.w
 800cd58:	66666666 	.word	0x66666666
 800cd5c:	406f2666 	.word	0x406f2666
 800cd60:	20005034 	.word	0x20005034
 800cd64:	20005058 	.word	0x20005058
 800cd68:	20000cac 	.word	0x20000cac
 800cd6c:	3a83126f 	.word	0x3a83126f
 800cd70:	20005054 	.word	0x20005054
 800cd74:	2000504c 	.word	0x2000504c
 800cd78:	20000ce8 	.word	0x20000ce8
 800cd7c:	20000f60 	.word	0x20000f60
 800cd80:	43340000 	.word	0x43340000
 800cd84:	20000008 	.word	0x20000008
 800cd88:	2000000c 	.word	0x2000000c
 800cd8c:	20000010 	.word	0x20000010
	    else if( mode.accel == 7 ){//??
 800cd90:	4b8d      	ldr	r3, [pc, #564]	; (800cfc8 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 800cd92:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800cd96:	2b07      	cmp	r3, #7
 800cd98:	d11f      	bne.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	      if(Target_L_velo > SEARCH_SPEED){
 800cd9a:	4b8c      	ldr	r3, [pc, #560]	; (800cfcc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800cd9c:	edd3 7a00 	vldr	s15, [r3]
 800cda0:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800cfd0 <HAL_TIM_PeriodElapsedCallback+0x7d8>
 800cda4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cda8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdac:	dd15      	ble.n	800cdda <HAL_TIM_PeriodElapsedCallback+0x5e2>
	    	Target_R_velo += a_curve;
 800cdae:	4b89      	ldr	r3, [pc, #548]	; (800cfd4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 800cdb0:	ed93 7a00 	vldr	s14, [r3]
 800cdb4:	4b88      	ldr	r3, [pc, #544]	; (800cfd8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 800cdb6:	edd3 7a00 	vldr	s15, [r3]
 800cdba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdbe:	4b85      	ldr	r3, [pc, #532]	; (800cfd4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 800cdc0:	edc3 7a00 	vstr	s15, [r3]
	    	Target_L_velo -= a_curve;
 800cdc4:	4b81      	ldr	r3, [pc, #516]	; (800cfcc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800cdc6:	ed93 7a00 	vldr	s14, [r3]
 800cdca:	4b83      	ldr	r3, [pc, #524]	; (800cfd8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 800cdcc:	edd3 7a00 	vldr	s15, [r3]
 800cdd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdd4:	4b7d      	ldr	r3, [pc, #500]	; (800cfcc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800cdd6:	edc3 7a00 	vstr	s15, [r3]
	    Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI, velocity.KD);
 800cdda:	4b80      	ldr	r3, [pc, #512]	; (800cfdc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 800cddc:	edd3 7a00 	vldr	s15, [r3]
 800cde0:	4b7f      	ldr	r3, [pc, #508]	; (800cfe0 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 800cde2:	ed93 7a00 	vldr	s14, [r3]
 800cde6:	4b7f      	ldr	r3, [pc, #508]	; (800cfe4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800cde8:	edd3 6a00 	vldr	s13, [r3]
 800cdec:	4b7d      	ldr	r3, [pc, #500]	; (800cfe4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800cdee:	ed93 6a01 	vldr	s12, [r3, #4]
 800cdf2:	4b7c      	ldr	r3, [pc, #496]	; (800cfe4 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800cdf4:	edd3 5a02 	vldr	s11, [r3, #8]
 800cdf8:	eef0 2a65 	vmov.f32	s5, s11
 800cdfc:	eeb0 2a46 	vmov.f32	s4, s12
 800ce00:	eef0 1a66 	vmov.f32	s3, s13
 800ce04:	ed9f 1a78 	vldr	s2, [pc, #480]	; 800cfe8 <HAL_TIM_PeriodElapsedCallback+0x7f0>
 800ce08:	eef0 0a47 	vmov.f32	s1, s14
 800ce0c:	eeb0 0a67 	vmov.f32	s0, s15
 800ce10:	f7fc fa3e 	bl	8009290 <Velocity_Control>
		L_motor = L_v_control + L_wall + L_leftwall + L_rightwall + L_rotate + L_angular_velocity + L_env_control + L_velo_control;
 800ce14:	4b75      	ldr	r3, [pc, #468]	; (800cfec <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 800ce16:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce1a:	b29a      	uxth	r2, r3
 800ce1c:	4b74      	ldr	r3, [pc, #464]	; (800cff0 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 800ce1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	4413      	add	r3, r2
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	4b72      	ldr	r3, [pc, #456]	; (800cff4 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800ce2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce2e:	b29b      	uxth	r3, r3
 800ce30:	4413      	add	r3, r2
 800ce32:	b29a      	uxth	r2, r3
 800ce34:	4b70      	ldr	r3, [pc, #448]	; (800cff8 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800ce36:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce3a:	b29b      	uxth	r3, r3
 800ce3c:	4413      	add	r3, r2
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	4b6e      	ldr	r3, [pc, #440]	; (800cffc <HAL_TIM_PeriodElapsedCallback+0x804>)
 800ce42:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	4413      	add	r3, r2
 800ce4a:	b29a      	uxth	r2, r3
 800ce4c:	4b6c      	ldr	r3, [pc, #432]	; (800d000 <HAL_TIM_PeriodElapsedCallback+0x808>)
 800ce4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	4413      	add	r3, r2
 800ce56:	b29a      	uxth	r2, r3
 800ce58:	4b6a      	ldr	r3, [pc, #424]	; (800d004 <HAL_TIM_PeriodElapsedCallback+0x80c>)
 800ce5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce5e:	b29b      	uxth	r3, r3
 800ce60:	4413      	add	r3, r2
 800ce62:	b29a      	uxth	r2, r3
 800ce64:	4b68      	ldr	r3, [pc, #416]	; (800d008 <HAL_TIM_PeriodElapsedCallback+0x810>)
 800ce66:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	4413      	add	r3, r2
 800ce6e:	b29b      	uxth	r3, r3
 800ce70:	b21a      	sxth	r2, r3
 800ce72:	4b66      	ldr	r3, [pc, #408]	; (800d00c <HAL_TIM_PeriodElapsedCallback+0x814>)
 800ce74:	801a      	strh	r2, [r3, #0]
		R_motor = R_v_control + R_wall + R_leftwall + R_rightwall + R_rotate + R_angular_velocity + R_env_control + R_velo_control;
 800ce76:	4b66      	ldr	r3, [pc, #408]	; (800d010 <HAL_TIM_PeriodElapsedCallback+0x818>)
 800ce78:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce7c:	b29a      	uxth	r2, r3
 800ce7e:	4b65      	ldr	r3, [pc, #404]	; (800d014 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 800ce80:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	4413      	add	r3, r2
 800ce88:	b29a      	uxth	r2, r3
 800ce8a:	4b63      	ldr	r3, [pc, #396]	; (800d018 <HAL_TIM_PeriodElapsedCallback+0x820>)
 800ce8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	4413      	add	r3, r2
 800ce94:	b29a      	uxth	r2, r3
 800ce96:	4b61      	ldr	r3, [pc, #388]	; (800d01c <HAL_TIM_PeriodElapsedCallback+0x824>)
 800ce98:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce9c:	b29b      	uxth	r3, r3
 800ce9e:	4413      	add	r3, r2
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	4b5f      	ldr	r3, [pc, #380]	; (800d020 <HAL_TIM_PeriodElapsedCallback+0x828>)
 800cea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	4413      	add	r3, r2
 800ceac:	b29a      	uxth	r2, r3
 800ceae:	4b5d      	ldr	r3, [pc, #372]	; (800d024 <HAL_TIM_PeriodElapsedCallback+0x82c>)
 800ceb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ceb4:	b29b      	uxth	r3, r3
 800ceb6:	4413      	add	r3, r2
 800ceb8:	b29a      	uxth	r2, r3
 800ceba:	4b5b      	ldr	r3, [pc, #364]	; (800d028 <HAL_TIM_PeriodElapsedCallback+0x830>)
 800cebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cec0:	b29b      	uxth	r3, r3
 800cec2:	4413      	add	r3, r2
 800cec4:	b29a      	uxth	r2, r3
 800cec6:	4b59      	ldr	r3, [pc, #356]	; (800d02c <HAL_TIM_PeriodElapsedCallback+0x834>)
 800cec8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cecc:	b29b      	uxth	r3, r3
 800cece:	4413      	add	r3, r2
 800ced0:	b29b      	uxth	r3, r3
 800ced2:	b21a      	sxth	r2, r3
 800ced4:	4b56      	ldr	r3, [pc, #344]	; (800d030 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800ced6:	801a      	strh	r2, [r3, #0]
		if(timer <= 2000){
 800ced8:	4b56      	ldr	r3, [pc, #344]	; (800d034 <HAL_TIM_PeriodElapsedCallback+0x83c>)
 800ceda:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cede:	f04f 0200 	mov.w	r2, #0
 800cee2:	4b55      	ldr	r3, [pc, #340]	; (800d038 <HAL_TIM_PeriodElapsedCallback+0x840>)
 800cee4:	f7fb fd3c 	bl	8008960 <__aeabi_dcmple>
 800cee8:	4603      	mov	r3, r0
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d02b      	beq.n	800cf46 <HAL_TIM_PeriodElapsedCallback+0x74e>
			if((int)timer % 5== 0){
 800ceee:	4b51      	ldr	r3, [pc, #324]	; (800d034 <HAL_TIM_PeriodElapsedCallback+0x83c>)
 800cef0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cef4:	4618      	mov	r0, r3
 800cef6:	4621      	mov	r1, r4
 800cef8:	f7fb fd66 	bl	80089c8 <__aeabi_d2iz>
 800cefc:	4601      	mov	r1, r0
 800cefe:	4b4f      	ldr	r3, [pc, #316]	; (800d03c <HAL_TIM_PeriodElapsedCallback+0x844>)
 800cf00:	fb83 2301 	smull	r2, r3, r3, r1
 800cf04:	105a      	asrs	r2, r3, #1
 800cf06:	17cb      	asrs	r3, r1, #31
 800cf08:	1ad2      	subs	r2, r2, r3
 800cf0a:	4613      	mov	r3, r2
 800cf0c:	009b      	lsls	r3, r3, #2
 800cf0e:	4413      	add	r3, r2
 800cf10:	1aca      	subs	r2, r1, r3
 800cf12:	2a00      	cmp	r2, #0
 800cf14:	d117      	bne.n	800cf46 <HAL_TIM_PeriodElapsedCallback+0x74e>
		     identify[k] = (L_velocity + R_velocity)/2;
 800cf16:	4b4a      	ldr	r3, [pc, #296]	; (800d040 <HAL_TIM_PeriodElapsedCallback+0x848>)
 800cf18:	ed93 7a00 	vldr	s14, [r3]
 800cf1c:	4b49      	ldr	r3, [pc, #292]	; (800d044 <HAL_TIM_PeriodElapsedCallback+0x84c>)
 800cf1e:	edd3 7a00 	vldr	s15, [r3]
 800cf22:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf26:	4b48      	ldr	r3, [pc, #288]	; (800d048 <HAL_TIM_PeriodElapsedCallback+0x850>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800cf2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cf32:	4a46      	ldr	r2, [pc, #280]	; (800d04c <HAL_TIM_PeriodElapsedCallback+0x854>)
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	4413      	add	r3, r2
 800cf38:	edc3 7a00 	vstr	s15, [r3]
		     k++;
 800cf3c:	4b42      	ldr	r3, [pc, #264]	; (800d048 <HAL_TIM_PeriodElapsedCallback+0x850>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3301      	adds	r3, #1
 800cf42:	4a41      	ldr	r2, [pc, #260]	; (800d048 <HAL_TIM_PeriodElapsedCallback+0x850>)
 800cf44:	6013      	str	r3, [r2, #0]
		i++;
 800cf46:	4b42      	ldr	r3, [pc, #264]	; (800d050 <HAL_TIM_PeriodElapsedCallback+0x858>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	4a40      	ldr	r2, [pc, #256]	; (800d050 <HAL_TIM_PeriodElapsedCallback+0x858>)
 800cf4e:	6013      	str	r3, [r2, #0]
		if(i % 50 == 0){
 800cf50:	4b3f      	ldr	r3, [pc, #252]	; (800d050 <HAL_TIM_PeriodElapsedCallback+0x858>)
 800cf52:	681a      	ldr	r2, [r3, #0]
 800cf54:	4b3f      	ldr	r3, [pc, #252]	; (800d054 <HAL_TIM_PeriodElapsedCallback+0x85c>)
 800cf56:	fb83 1302 	smull	r1, r3, r3, r2
 800cf5a:	1119      	asrs	r1, r3, #4
 800cf5c:	17d3      	asrs	r3, r2, #31
 800cf5e:	1acb      	subs	r3, r1, r3
 800cf60:	2132      	movs	r1, #50	; 0x32
 800cf62:	fb01 f303 	mul.w	r3, r1, r3
 800cf66:	1ad3      	subs	r3, r2, r3
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d11b      	bne.n	800cfa4 <HAL_TIM_PeriodElapsedCallback+0x7ac>
			msig_input = 0.06 * msignal[j];
 800cf6c:	4b3a      	ldr	r3, [pc, #232]	; (800d058 <HAL_TIM_PeriodElapsedCallback+0x860>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a3a      	ldr	r2, [pc, #232]	; (800d05c <HAL_TIM_PeriodElapsedCallback+0x864>)
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	4413      	add	r3, r2
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fb fa1d 	bl	80083b8 <__aeabi_f2d>
 800cf7e:	a310      	add	r3, pc, #64	; (adr r3, 800cfc0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 800cf80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf84:	f7fb fa70 	bl	8008468 <__aeabi_dmul>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	460c      	mov	r4, r1
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	4621      	mov	r1, r4
 800cf90:	f7fb fd42 	bl	8008a18 <__aeabi_d2f>
 800cf94:	4602      	mov	r2, r0
 800cf96:	4b32      	ldr	r3, [pc, #200]	; (800d060 <HAL_TIM_PeriodElapsedCallback+0x868>)
 800cf98:	601a      	str	r2, [r3, #0]
			j++;
 800cf9a:	4b2f      	ldr	r3, [pc, #188]	; (800d058 <HAL_TIM_PeriodElapsedCallback+0x860>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	4a2d      	ldr	r2, [pc, #180]	; (800d058 <HAL_TIM_PeriodElapsedCallback+0x860>)
 800cfa2:	6013      	str	r3, [r2, #0]
		Motor_Switch(L_motor,R_motor);
 800cfa4:	4b19      	ldr	r3, [pc, #100]	; (800d00c <HAL_TIM_PeriodElapsedCallback+0x814>)
 800cfa6:	f9b3 2000 	ldrsh.w	r2, [r3]
 800cfaa:	4b21      	ldr	r3, [pc, #132]	; (800d030 <HAL_TIM_PeriodElapsedCallback+0x838>)
 800cfac:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4610      	mov	r0, r2
 800cfb4:	f7fd fb3a 	bl	800a62c <Motor_Switch>
		break;
 800cfb8:	e121      	b.n	800d1fe <HAL_TIM_PeriodElapsedCallback+0xa06>
 800cfba:	bf00      	nop
 800cfbc:	f3af 8000 	nop.w
 800cfc0:	eb851eb8 	.word	0xeb851eb8
 800cfc4:	3faeb851 	.word	0x3faeb851
 800cfc8:	20000ce8 	.word	0x20000ce8
 800cfcc:	20005054 	.word	0x20005054
 800cfd0:	43340000 	.word	0x43340000
 800cfd4:	20005034 	.word	0x20005034
 800cfd8:	20000010 	.word	0x20000010
 800cfdc:	20000f60 	.word	0x20000f60
 800cfe0:	200050b8 	.word	0x200050b8
 800cfe4:	20000cac 	.word	0x20000cac
 800cfe8:	3a83126f 	.word	0x3a83126f
 800cfec:	20005038 	.word	0x20005038
 800cff0:	20005050 	.word	0x20005050
 800cff4:	2000503a 	.word	0x2000503a
 800cff8:	2000502c 	.word	0x2000502c
 800cffc:	20005048 	.word	0x20005048
 800d000:	20005042 	.word	0x20005042
 800d004:	2000502e 	.word	0x2000502e
 800d008:	20005052 	.word	0x20005052
 800d00c:	200165a8 	.word	0x200165a8
 800d010:	20005040 	.word	0x20005040
 800d014:	2000503e 	.word	0x2000503e
 800d018:	2000505c 	.word	0x2000505c
 800d01c:	20005044 	.word	0x20005044
 800d020:	2000504a 	.word	0x2000504a
 800d024:	20005046 	.word	0x20005046
 800d028:	2000503c 	.word	0x2000503c
 800d02c:	20005030 	.word	0x20005030
 800d030:	20015b14 	.word	0x20015b14
 800d034:	20000f88 	.word	0x20000f88
 800d038:	409f4000 	.word	0x409f4000
 800d03c:	66666667 	.word	0x66666667
 800d040:	2000504c 	.word	0x2000504c
 800d044:	20005058 	.word	0x20005058
 800d048:	20005014 	.word	0x20005014
 800d04c:	2000514c 	.word	0x2000514c
 800d050:	20005018 	.word	0x20005018
 800d054:	51eb851f 	.word	0x51eb851f
 800d058:	2000501c 	.word	0x2000501c
 800d05c:	2000002c 	.word	0x2000002c
 800d060:	20000fb0 	.word	0x20000fb0
			Tim_Count();
 800d064:	f7fc fd38 	bl	8009ad8 <Tim_Count>
	      	EN3_L.count = TIM3 -> CNT;
 800d068:	4b6f      	ldr	r3, [pc, #444]	; (800d228 <HAL_TIM_PeriodElapsedCallback+0xa30>)
 800d06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d06c:	461a      	mov	r2, r3
 800d06e:	4b6f      	ldr	r3, [pc, #444]	; (800d22c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 800d070:	601a      	str	r2, [r3, #0]
		    EN4_R.count = TIM4 -> CNT;
 800d072:	4b6f      	ldr	r3, [pc, #444]	; (800d230 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 800d074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d076:	461a      	mov	r2, r3
 800d078:	4b6e      	ldr	r3, [pc, #440]	; (800d234 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 800d07a:	601a      	str	r2, [r3, #0]
		    EN3_L.count = -(EN3_L.count - (30000-1));
 800d07c:	4b6b      	ldr	r3, [pc, #428]	; (800d22c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800d084:	332f      	adds	r3, #47	; 0x2f
 800d086:	4a69      	ldr	r2, [pc, #420]	; (800d22c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 800d088:	6013      	str	r3, [r2, #0]
		    EN4_R.count = -(EN4_R.count - (30000-1));
 800d08a:	4b6a      	ldr	r3, [pc, #424]	; (800d234 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800d092:	332f      	adds	r3, #47	; 0x2f
 800d094:	4a67      	ldr	r2, [pc, #412]	; (800d234 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 800d096:	6013      	str	r3, [r2, #0]
		    mode.enc = Encoder_Count(mode.enc);
 800d098:	4b67      	ldr	r3, [pc, #412]	; (800d238 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800d09a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800d09e:	b21b      	sxth	r3, r3
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f7fd fc7d 	bl	800a9a0 <Encoder_Count>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	b25a      	sxtb	r2, r3
 800d0aa:	4b63      	ldr	r3, [pc, #396]	; (800d238 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800d0ac:	70da      	strb	r2, [r3, #3]
		    All_Pulse_anytime += EN4_R.count + EN3_L.count;
 800d0ae:	4b61      	ldr	r3, [pc, #388]	; (800d234 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 800d0b0:	681a      	ldr	r2, [r3, #0]
 800d0b2:	4b5e      	ldr	r3, [pc, #376]	; (800d22c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	441a      	add	r2, r3
 800d0b8:	4b60      	ldr	r3, [pc, #384]	; (800d23c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4413      	add	r3, r2
 800d0be:	4a5f      	ldr	r2, [pc, #380]	; (800d23c <HAL_TIM_PeriodElapsedCallback+0xa44>)
 800d0c0:	6013      	str	r3, [r2, #0]
		    Encoder_Reset();
 800d0c2:	f7fd fc59 	bl	800a978 <Encoder_Reset>
		    L_velocity = Velocity_Get( (float)EN3_L.count , T1 );
 800d0c6:	4b59      	ldr	r3, [pc, #356]	; (800d22c <HAL_TIM_PeriodElapsedCallback+0xa34>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	ee07 3a90 	vmov	s15, r3
 800d0ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0d2:	eddf 0a5b 	vldr	s1, [pc, #364]	; 800d240 <HAL_TIM_PeriodElapsedCallback+0xa48>
 800d0d6:	eeb0 0a67 	vmov.f32	s0, s15
 800d0da:	f7fd fc25 	bl	800a928 <Velocity_Get>
 800d0de:	eef0 7a40 	vmov.f32	s15, s0
 800d0e2:	4b58      	ldr	r3, [pc, #352]	; (800d244 <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 800d0e4:	edc3 7a00 	vstr	s15, [r3]
			R_velocity = Velocity_Get( (float)EN4_R.count , T1 );
 800d0e8:	4b52      	ldr	r3, [pc, #328]	; (800d234 <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	ee07 3a90 	vmov	s15, r3
 800d0f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0f4:	eddf 0a52 	vldr	s1, [pc, #328]	; 800d240 <HAL_TIM_PeriodElapsedCallback+0xa48>
 800d0f8:	eeb0 0a67 	vmov.f32	s0, s15
 800d0fc:	f7fd fc14 	bl	800a928 <Velocity_Get>
 800d100:	eef0 7a40 	vmov.f32	s15, s0
 800d104:	4b50      	ldr	r3, [pc, #320]	; (800d248 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 800d106:	edc3 7a00 	vstr	s15, [r3]
			imu_data = IMU_Get_Data();
 800d10a:	f7fc fff9 	bl	800a100 <IMU_Get_Data>
 800d10e:	eeb0 7a40 	vmov.f32	s14, s0
 800d112:	eef0 7a60 	vmov.f32	s15, s1
 800d116:	4b4d      	ldr	r3, [pc, #308]	; (800d24c <HAL_TIM_PeriodElapsedCallback+0xa54>)
 800d118:	ed83 7b00 	vstr	d7, [r3]
			if(timer <= 48000){
 800d11c:	4b4c      	ldr	r3, [pc, #304]	; (800d250 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 800d11e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d122:	a33d      	add	r3, pc, #244	; (adr r3, 800d218 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 800d124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d128:	f7fb fc1a 	bl	8008960 <__aeabi_dcmple>
 800d12c:	4603      	mov	r3, r0
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d059      	beq.n	800d1e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>
				if((int)timer % 60 == 0){
 800d132:	4b47      	ldr	r3, [pc, #284]	; (800d250 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 800d134:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d138:	4618      	mov	r0, r3
 800d13a:	4621      	mov	r1, r4
 800d13c:	f7fb fc44 	bl	80089c8 <__aeabi_d2iz>
 800d140:	4601      	mov	r1, r0
 800d142:	4b44      	ldr	r3, [pc, #272]	; (800d254 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 800d144:	fb83 2301 	smull	r2, r3, r3, r1
 800d148:	440b      	add	r3, r1
 800d14a:	115a      	asrs	r2, r3, #5
 800d14c:	17cb      	asrs	r3, r1, #31
 800d14e:	1ad2      	subs	r2, r2, r3
 800d150:	4613      	mov	r3, r2
 800d152:	011b      	lsls	r3, r3, #4
 800d154:	1a9b      	subs	r3, r3, r2
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	1aca      	subs	r2, r1, r3
 800d15a:	2a00      	cmp	r2, #0
 800d15c:	d112      	bne.n	800d184 <HAL_TIM_PeriodElapsedCallback+0x98c>
			     identify[k] =  imu_data;//
 800d15e:	4b3b      	ldr	r3, [pc, #236]	; (800d24c <HAL_TIM_PeriodElapsedCallback+0xa54>)
 800d160:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d164:	4a3c      	ldr	r2, [pc, #240]	; (800d258 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 800d166:	6815      	ldr	r5, [r2, #0]
 800d168:	4618      	mov	r0, r3
 800d16a:	4621      	mov	r1, r4
 800d16c:	f7fb fc54 	bl	8008a18 <__aeabi_d2f>
 800d170:	4601      	mov	r1, r0
 800d172:	4a3a      	ldr	r2, [pc, #232]	; (800d25c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 800d174:	00ab      	lsls	r3, r5, #2
 800d176:	4413      	add	r3, r2
 800d178:	6019      	str	r1, [r3, #0]
			     k++;
 800d17a:	4b37      	ldr	r3, [pc, #220]	; (800d258 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	3301      	adds	r3, #1
 800d180:	4a35      	ldr	r2, [pc, #212]	; (800d258 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 800d182:	6013      	str	r3, [r2, #0]
			i++;
 800d184:	4b36      	ldr	r3, [pc, #216]	; (800d260 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	3301      	adds	r3, #1
 800d18a:	4a35      	ldr	r2, [pc, #212]	; (800d260 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 800d18c:	6013      	str	r3, [r2, #0]
			if(i % 60 == 0){
 800d18e:	4b34      	ldr	r3, [pc, #208]	; (800d260 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 800d190:	681a      	ldr	r2, [r3, #0]
 800d192:	4b30      	ldr	r3, [pc, #192]	; (800d254 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 800d194:	fb83 1302 	smull	r1, r3, r3, r2
 800d198:	4413      	add	r3, r2
 800d19a:	1159      	asrs	r1, r3, #5
 800d19c:	17d3      	asrs	r3, r2, #31
 800d19e:	1ac9      	subs	r1, r1, r3
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	011b      	lsls	r3, r3, #4
 800d1a4:	1a5b      	subs	r3, r3, r1
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	1ad1      	subs	r1, r2, r3
 800d1aa:	2900      	cmp	r1, #0
 800d1ac:	d11b      	bne.n	800d1e6 <HAL_TIM_PeriodElapsedCallback+0x9ee>
				msig_input = 0.06 * msignal[j];
 800d1ae:	4b2d      	ldr	r3, [pc, #180]	; (800d264 <HAL_TIM_PeriodElapsedCallback+0xa6c>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	4a2d      	ldr	r2, [pc, #180]	; (800d268 <HAL_TIM_PeriodElapsedCallback+0xa70>)
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	4413      	add	r3, r2
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	f7fb f8fc 	bl	80083b8 <__aeabi_f2d>
 800d1c0:	a317      	add	r3, pc, #92	; (adr r3, 800d220 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 800d1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c6:	f7fb f94f 	bl	8008468 <__aeabi_dmul>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	460c      	mov	r4, r1
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	4621      	mov	r1, r4
 800d1d2:	f7fb fc21 	bl	8008a18 <__aeabi_d2f>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	4b24      	ldr	r3, [pc, #144]	; (800d26c <HAL_TIM_PeriodElapsedCallback+0xa74>)
 800d1da:	601a      	str	r2, [r3, #0]
				j++;
 800d1dc:	4b21      	ldr	r3, [pc, #132]	; (800d264 <HAL_TIM_PeriodElapsedCallback+0xa6c>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	3301      	adds	r3, #1
 800d1e2:	4a20      	ldr	r2, [pc, #128]	; (800d264 <HAL_TIM_PeriodElapsedCallback+0xa6c>)
 800d1e4:	6013      	str	r3, [r2, #0]
			Motor_Switch(L_motor,R_motor);
 800d1e6:	4b22      	ldr	r3, [pc, #136]	; (800d270 <HAL_TIM_PeriodElapsedCallback+0xa78>)
 800d1e8:	f9b3 2000 	ldrsh.w	r2, [r3]
 800d1ec:	4b21      	ldr	r3, [pc, #132]	; (800d274 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 800d1ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d1f2:	4619      	mov	r1, r3
 800d1f4:	4610      	mov	r0, r2
 800d1f6:	f7fd fa19 	bl	800a62c <Motor_Switch>
			break;
 800d1fa:	e000      	b.n	800d1fe <HAL_TIM_PeriodElapsedCallback+0xa06>
	  }

  }
 800d1fc:	bf00      	nop

  if(htim == &htim8){
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	4a1d      	ldr	r2, [pc, #116]	; (800d278 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 800d202:	4293      	cmp	r3, r2
 800d204:	d101      	bne.n	800d20a <HAL_TIM_PeriodElapsedCallback+0xa12>


	  ADC_Get_Data();
 800d206:	f7fd fa5b 	bl	800a6c0 <ADC_Get_Data>


  }
}
 800d20a:	bf00      	nop
 800d20c:	3708      	adds	r7, #8
 800d20e:	46bd      	mov	sp, r7
 800d210:	ecbd 8b02 	vpop	{d8}
 800d214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d218:	00000000 	.word	0x00000000
 800d21c:	40e77000 	.word	0x40e77000
 800d220:	eb851eb8 	.word	0xeb851eb8
 800d224:	3faeb851 	.word	0x3faeb851
 800d228:	40000400 	.word	0x40000400
 800d22c:	20000cc4 	.word	0x20000cc4
 800d230:	40000800 	.word	0x40000800
 800d234:	20000cd0 	.word	0x20000cd0
 800d238:	20000ce8 	.word	0x20000ce8
 800d23c:	20000f94 	.word	0x20000f94
 800d240:	3a83126f 	.word	0x3a83126f
 800d244:	2000504c 	.word	0x2000504c
 800d248:	20005058 	.word	0x20005058
 800d24c:	20000f78 	.word	0x20000f78
 800d250:	20000f88 	.word	0x20000f88
 800d254:	88888889 	.word	0x88888889
 800d258:	20005014 	.word	0x20005014
 800d25c:	2000514c 	.word	0x2000514c
 800d260:	20005018 	.word	0x20005018
 800d264:	2000501c 	.word	0x2000501c
 800d268:	2000002c 	.word	0x2000002c
 800d26c:	20000fb0 	.word	0x20000fb0
 800d270:	200165a8 	.word	0x200165a8
 800d274:	20015b14 	.word	0x20015b14
 800d278:	20005078 	.word	0x20005078
 800d27c:	00000000 	.word	0x00000000

0800d280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d280:	b590      	push	{r4, r7, lr}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d286:	f001 fb51 	bl	800e92c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d28a:	f000 f935 	bl	800d4f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d28e:	f000 fd7f 	bl	800dd90 <MX_GPIO_Init>
  MX_DMA_Init();
 800d292:	f000 fd55 	bl	800dd40 <MX_DMA_Init>
  MX_ADC1_Init();
 800d296:	f000 f999 	bl	800d5cc <MX_ADC1_Init>
  MX_ADC2_Init();
 800d29a:	f000 fa05 	bl	800d6a8 <MX_ADC2_Init>
  MX_TIM3_Init();
 800d29e:	f000 fb5f 	bl	800d960 <MX_TIM3_Init>
  MX_TIM2_Init();
 800d2a2:	f000 fae7 	bl	800d874 <MX_TIM2_Init>
  MX_SPI3_Init();
 800d2a6:	f000 fa5f 	bl	800d768 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800d2aa:	f000 fd1f 	bl	800dcec <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800d2ae:	f000 fbff 	bl	800dab0 <MX_TIM5_Init>
  MX_TIM4_Init();
 800d2b2:	f000 fba9 	bl	800da08 <MX_TIM4_Init>
  MX_TIM8_Init();
 800d2b6:	f000 fc71 	bl	800db9c <MX_TIM8_Init>
  MX_TIM1_Init();
 800d2ba:	f000 fa8b 	bl	800d7d4 <MX_TIM1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  Encoder_Start();
 800d2be:	f7fc fecd 	bl	800a05c <Encoder_Start>
  Encoder_Reset();
 800d2c2:	f7fd fb59 	bl	800a978 <Encoder_Reset>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET); //LED
 800d2c6:	2201      	movs	r2, #1
 800d2c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d2cc:	487a      	ldr	r0, [pc, #488]	; (800d4b8 <main+0x238>)
 800d2ce:	f003 fb75 	bl	80109bc <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800d2d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d2d6:	f001 fb9b 	bl	800ea10 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); //LED
 800d2da:	2200      	movs	r2, #0
 800d2dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d2e0:	4875      	ldr	r0, [pc, #468]	; (800d4b8 <main+0x238>)
 800d2e2:	f003 fb6b 	bl	80109bc <HAL_GPIO_WritePin>

  while (1)
  {
	  Execution_Select();
 800d2e6:	f7fe fadf 	bl	800b8a8 <Execution_Select>
//static float test_velo_4 = 90,test_velo_5=0, test_velo_6 = 0, test_velo_7 = 0;

//      printf("EN3_L.integrate : %d \r\n", EN3_L.integrate);
//      printf("EN4_R.integrate : %d \r\n", EN4_R.integrate);
//      printf("EN_Body.integrate : %d \r\n", EN_Body.integrate);
switch(mode.execution){
 800d2ea:	4b74      	ldr	r3, [pc, #464]	; (800d4bc <main+0x23c>)
 800d2ec:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800d2f0:	2b07      	cmp	r3, #7
 800d2f2:	f200 80db 	bhi.w	800d4ac <main+0x22c>
 800d2f6:	a201      	add	r2, pc, #4	; (adr r2, 800d2fc <main+0x7c>)
 800d2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2fc:	0800d31d 	.word	0x0800d31d
 800d300:	0800d32f 	.word	0x0800d32f
 800d304:	0800d341 	.word	0x0800d341
 800d308:	0800d347 	.word	0x0800d347
 800d30c:	0800d35f 	.word	0x0800d35f
 800d310:	0800d413 	.word	0x0800d413
 800d314:	0800d491 	.word	0x0800d491
 800d318:	0800d4a7 	.word	0x0800d4a7
          case 0:
//        	  HAL_Delay(1000);
//        	  left_search();
        	  HAL_Delay(1500);
 800d31c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800d320:	f001 fb76 	bl	800ea10 <HAL_Delay>
        	  turn_right();
 800d324:	f7fd fd76 	bl	800ae14 <turn_right>
        	 Motor_PWM_Stop();
 800d328:	f7fc fec2 	bl	800a0b0 <Motor_PWM_Stop>
        	  break;
 800d32c:	e0bf      	b.n	800d4ae <main+0x22e>

	  /*------------------------------------------*/


          case 1:
          	  Flash_load();
 800d32e:	f7fc fde9 	bl	8009f04 <Flash_load>
            	  HAL_Delay(2000);
 800d332:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800d336:	f001 fb6b 	bl	800ea10 <HAL_Delay>

            	  mapprint();
 800d33a:	f7fc fd27 	bl	8009d8c <mapprint>
            	  while(1)
              break;
 800d33e:	bf00      	nop
//        		  printf(" : %lf \r\n",timer);
//        	  if(self_timer == 10000)
//        		  printf(" : %lf \r\n",self_timer/1000);

        	  //start_calib();
     	      Tire_Maintenance();
 800d340:	f7fe fcbe 	bl	800bcc0 <Tire_Maintenance>

	          break;
 800d344:	e0b3      	b.n	800d4ae <main+0x22e>
	  /*------------------------------------------*/


          case 3:
        	  printf("hello\r\n");
 800d346:	485e      	ldr	r0, [pc, #376]	; (800d4c0 <main+0x240>)
 800d348:	f007 fa60 	bl	801480c <puts>
//        	  }

//        	  HAL_Delay(1500);
//        	  Shortest_Run();

        	  HAL_Delay(1500);
 800d34c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800d350:	f001 fb5e 	bl	800ea10 <HAL_Delay>
        	  rotate180();
 800d354:	f7fe f92c 	bl	800b5b0 <rotate180>
        	 Motor_PWM_Stop();
 800d358:	f7fc feaa 	bl	800a0b0 <Motor_PWM_Stop>
        			  //printf("%d\r\n",zg);
//        		  printf("%f\r\n",Body_angle);
//        		  HAL_Delay(1);


              break;
 800d35c:	e0a7      	b.n	800d4ae <main+0x22e>

	  /*------------------------------------------*/

          case 4:
        	  //HAL_Delay(1500);
        	  mode.interrupt = 1;
 800d35e:	4b57      	ldr	r3, [pc, #348]	; (800d4bc <main+0x23c>)
 800d360:	2201      	movs	r2, #1
 800d362:	721a      	strb	r2, [r3, #8]
        	  timer = 0;
 800d364:	4a57      	ldr	r2, [pc, #348]	; (800d4c4 <main+0x244>)
 800d366:	f04f 0300 	mov.w	r3, #0
 800d36a:	f04f 0400 	mov.w	r4, #0
 800d36e:	e9c2 3400 	strd	r3, r4, [r2]
        	  self_timer = 0;
 800d372:	4a55      	ldr	r2, [pc, #340]	; (800d4c8 <main+0x248>)
 800d374:	f04f 0300 	mov.w	r3, #0
 800d378:	f04f 0400 	mov.w	r4, #0
 800d37c:	e9c2 3400 	strd	r3, r4, [r2]
        	  while(1){
        	  //duty0.05
#if 0
        		  Volt_Set(0.444, &R_motor, -0.444, &L_motor);
#else
        		  R_motor = msig_input * 4200;
 800d380:	4b52      	ldr	r3, [pc, #328]	; (800d4cc <main+0x24c>)
 800d382:	edd3 7a00 	vldr	s15, [r3]
 800d386:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800d4d0 <main+0x250>
 800d38a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d38e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d392:	ee17 3a90 	vmov	r3, s15
 800d396:	b21a      	sxth	r2, r3
 800d398:	4b4e      	ldr	r3, [pc, #312]	; (800d4d4 <main+0x254>)
 800d39a:	801a      	strh	r2, [r3, #0]
        		  L_motor = -msig_input * 4200;
 800d39c:	4b4b      	ldr	r3, [pc, #300]	; (800d4cc <main+0x24c>)
 800d39e:	edd3 7a00 	vldr	s15, [r3]
 800d3a2:	eef1 7a67 	vneg.f32	s15, s15
 800d3a6:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800d4d0 <main+0x250>
 800d3aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d3ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3b2:	ee17 3a90 	vmov	r3, s15
 800d3b6:	b21a      	sxth	r2, r3
 800d3b8:	4b47      	ldr	r3, [pc, #284]	; (800d4d8 <main+0x258>)
 800d3ba:	801a      	strh	r2, [r3, #0]
        			 // printf("%f\r\n",identify[k]);

        			  //
        		  }
#else
           		  if(timer >= 48000){
 800d3bc:	4b41      	ldr	r3, [pc, #260]	; (800d4c4 <main+0x244>)
 800d3be:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d3c2:	a33b      	add	r3, pc, #236	; (adr r3, 800d4b0 <main+0x230>)
 800d3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c8:	f7fb fad4 	bl	8008974 <__aeabi_dcmpge>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d01e      	beq.n	800d410 <main+0x190>
            		  Motor_PWM_Stop();
 800d3d2:	f7fc fe6d 	bl	800a0b0 <Motor_PWM_Stop>
            		  HAL_Delay(20000);
 800d3d6:	f644 6020 	movw	r0, #20000	; 0x4e20
 800d3da:	f001 fb19 	bl	800ea10 <HAL_Delay>
            		  for(int k=0;k < 800; k++)
 800d3de:	2300      	movs	r3, #0
 800d3e0:	607b      	str	r3, [r7, #4]
 800d3e2:	e011      	b.n	800d408 <main+0x188>
            			  printf("%f\r\n",identify[k]);
 800d3e4:	4a3d      	ldr	r2, [pc, #244]	; (800d4dc <main+0x25c>)
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4413      	add	r3, r2
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f7fa ffe2 	bl	80083b8 <__aeabi_f2d>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	460c      	mov	r4, r1
 800d3f8:	461a      	mov	r2, r3
 800d3fa:	4623      	mov	r3, r4
 800d3fc:	4838      	ldr	r0, [pc, #224]	; (800d4e0 <main+0x260>)
 800d3fe:	f007 f991 	bl	8014724 <iprintf>
            		  for(int k=0;k < 800; k++)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	3301      	adds	r3, #1
 800d406:	607b      	str	r3, [r7, #4]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800d40e:	dbe9      	blt.n	800d3e4 <main+0x164>
        		  R_motor = msig_input * 4200;
 800d410:	e7b6      	b.n	800d380 <main+0x100>




          case 5:
        	  mode.control = 4;
 800d412:	4b2a      	ldr	r3, [pc, #168]	; (800d4bc <main+0x23c>)
 800d414:	2204      	movs	r2, #4
 800d416:	715a      	strb	r2, [r3, #5]
        	  Target_velocity = 90;
 800d418:	4b32      	ldr	r3, [pc, #200]	; (800d4e4 <main+0x264>)
 800d41a:	4a33      	ldr	r2, [pc, #204]	; (800d4e8 <main+0x268>)
 800d41c:	601a      	str	r2, [r3, #0]
        	  timer = 0;
 800d41e:	4a29      	ldr	r2, [pc, #164]	; (800d4c4 <main+0x244>)
 800d420:	f04f 0300 	mov.w	r3, #0
 800d424:	f04f 0400 	mov.w	r4, #0
 800d428:	e9c2 3400 	strd	r3, r4, [r2]
        	  self_timer = 0;
 800d42c:	4a26      	ldr	r2, [pc, #152]	; (800d4c8 <main+0x248>)
 800d42e:	f04f 0300 	mov.w	r3, #0
 800d432:	f04f 0400 	mov.w	r4, #0
 800d436:	e9c2 3400 	strd	r3, r4, [r2]
        	  while(1){
    		  if(timer >= 2000){
 800d43a:	4b22      	ldr	r3, [pc, #136]	; (800d4c4 <main+0x244>)
 800d43c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d440:	f04f 0200 	mov.w	r2, #0
 800d444:	4b29      	ldr	r3, [pc, #164]	; (800d4ec <main+0x26c>)
 800d446:	f7fb fa95 	bl	8008974 <__aeabi_dcmpge>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d0f4      	beq.n	800d43a <main+0x1ba>
    		  Motor_PWM_Stop();
 800d450:	f7fc fe2e 	bl	800a0b0 <Motor_PWM_Stop>
    		  HAL_Delay(17000);
 800d454:	f244 2068 	movw	r0, #17000	; 0x4268
 800d458:	f001 fada 	bl	800ea10 <HAL_Delay>
    		  for(int k=0;k < 400; k++)
 800d45c:	2300      	movs	r3, #0
 800d45e:	603b      	str	r3, [r7, #0]
 800d460:	e011      	b.n	800d486 <main+0x206>
    			  printf("%f\r\n",identify[k]);
 800d462:	4a1e      	ldr	r2, [pc, #120]	; (800d4dc <main+0x25c>)
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	009b      	lsls	r3, r3, #2
 800d468:	4413      	add	r3, r2
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4618      	mov	r0, r3
 800d46e:	f7fa ffa3 	bl	80083b8 <__aeabi_f2d>
 800d472:	4603      	mov	r3, r0
 800d474:	460c      	mov	r4, r1
 800d476:	461a      	mov	r2, r3
 800d478:	4623      	mov	r3, r4
 800d47a:	4819      	ldr	r0, [pc, #100]	; (800d4e0 <main+0x260>)
 800d47c:	f007 f952 	bl	8014724 <iprintf>
    		  for(int k=0;k < 400; k++)
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	3301      	adds	r3, #1
 800d484:	603b      	str	r3, [r7, #0]
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800d48c:	dbe9      	blt.n	800d462 <main+0x1e2>
    		  if(timer >= 2000){
 800d48e:	e7d4      	b.n	800d43a <main+0x1ba>
        	                    //3 imu
        	                    //4 enc
        	                    //5 nothing
        	                    //6 curve

        	  Target_velocity = 135;//test_velo_6;
 800d490:	4b14      	ldr	r3, [pc, #80]	; (800d4e4 <main+0x264>)
 800d492:	4a17      	ldr	r2, [pc, #92]	; (800d4f0 <main+0x270>)
 800d494:	601a      	str	r2, [r3, #0]
        	  mode.control = 3;
 800d496:	4b09      	ldr	r3, [pc, #36]	; (800d4bc <main+0x23c>)
 800d498:	2203      	movs	r2, #3
 800d49a:	715a      	strb	r2, [r3, #5]
        	  Target_Rad_velo= 0;
 800d49c:	4b15      	ldr	r3, [pc, #84]	; (800d4f4 <main+0x274>)
 800d49e:	f04f 0200 	mov.w	r2, #0
 800d4a2:	601a      	str	r2, [r3, #0]

#endif


//		Velocity_Control(Target_velocity, Body_velocity, T1,velocity.KP ,velocity.KI*, velocity.KD);
		    break;
 800d4a4:	e003      	b.n	800d4ae <main+0x22e>
          case 7:
        	  //mode.control = 5;
        	 // mode.control = 3; //1 Left_wall

#if 1
        	  Adachi_search();
 800d4a6:	f7ff f939 	bl	800c71c <Adachi_search>
//        		  }
        		  mode.control = 2;
        		  Target_velocity = test_velo_7;
#endif

	  	      break;
 800d4aa:	e000      	b.n	800d4ae <main+0x22e>
          default:
        	  break;
 800d4ac:	bf00      	nop
	  Execution_Select();
 800d4ae:	e71a      	b.n	800d2e6 <main+0x66>
 800d4b0:	00000000 	.word	0x00000000
 800d4b4:	40e77000 	.word	0x40e77000
 800d4b8:	40020800 	.word	0x40020800
 800d4bc:	20000ce8 	.word	0x20000ce8
 800d4c0:	080166c0 	.word	0x080166c0
 800d4c4:	20000f88 	.word	0x20000f88
 800d4c8:	20000f80 	.word	0x20000f80
 800d4cc:	20000fb0 	.word	0x20000fb0
 800d4d0:	45834000 	.word	0x45834000
 800d4d4:	20015b14 	.word	0x20015b14
 800d4d8:	200165a8 	.word	0x200165a8
 800d4dc:	2000514c 	.word	0x2000514c
 800d4e0:	080166d8 	.word	0x080166d8
 800d4e4:	20000f60 	.word	0x20000f60
 800d4e8:	42b40000 	.word	0x42b40000
 800d4ec:	409f4000 	.word	0x409f4000
 800d4f0:	43070000 	.word	0x43070000
 800d4f4:	20000f64 	.word	0x20000f64

0800d4f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b094      	sub	sp, #80	; 0x50
 800d4fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d4fe:	f107 0320 	add.w	r3, r7, #32
 800d502:	2230      	movs	r2, #48	; 0x30
 800d504:	2100      	movs	r1, #0
 800d506:	4618      	mov	r0, r3
 800d508:	f006 fca7 	bl	8013e5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d50c:	f107 030c 	add.w	r3, r7, #12
 800d510:	2200      	movs	r2, #0
 800d512:	601a      	str	r2, [r3, #0]
 800d514:	605a      	str	r2, [r3, #4]
 800d516:	609a      	str	r2, [r3, #8]
 800d518:	60da      	str	r2, [r3, #12]
 800d51a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d51c:	2300      	movs	r3, #0
 800d51e:	60bb      	str	r3, [r7, #8]
 800d520:	4b28      	ldr	r3, [pc, #160]	; (800d5c4 <SystemClock_Config+0xcc>)
 800d522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d524:	4a27      	ldr	r2, [pc, #156]	; (800d5c4 <SystemClock_Config+0xcc>)
 800d526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d52a:	6413      	str	r3, [r2, #64]	; 0x40
 800d52c:	4b25      	ldr	r3, [pc, #148]	; (800d5c4 <SystemClock_Config+0xcc>)
 800d52e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d534:	60bb      	str	r3, [r7, #8]
 800d536:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d538:	2300      	movs	r3, #0
 800d53a:	607b      	str	r3, [r7, #4]
 800d53c:	4b22      	ldr	r3, [pc, #136]	; (800d5c8 <SystemClock_Config+0xd0>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a21      	ldr	r2, [pc, #132]	; (800d5c8 <SystemClock_Config+0xd0>)
 800d542:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d546:	6013      	str	r3, [r2, #0]
 800d548:	4b1f      	ldr	r3, [pc, #124]	; (800d5c8 <SystemClock_Config+0xd0>)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d550:	607b      	str	r3, [r7, #4]
 800d552:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d554:	2301      	movs	r3, #1
 800d556:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d558:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d55c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d55e:	2302      	movs	r3, #2
 800d560:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d562:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d566:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d568:	2304      	movs	r3, #4
 800d56a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800d56c:	23a8      	movs	r3, #168	; 0xa8
 800d56e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d570:	2302      	movs	r3, #2
 800d572:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800d574:	2304      	movs	r3, #4
 800d576:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d578:	f107 0320 	add.w	r3, r7, #32
 800d57c:	4618      	mov	r0, r3
 800d57e:	f003 fa37 	bl	80109f0 <HAL_RCC_OscConfig>
 800d582:	4603      	mov	r3, r0
 800d584:	2b00      	cmp	r3, #0
 800d586:	d001      	beq.n	800d58c <SystemClock_Config+0x94>
  {
    Error_Handler();
 800d588:	f000 fcbe 	bl	800df08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d58c:	230f      	movs	r3, #15
 800d58e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d590:	2302      	movs	r3, #2
 800d592:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d594:	2300      	movs	r3, #0
 800d596:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d598:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d59c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d59e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d5a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d5a4:	f107 030c 	add.w	r3, r7, #12
 800d5a8:	2105      	movs	r1, #5
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f003 fc90 	bl	8010ed0 <HAL_RCC_ClockConfig>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d001      	beq.n	800d5ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800d5b6:	f000 fca7 	bl	800df08 <Error_Handler>
  }
}
 800d5ba:	bf00      	nop
 800d5bc:	3750      	adds	r7, #80	; 0x50
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	40023800 	.word	0x40023800
 800d5c8:	40007000 	.word	0x40007000

0800d5cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b084      	sub	sp, #16
 800d5d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d5d2:	463b      	mov	r3, r7
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	601a      	str	r2, [r3, #0]
 800d5d8:	605a      	str	r2, [r3, #4]
 800d5da:	609a      	str	r2, [r3, #8]
 800d5dc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800d5de:	4b2f      	ldr	r3, [pc, #188]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d5e0:	4a2f      	ldr	r2, [pc, #188]	; (800d6a0 <MX_ADC1_Init+0xd4>)
 800d5e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d5e4:	4b2d      	ldr	r3, [pc, #180]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d5e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d5ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d5ec:	4b2b      	ldr	r3, [pc, #172]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800d5f2:	4b2a      	ldr	r3, [pc, #168]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d5f8:	4b28      	ldr	r3, [pc, #160]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d5fa:	2201      	movs	r2, #1
 800d5fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d5fe:	4b27      	ldr	r3, [pc, #156]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d600:	2200      	movs	r2, #0
 800d602:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d606:	4b25      	ldr	r3, [pc, #148]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d608:	2200      	movs	r2, #0
 800d60a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d60c:	4b23      	ldr	r3, [pc, #140]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d60e:	4a25      	ldr	r2, [pc, #148]	; (800d6a4 <MX_ADC1_Init+0xd8>)
 800d610:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d612:	4b22      	ldr	r3, [pc, #136]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d614:	2200      	movs	r2, #0
 800d616:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800d618:	4b20      	ldr	r3, [pc, #128]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d61a:	2203      	movs	r2, #3
 800d61c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800d61e:	4b1f      	ldr	r3, [pc, #124]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d620:	2201      	movs	r2, #1
 800d622:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d626:	4b1d      	ldr	r3, [pc, #116]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d628:	2201      	movs	r2, #1
 800d62a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d62c:	481b      	ldr	r0, [pc, #108]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d62e:	f001 fa11 	bl	800ea54 <HAL_ADC_Init>
 800d632:	4603      	mov	r3, r0
 800d634:	2b00      	cmp	r3, #0
 800d636:	d001      	beq.n	800d63c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800d638:	f000 fc66 	bl	800df08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800d63c:	230a      	movs	r3, #10
 800d63e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d640:	2301      	movs	r3, #1
 800d642:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d644:	2303      	movs	r3, #3
 800d646:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d648:	463b      	mov	r3, r7
 800d64a:	4619      	mov	r1, r3
 800d64c:	4813      	ldr	r0, [pc, #76]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d64e:	f001 fcdf 	bl	800f010 <HAL_ADC_ConfigChannel>
 800d652:	4603      	mov	r3, r0
 800d654:	2b00      	cmp	r3, #0
 800d656:	d001      	beq.n	800d65c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800d658:	f000 fc56 	bl	800df08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800d65c:	230e      	movs	r3, #14
 800d65e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d660:	2302      	movs	r3, #2
 800d662:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d664:	463b      	mov	r3, r7
 800d666:	4619      	mov	r1, r3
 800d668:	480c      	ldr	r0, [pc, #48]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d66a:	f001 fcd1 	bl	800f010 <HAL_ADC_ConfigChannel>
 800d66e:	4603      	mov	r3, r0
 800d670:	2b00      	cmp	r3, #0
 800d672:	d001      	beq.n	800d678 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800d674:	f000 fc48 	bl	800df08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800d678:	2309      	movs	r3, #9
 800d67a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800d67c:	2303      	movs	r3, #3
 800d67e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d680:	463b      	mov	r3, r7
 800d682:	4619      	mov	r1, r3
 800d684:	4805      	ldr	r0, [pc, #20]	; (800d69c <MX_ADC1_Init+0xd0>)
 800d686:	f001 fcc3 	bl	800f010 <HAL_ADC_ConfigChannel>
 800d68a:	4603      	mov	r3, r0
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d001      	beq.n	800d694 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800d690:	f000 fc3a 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800d694:	bf00      	nop
 800d696:	3710      	adds	r7, #16
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}
 800d69c:	20015c00 	.word	0x20015c00
 800d6a0:	40012000 	.word	0x40012000
 800d6a4:	0f000001 	.word	0x0f000001

0800d6a8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d6ae:	463b      	mov	r3, r7
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	601a      	str	r2, [r3, #0]
 800d6b4:	605a      	str	r2, [r3, #4]
 800d6b6:	609a      	str	r2, [r3, #8]
 800d6b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800d6ba:	4b28      	ldr	r3, [pc, #160]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6bc:	4a28      	ldr	r2, [pc, #160]	; (800d760 <MX_ADC2_Init+0xb8>)
 800d6be:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d6c0:	4b26      	ldr	r3, [pc, #152]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d6c6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800d6c8:	4b24      	ldr	r3, [pc, #144]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800d6ce:	4b23      	ldr	r3, [pc, #140]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800d6d4:	4b21      	ldr	r3, [pc, #132]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800d6da:	4b20      	ldr	r3, [pc, #128]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6dc:	2200      	movs	r2, #0
 800d6de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d6e2:	4b1e      	ldr	r3, [pc, #120]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d6e8:	4b1c      	ldr	r3, [pc, #112]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6ea:	4a1e      	ldr	r2, [pc, #120]	; (800d764 <MX_ADC2_Init+0xbc>)
 800d6ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d6ee:	4b1b      	ldr	r3, [pc, #108]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800d6f4:	4b19      	ldr	r3, [pc, #100]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6f6:	2202      	movs	r2, #2
 800d6f8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800d6fa:	4b18      	ldr	r3, [pc, #96]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d6fc:	2201      	movs	r2, #1
 800d6fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d702:	4b16      	ldr	r3, [pc, #88]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d704:	2201      	movs	r2, #1
 800d706:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800d708:	4814      	ldr	r0, [pc, #80]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d70a:	f001 f9a3 	bl	800ea54 <HAL_ADC_Init>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d001      	beq.n	800d718 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800d714:	f000 fbf8 	bl	800df08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800d718:	230b      	movs	r3, #11
 800d71a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d71c:	2301      	movs	r3, #1
 800d71e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d720:	2303      	movs	r3, #3
 800d722:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d724:	463b      	mov	r3, r7
 800d726:	4619      	mov	r1, r3
 800d728:	480c      	ldr	r0, [pc, #48]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d72a:	f001 fc71 	bl	800f010 <HAL_ADC_ConfigChannel>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d001      	beq.n	800d738 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800d734:	f000 fbe8 	bl	800df08 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800d738:	230f      	movs	r3, #15
 800d73a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d73c:	2302      	movs	r3, #2
 800d73e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d740:	463b      	mov	r3, r7
 800d742:	4619      	mov	r1, r3
 800d744:	4805      	ldr	r0, [pc, #20]	; (800d75c <MX_ADC2_Init+0xb4>)
 800d746:	f001 fc63 	bl	800f010 <HAL_ADC_ConfigChannel>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d001      	beq.n	800d754 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800d750:	f000 fbda 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800d754:	bf00      	nop
 800d756:	3710      	adds	r7, #16
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd80      	pop	{r7, pc}
 800d75c:	200050fc 	.word	0x200050fc
 800d760:	40012100 	.word	0x40012100
 800d764:	0f000001 	.word	0x0f000001

0800d768 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800d76c:	4b17      	ldr	r3, [pc, #92]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d76e:	4a18      	ldr	r2, [pc, #96]	; (800d7d0 <MX_SPI3_Init+0x68>)
 800d770:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800d772:	4b16      	ldr	r3, [pc, #88]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d774:	f44f 7282 	mov.w	r2, #260	; 0x104
 800d778:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800d77a:	4b14      	ldr	r3, [pc, #80]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d77c:	2200      	movs	r2, #0
 800d77e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800d780:	4b12      	ldr	r3, [pc, #72]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d782:	2200      	movs	r2, #0
 800d784:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800d786:	4b11      	ldr	r3, [pc, #68]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d788:	2202      	movs	r2, #2
 800d78a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800d78c:	4b0f      	ldr	r3, [pc, #60]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d78e:	2201      	movs	r2, #1
 800d790:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800d792:	4b0e      	ldr	r3, [pc, #56]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d794:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d798:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800d79a:	4b0c      	ldr	r3, [pc, #48]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d79c:	2228      	movs	r2, #40	; 0x28
 800d79e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d7a0:	4b0a      	ldr	r3, [pc, #40]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800d7a6:	4b09      	ldr	r3, [pc, #36]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d7ac:	4b07      	ldr	r3, [pc, #28]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800d7b2:	4b06      	ldr	r3, [pc, #24]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d7b4:	220a      	movs	r2, #10
 800d7b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800d7b8:	4804      	ldr	r0, [pc, #16]	; (800d7cc <MX_SPI3_Init+0x64>)
 800d7ba:	f003 fd7b 	bl	80112b4 <HAL_SPI_Init>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d001      	beq.n	800d7c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800d7c4:	f000 fba0 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800d7c8:	bf00      	nop
 800d7ca:	bd80      	pop	{r7, pc}
 800d7cc:	20015ba4 	.word	0x20015ba4
 800d7d0:	40003c00 	.word	0x40003c00

0800d7d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b086      	sub	sp, #24
 800d7d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d7da:	f107 0308 	add.w	r3, r7, #8
 800d7de:	2200      	movs	r2, #0
 800d7e0:	601a      	str	r2, [r3, #0]
 800d7e2:	605a      	str	r2, [r3, #4]
 800d7e4:	609a      	str	r2, [r3, #8]
 800d7e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d7e8:	463b      	mov	r3, r7
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	601a      	str	r2, [r3, #0]
 800d7ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800d7f0:	4b1e      	ldr	r3, [pc, #120]	; (800d86c <MX_TIM1_Init+0x98>)
 800d7f2:	4a1f      	ldr	r2, [pc, #124]	; (800d870 <MX_TIM1_Init+0x9c>)
 800d7f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800d7f6:	4b1d      	ldr	r3, [pc, #116]	; (800d86c <MX_TIM1_Init+0x98>)
 800d7f8:	22a7      	movs	r2, #167	; 0xa7
 800d7fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d7fc:	4b1b      	ldr	r3, [pc, #108]	; (800d86c <MX_TIM1_Init+0x98>)
 800d7fe:	2200      	movs	r2, #0
 800d800:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800d802:	4b1a      	ldr	r3, [pc, #104]	; (800d86c <MX_TIM1_Init+0x98>)
 800d804:	f240 32e7 	movw	r2, #999	; 0x3e7
 800d808:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d80a:	4b18      	ldr	r3, [pc, #96]	; (800d86c <MX_TIM1_Init+0x98>)
 800d80c:	2200      	movs	r2, #0
 800d80e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800d810:	4b16      	ldr	r3, [pc, #88]	; (800d86c <MX_TIM1_Init+0x98>)
 800d812:	2200      	movs	r2, #0
 800d814:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d816:	4b15      	ldr	r3, [pc, #84]	; (800d86c <MX_TIM1_Init+0x98>)
 800d818:	2200      	movs	r2, #0
 800d81a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800d81c:	4813      	ldr	r0, [pc, #76]	; (800d86c <MX_TIM1_Init+0x98>)
 800d81e:	f004 fa9d 	bl	8011d5c <HAL_TIM_Base_Init>
 800d822:	4603      	mov	r3, r0
 800d824:	2b00      	cmp	r3, #0
 800d826:	d001      	beq.n	800d82c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800d828:	f000 fb6e 	bl	800df08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d82c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d830:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800d832:	f107 0308 	add.w	r3, r7, #8
 800d836:	4619      	mov	r1, r3
 800d838:	480c      	ldr	r0, [pc, #48]	; (800d86c <MX_TIM1_Init+0x98>)
 800d83a:	f005 f821 	bl	8012880 <HAL_TIM_ConfigClockSource>
 800d83e:	4603      	mov	r3, r0
 800d840:	2b00      	cmp	r3, #0
 800d842:	d001      	beq.n	800d848 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800d844:	f000 fb60 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d848:	2300      	movs	r3, #0
 800d84a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d84c:	2300      	movs	r3, #0
 800d84e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800d850:	463b      	mov	r3, r7
 800d852:	4619      	mov	r1, r3
 800d854:	4805      	ldr	r0, [pc, #20]	; (800d86c <MX_TIM1_Init+0x98>)
 800d856:	f005 fccd 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800d85a:	4603      	mov	r3, r0
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d001      	beq.n	800d864 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800d860:	f000 fb52 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800d864:	bf00      	nop
 800d866:	3718      	adds	r7, #24
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}
 800d86c:	20016118 	.word	0x20016118
 800d870:	40010000 	.word	0x40010000

0800d874 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b08e      	sub	sp, #56	; 0x38
 800d878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d87a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d87e:	2200      	movs	r2, #0
 800d880:	601a      	str	r2, [r3, #0]
 800d882:	605a      	str	r2, [r3, #4]
 800d884:	609a      	str	r2, [r3, #8]
 800d886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d888:	f107 0320 	add.w	r3, r7, #32
 800d88c:	2200      	movs	r2, #0
 800d88e:	601a      	str	r2, [r3, #0]
 800d890:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d892:	1d3b      	adds	r3, r7, #4
 800d894:	2200      	movs	r2, #0
 800d896:	601a      	str	r2, [r3, #0]
 800d898:	605a      	str	r2, [r3, #4]
 800d89a:	609a      	str	r2, [r3, #8]
 800d89c:	60da      	str	r2, [r3, #12]
 800d89e:	611a      	str	r2, [r3, #16]
 800d8a0:	615a      	str	r2, [r3, #20]
 800d8a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800d8a4:	4b2d      	ldr	r3, [pc, #180]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d8aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800d8ac:	4b2b      	ldr	r3, [pc, #172]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d8b2:	4b2a      	ldr	r3, [pc, #168]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800d8b8:	4b28      	ldr	r3, [pc, #160]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8ba:	f241 0267 	movw	r2, #4199	; 0x1067
 800d8be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d8c0:	4b26      	ldr	r3, [pc, #152]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d8c6:	4b25      	ldr	r3, [pc, #148]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800d8cc:	4823      	ldr	r0, [pc, #140]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8ce:	f004 fa45 	bl	8011d5c <HAL_TIM_Base_Init>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d001      	beq.n	800d8dc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800d8d8:	f000 fb16 	bl	800df08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d8dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d8e0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800d8e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	481c      	ldr	r0, [pc, #112]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8ea:	f004 ffc9 	bl	8012880 <HAL_TIM_ConfigClockSource>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d001      	beq.n	800d8f8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800d8f4:	f000 fb08 	bl	800df08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800d8f8:	4818      	ldr	r0, [pc, #96]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d8fa:	f004 fbfd 	bl	80120f8 <HAL_TIM_PWM_Init>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d001      	beq.n	800d908 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800d904:	f000 fb00 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d908:	2300      	movs	r3, #0
 800d90a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d90c:	2300      	movs	r3, #0
 800d90e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800d910:	f107 0320 	add.w	r3, r7, #32
 800d914:	4619      	mov	r1, r3
 800d916:	4811      	ldr	r0, [pc, #68]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d918:	f005 fc6c 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800d91c:	4603      	mov	r3, r0
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d001      	beq.n	800d926 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800d922:	f000 faf1 	bl	800df08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800d926:	2360      	movs	r3, #96	; 0x60
 800d928:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800d92a:	2300      	movs	r3, #0
 800d92c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d92e:	2300      	movs	r3, #0
 800d930:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d932:	2300      	movs	r3, #0
 800d934:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800d936:	1d3b      	adds	r3, r7, #4
 800d938:	220c      	movs	r2, #12
 800d93a:	4619      	mov	r1, r3
 800d93c:	4807      	ldr	r0, [pc, #28]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d93e:	f004 fed9 	bl	80126f4 <HAL_TIM_PWM_ConfigChannel>
 800d942:	4603      	mov	r3, r0
 800d944:	2b00      	cmp	r3, #0
 800d946:	d001      	beq.n	800d94c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800d948:	f000 fade 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800d94c:	4803      	ldr	r0, [pc, #12]	; (800d95c <MX_TIM2_Init+0xe8>)
 800d94e:	f000 fd7b 	bl	800e448 <HAL_TIM_MspPostInit>

}
 800d952:	bf00      	nop
 800d954:	3738      	adds	r7, #56	; 0x38
 800d956:	46bd      	mov	sp, r7
 800d958:	bd80      	pop	{r7, pc}
 800d95a:	bf00      	nop
 800d95c:	20016568 	.word	0x20016568

0800d960 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b08c      	sub	sp, #48	; 0x30
 800d964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800d966:	f107 030c 	add.w	r3, r7, #12
 800d96a:	2224      	movs	r2, #36	; 0x24
 800d96c:	2100      	movs	r1, #0
 800d96e:	4618      	mov	r0, r3
 800d970:	f006 fa73 	bl	8013e5a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d974:	1d3b      	adds	r3, r7, #4
 800d976:	2200      	movs	r2, #0
 800d978:	601a      	str	r2, [r3, #0]
 800d97a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800d97c:	4b20      	ldr	r3, [pc, #128]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d97e:	4a21      	ldr	r2, [pc, #132]	; (800da04 <MX_TIM3_Init+0xa4>)
 800d980:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800d982:	4b1f      	ldr	r3, [pc, #124]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d984:	2200      	movs	r2, #0
 800d986:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d988:	4b1d      	ldr	r3, [pc, #116]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d98a:	2200      	movs	r2, #0
 800d98c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800d98e:	4b1c      	ldr	r3, [pc, #112]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d990:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800d994:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d996:	4b1a      	ldr	r3, [pc, #104]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d998:	2200      	movs	r2, #0
 800d99a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d99c:	4b18      	ldr	r3, [pc, #96]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800d9c6:	f107 030c 	add.w	r3, r7, #12
 800d9ca:	4619      	mov	r1, r3
 800d9cc:	480c      	ldr	r0, [pc, #48]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d9ce:	f004 fc5f 	bl	8012290 <HAL_TIM_Encoder_Init>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d001      	beq.n	800d9dc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800d9d8:	f000 fa96 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800d9e4:	1d3b      	adds	r3, r7, #4
 800d9e6:	4619      	mov	r1, r3
 800d9e8:	4805      	ldr	r0, [pc, #20]	; (800da00 <MX_TIM3_Init+0xa0>)
 800d9ea:	f005 fc03 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800d9f4:	f000 fa88 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800d9f8:	bf00      	nop
 800d9fa:	3730      	adds	r7, #48	; 0x30
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}
 800da00:	20015b60 	.word	0x20015b60
 800da04:	40000400 	.word	0x40000400

0800da08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b08c      	sub	sp, #48	; 0x30
 800da0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800da0e:	f107 030c 	add.w	r3, r7, #12
 800da12:	2224      	movs	r2, #36	; 0x24
 800da14:	2100      	movs	r1, #0
 800da16:	4618      	mov	r0, r3
 800da18:	f006 fa1f 	bl	8013e5a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800da1c:	1d3b      	adds	r3, r7, #4
 800da1e:	2200      	movs	r2, #0
 800da20:	601a      	str	r2, [r3, #0]
 800da22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800da24:	4b20      	ldr	r3, [pc, #128]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da26:	4a21      	ldr	r2, [pc, #132]	; (800daac <MX_TIM4_Init+0xa4>)
 800da28:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800da2a:	4b1f      	ldr	r3, [pc, #124]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da2c:	2200      	movs	r2, #0
 800da2e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800da30:	4b1d      	ldr	r3, [pc, #116]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da32:	2200      	movs	r2, #0
 800da34:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800da36:	4b1c      	ldr	r3, [pc, #112]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da38:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800da3c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800da3e:	4b1a      	ldr	r3, [pc, #104]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da40:	2200      	movs	r2, #0
 800da42:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800da44:	4b18      	ldr	r3, [pc, #96]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da46:	2200      	movs	r2, #0
 800da48:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800da4a:	2301      	movs	r3, #1
 800da4c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800da4e:	2300      	movs	r3, #0
 800da50:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800da52:	2301      	movs	r3, #1
 800da54:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800da56:	2300      	movs	r3, #0
 800da58:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800da5a:	2300      	movs	r3, #0
 800da5c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800da5e:	2300      	movs	r3, #0
 800da60:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800da62:	2301      	movs	r3, #1
 800da64:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800da66:	2300      	movs	r3, #0
 800da68:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800da6a:	2300      	movs	r3, #0
 800da6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800da6e:	f107 030c 	add.w	r3, r7, #12
 800da72:	4619      	mov	r1, r3
 800da74:	480c      	ldr	r0, [pc, #48]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da76:	f004 fc0b 	bl	8012290 <HAL_TIM_Encoder_Init>
 800da7a:	4603      	mov	r3, r0
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d001      	beq.n	800da84 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800da80:	f000 fa42 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800da84:	2300      	movs	r3, #0
 800da86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800da88:	2300      	movs	r3, #0
 800da8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800da8c:	1d3b      	adds	r3, r7, #4
 800da8e:	4619      	mov	r1, r3
 800da90:	4805      	ldr	r0, [pc, #20]	; (800daa8 <MX_TIM4_Init+0xa0>)
 800da92:	f005 fbaf 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800da96:	4603      	mov	r3, r0
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d001      	beq.n	800daa0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800da9c:	f000 fa34 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800daa0:	bf00      	nop
 800daa2:	3730      	adds	r7, #48	; 0x30
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	200050bc 	.word	0x200050bc
 800daac:	40000800 	.word	0x40000800

0800dab0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b08e      	sub	sp, #56	; 0x38
 800dab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dab6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800daba:	2200      	movs	r2, #0
 800dabc:	601a      	str	r2, [r3, #0]
 800dabe:	605a      	str	r2, [r3, #4]
 800dac0:	609a      	str	r2, [r3, #8]
 800dac2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dac4:	f107 0320 	add.w	r3, r7, #32
 800dac8:	2200      	movs	r2, #0
 800daca:	601a      	str	r2, [r3, #0]
 800dacc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dace:	1d3b      	adds	r3, r7, #4
 800dad0:	2200      	movs	r2, #0
 800dad2:	601a      	str	r2, [r3, #0]
 800dad4:	605a      	str	r2, [r3, #4]
 800dad6:	609a      	str	r2, [r3, #8]
 800dad8:	60da      	str	r2, [r3, #12]
 800dada:	611a      	str	r2, [r3, #16]
 800dadc:	615a      	str	r2, [r3, #20]
 800dade:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800dae0:	4b2c      	ldr	r3, [pc, #176]	; (800db94 <MX_TIM5_Init+0xe4>)
 800dae2:	4a2d      	ldr	r2, [pc, #180]	; (800db98 <MX_TIM5_Init+0xe8>)
 800dae4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800dae6:	4b2b      	ldr	r3, [pc, #172]	; (800db94 <MX_TIM5_Init+0xe4>)
 800dae8:	2200      	movs	r2, #0
 800daea:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800daec:	4b29      	ldr	r3, [pc, #164]	; (800db94 <MX_TIM5_Init+0xe4>)
 800daee:	2200      	movs	r2, #0
 800daf0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800daf2:	4b28      	ldr	r3, [pc, #160]	; (800db94 <MX_TIM5_Init+0xe4>)
 800daf4:	f241 0267 	movw	r2, #4199	; 0x1067
 800daf8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dafa:	4b26      	ldr	r3, [pc, #152]	; (800db94 <MX_TIM5_Init+0xe4>)
 800dafc:	2200      	movs	r2, #0
 800dafe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800db00:	4b24      	ldr	r3, [pc, #144]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db02:	2200      	movs	r2, #0
 800db04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800db06:	4823      	ldr	r0, [pc, #140]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db08:	f004 f928 	bl	8011d5c <HAL_TIM_Base_Init>
 800db0c:	4603      	mov	r3, r0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d001      	beq.n	800db16 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800db12:	f000 f9f9 	bl	800df08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800db16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800db1a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800db1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800db20:	4619      	mov	r1, r3
 800db22:	481c      	ldr	r0, [pc, #112]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db24:	f004 feac 	bl	8012880 <HAL_TIM_ConfigClockSource>
 800db28:	4603      	mov	r3, r0
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d001      	beq.n	800db32 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800db2e:	f000 f9eb 	bl	800df08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800db32:	4818      	ldr	r0, [pc, #96]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db34:	f004 fae0 	bl	80120f8 <HAL_TIM_PWM_Init>
 800db38:	4603      	mov	r3, r0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d001      	beq.n	800db42 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800db3e:	f000 f9e3 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800db42:	2300      	movs	r3, #0
 800db44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800db46:	2300      	movs	r3, #0
 800db48:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800db4a:	f107 0320 	add.w	r3, r7, #32
 800db4e:	4619      	mov	r1, r3
 800db50:	4810      	ldr	r0, [pc, #64]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db52:	f005 fb4f 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d001      	beq.n	800db60 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800db5c:	f000 f9d4 	bl	800df08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800db60:	2360      	movs	r3, #96	; 0x60
 800db62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800db64:	2300      	movs	r3, #0
 800db66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800db68:	2300      	movs	r3, #0
 800db6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800db6c:	2300      	movs	r3, #0
 800db6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800db70:	1d3b      	adds	r3, r7, #4
 800db72:	2204      	movs	r2, #4
 800db74:	4619      	mov	r1, r3
 800db76:	4807      	ldr	r0, [pc, #28]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db78:	f004 fdbc 	bl	80126f4 <HAL_TIM_PWM_ConfigChannel>
 800db7c:	4603      	mov	r3, r0
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d001      	beq.n	800db86 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800db82:	f000 f9c1 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800db86:	4803      	ldr	r0, [pc, #12]	; (800db94 <MX_TIM5_Init+0xe4>)
 800db88:	f000 fc5e 	bl	800e448 <HAL_TIM_MspPostInit>

}
 800db8c:	bf00      	nop
 800db8e:	3738      	adds	r7, #56	; 0x38
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}
 800db94:	20015b1c 	.word	0x20015b1c
 800db98:	40000c00 	.word	0x40000c00

0800db9c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b096      	sub	sp, #88	; 0x58
 800dba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dba2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dba6:	2200      	movs	r2, #0
 800dba8:	601a      	str	r2, [r3, #0]
 800dbaa:	605a      	str	r2, [r3, #4]
 800dbac:	609a      	str	r2, [r3, #8]
 800dbae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dbb0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	601a      	str	r2, [r3, #0]
 800dbb8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dbba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	601a      	str	r2, [r3, #0]
 800dbc2:	605a      	str	r2, [r3, #4]
 800dbc4:	609a      	str	r2, [r3, #8]
 800dbc6:	60da      	str	r2, [r3, #12]
 800dbc8:	611a      	str	r2, [r3, #16]
 800dbca:	615a      	str	r2, [r3, #20]
 800dbcc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800dbce:	1d3b      	adds	r3, r7, #4
 800dbd0:	2220      	movs	r2, #32
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	f006 f940 	bl	8013e5a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800dbda:	4b42      	ldr	r3, [pc, #264]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbdc:	4a42      	ldr	r2, [pc, #264]	; (800dce8 <MX_TIM8_Init+0x14c>)
 800dbde:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800dbe0:	4b40      	ldr	r3, [pc, #256]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbe2:	22a7      	movs	r2, #167	; 0xa7
 800dbe4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dbe6:	4b3f      	ldr	r3, [pc, #252]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbe8:	2200      	movs	r2, #0
 800dbea:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800dbec:	4b3d      	ldr	r3, [pc, #244]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbee:	2231      	movs	r2, #49	; 0x31
 800dbf0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dbf2:	4b3c      	ldr	r3, [pc, #240]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800dbf8:	4b3a      	ldr	r3, [pc, #232]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dbfe:	4b39      	ldr	r3, [pc, #228]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc00:	2280      	movs	r2, #128	; 0x80
 800dc02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800dc04:	4837      	ldr	r0, [pc, #220]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc06:	f004 f8a9 	bl	8011d5c <HAL_TIM_Base_Init>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d001      	beq.n	800dc14 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800dc10:	f000 f97a 	bl	800df08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dc14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dc18:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800dc1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dc1e:	4619      	mov	r1, r3
 800dc20:	4830      	ldr	r0, [pc, #192]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc22:	f004 fe2d 	bl	8012880 <HAL_TIM_ConfigClockSource>
 800dc26:	4603      	mov	r3, r0
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d001      	beq.n	800dc30 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800dc2c:	f000 f96c 	bl	800df08 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800dc30:	482c      	ldr	r0, [pc, #176]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc32:	f004 f90d 	bl	8011e50 <HAL_TIM_OC_Init>
 800dc36:	4603      	mov	r3, r0
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d001      	beq.n	800dc40 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800dc3c:	f000 f964 	bl	800df08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dc40:	2300      	movs	r3, #0
 800dc42:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dc44:	2300      	movs	r3, #0
 800dc46:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800dc48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	4825      	ldr	r0, [pc, #148]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc50:	f005 fad0 	bl	80131f4 <HAL_TIMEx_MasterConfigSynchronization>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d001      	beq.n	800dc5e <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800dc5a:	f000 f955 	bl	800df08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800dc5e:	2330      	movs	r3, #48	; 0x30
 800dc60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800dc62:	2318      	movs	r3, #24
 800dc64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dc66:	2300      	movs	r3, #0
 800dc68:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dc6e:	2300      	movs	r3, #0
 800dc70:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800dc72:	2300      	movs	r3, #0
 800dc74:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800dc76:	2300      	movs	r3, #0
 800dc78:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dc7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dc7e:	2200      	movs	r2, #0
 800dc80:	4619      	mov	r1, r3
 800dc82:	4818      	ldr	r0, [pc, #96]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc84:	f004 fcd6 	bl	8012634 <HAL_TIM_OC_ConfigChannel>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d001      	beq.n	800dc92 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800dc8e:	f000 f93b 	bl	800df08 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800dc92:	4b14      	ldr	r3, [pc, #80]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	699a      	ldr	r2, [r3, #24]
 800dc98:	4b12      	ldr	r3, [pc, #72]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f042 0208 	orr.w	r2, r2, #8
 800dca0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800dca2:	2300      	movs	r3, #0
 800dca4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800dca6:	2300      	movs	r3, #0
 800dca8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800dcaa:	2300      	movs	r3, #0
 800dcac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800dcb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dcba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800dcc0:	1d3b      	adds	r3, r7, #4
 800dcc2:	4619      	mov	r1, r3
 800dcc4:	4807      	ldr	r0, [pc, #28]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dcc6:	f005 fb11 	bl	80132ec <HAL_TIMEx_ConfigBreakDeadTime>
 800dcca:	4603      	mov	r3, r0
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d001      	beq.n	800dcd4 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800dcd0:	f000 f91a 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800dcd4:	4803      	ldr	r0, [pc, #12]	; (800dce4 <MX_TIM8_Init+0x148>)
 800dcd6:	f000 fbb7 	bl	800e448 <HAL_TIM_MspPostInit>

}
 800dcda:	bf00      	nop
 800dcdc:	3758      	adds	r7, #88	; 0x58
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	bf00      	nop
 800dce4:	20005078 	.word	0x20005078
 800dce8:	40010400 	.word	0x40010400

0800dcec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800dcf0:	4b11      	ldr	r3, [pc, #68]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dcf2:	4a12      	ldr	r2, [pc, #72]	; (800dd3c <MX_USART1_UART_Init+0x50>)
 800dcf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800dcf6:	4b10      	ldr	r3, [pc, #64]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dcf8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800dcfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800dcfe:	4b0e      	ldr	r3, [pc, #56]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd00:	2200      	movs	r2, #0
 800dd02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800dd04:	4b0c      	ldr	r3, [pc, #48]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd06:	2200      	movs	r2, #0
 800dd08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800dd0a:	4b0b      	ldr	r3, [pc, #44]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd0c:	2200      	movs	r2, #0
 800dd0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800dd10:	4b09      	ldr	r3, [pc, #36]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd12:	220c      	movs	r2, #12
 800dd14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800dd16:	4b08      	ldr	r3, [pc, #32]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd18:	2200      	movs	r2, #0
 800dd1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800dd1c:	4b06      	ldr	r3, [pc, #24]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd1e:	2200      	movs	r2, #0
 800dd20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800dd22:	4805      	ldr	r0, [pc, #20]	; (800dd38 <MX_USART1_UART_Init+0x4c>)
 800dd24:	f005 fb6d 	bl	8013402 <HAL_UART_Init>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d001      	beq.n	800dd32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800dd2e:	f000 f8eb 	bl	800df08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800dd32:	bf00      	nop
 800dd34:	bd80      	pop	{r7, pc}
 800dd36:	bf00      	nop
 800dd38:	20015c4c 	.word	0x20015c4c
 800dd3c:	40011000 	.word	0x40011000

0800dd40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800dd46:	2300      	movs	r3, #0
 800dd48:	607b      	str	r3, [r7, #4]
 800dd4a:	4b10      	ldr	r3, [pc, #64]	; (800dd8c <MX_DMA_Init+0x4c>)
 800dd4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd4e:	4a0f      	ldr	r2, [pc, #60]	; (800dd8c <MX_DMA_Init+0x4c>)
 800dd50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800dd54:	6313      	str	r3, [r2, #48]	; 0x30
 800dd56:	4b0d      	ldr	r3, [pc, #52]	; (800dd8c <MX_DMA_Init+0x4c>)
 800dd58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd5e:	607b      	str	r3, [r7, #4]
 800dd60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800dd62:	2200      	movs	r2, #0
 800dd64:	2100      	movs	r1, #0
 800dd66:	2038      	movs	r0, #56	; 0x38
 800dd68:	f001 fcd7 	bl	800f71a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800dd6c:	2038      	movs	r0, #56	; 0x38
 800dd6e:	f001 fcf0 	bl	800f752 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800dd72:	2200      	movs	r2, #0
 800dd74:	2100      	movs	r1, #0
 800dd76:	203a      	movs	r0, #58	; 0x3a
 800dd78:	f001 fccf 	bl	800f71a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800dd7c:	203a      	movs	r0, #58	; 0x3a
 800dd7e:	f001 fce8 	bl	800f752 <HAL_NVIC_EnableIRQ>

}
 800dd82:	bf00      	nop
 800dd84:	3708      	adds	r7, #8
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	40023800 	.word	0x40023800

0800dd90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b08a      	sub	sp, #40	; 0x28
 800dd94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dd96:	f107 0314 	add.w	r3, r7, #20
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	601a      	str	r2, [r3, #0]
 800dd9e:	605a      	str	r2, [r3, #4]
 800dda0:	609a      	str	r2, [r3, #8]
 800dda2:	60da      	str	r2, [r3, #12]
 800dda4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800dda6:	2300      	movs	r3, #0
 800dda8:	613b      	str	r3, [r7, #16]
 800ddaa:	4b52      	ldr	r3, [pc, #328]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddae:	4a51      	ldr	r2, [pc, #324]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddb4:	6313      	str	r3, [r2, #48]	; 0x30
 800ddb6:	4b4f      	ldr	r3, [pc, #316]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddbe:	613b      	str	r3, [r7, #16]
 800ddc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	60fb      	str	r3, [r7, #12]
 800ddc6:	4b4b      	ldr	r3, [pc, #300]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddca:	4a4a      	ldr	r2, [pc, #296]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddcc:	f043 0304 	orr.w	r3, r3, #4
 800ddd0:	6313      	str	r3, [r2, #48]	; 0x30
 800ddd2:	4b48      	ldr	r3, [pc, #288]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddd6:	f003 0304 	and.w	r3, r3, #4
 800ddda:	60fb      	str	r3, [r7, #12]
 800dddc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ddde:	2300      	movs	r3, #0
 800dde0:	60bb      	str	r3, [r7, #8]
 800dde2:	4b44      	ldr	r3, [pc, #272]	; (800def4 <MX_GPIO_Init+0x164>)
 800dde4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dde6:	4a43      	ldr	r2, [pc, #268]	; (800def4 <MX_GPIO_Init+0x164>)
 800dde8:	f043 0301 	orr.w	r3, r3, #1
 800ddec:	6313      	str	r3, [r2, #48]	; 0x30
 800ddee:	4b41      	ldr	r3, [pc, #260]	; (800def4 <MX_GPIO_Init+0x164>)
 800ddf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddf2:	f003 0301 	and.w	r3, r3, #1
 800ddf6:	60bb      	str	r3, [r7, #8]
 800ddf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	607b      	str	r3, [r7, #4]
 800ddfe:	4b3d      	ldr	r3, [pc, #244]	; (800def4 <MX_GPIO_Init+0x164>)
 800de00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de02:	4a3c      	ldr	r2, [pc, #240]	; (800def4 <MX_GPIO_Init+0x164>)
 800de04:	f043 0302 	orr.w	r3, r3, #2
 800de08:	6313      	str	r3, [r2, #48]	; 0x30
 800de0a:	4b3a      	ldr	r3, [pc, #232]	; (800def4 <MX_GPIO_Init+0x164>)
 800de0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de0e:	f003 0302 	and.w	r3, r3, #2
 800de12:	607b      	str	r3, [r7, #4]
 800de14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800de16:	2300      	movs	r3, #0
 800de18:	603b      	str	r3, [r7, #0]
 800de1a:	4b36      	ldr	r3, [pc, #216]	; (800def4 <MX_GPIO_Init+0x164>)
 800de1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de1e:	4a35      	ldr	r2, [pc, #212]	; (800def4 <MX_GPIO_Init+0x164>)
 800de20:	f043 0308 	orr.w	r3, r3, #8
 800de24:	6313      	str	r3, [r2, #48]	; 0x30
 800de26:	4b33      	ldr	r3, [pc, #204]	; (800def4 <MX_GPIO_Init+0x164>)
 800de28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de2a:	f003 0308 	and.w	r3, r3, #8
 800de2e:	603b      	str	r3, [r7, #0]
 800de30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800de32:	2200      	movs	r2, #0
 800de34:	f44f 7141 	mov.w	r1, #772	; 0x304
 800de38:	482f      	ldr	r0, [pc, #188]	; (800def8 <MX_GPIO_Init+0x168>)
 800de3a:	f002 fdbf 	bl	80109bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800de3e:	2200      	movs	r2, #0
 800de40:	2105      	movs	r1, #5
 800de42:	482e      	ldr	r0, [pc, #184]	; (800defc <MX_GPIO_Init+0x16c>)
 800de44:	f002 fdba 	bl	80109bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800de48:	2200      	movs	r2, #0
 800de4a:	2104      	movs	r1, #4
 800de4c:	482c      	ldr	r0, [pc, #176]	; (800df00 <MX_GPIO_Init+0x170>)
 800de4e:	f002 fdb5 	bl	80109bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800de52:	2200      	movs	r2, #0
 800de54:	f44f 7100 	mov.w	r1, #512	; 0x200
 800de58:	482a      	ldr	r0, [pc, #168]	; (800df04 <MX_GPIO_Init+0x174>)
 800de5a:	f002 fdaf 	bl	80109bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800de5e:	f44f 7341 	mov.w	r3, #772	; 0x304
 800de62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800de64:	2301      	movs	r3, #1
 800de66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de68:	2300      	movs	r3, #0
 800de6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800de6c:	2300      	movs	r3, #0
 800de6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800de70:	f107 0314 	add.w	r3, r7, #20
 800de74:	4619      	mov	r1, r3
 800de76:	4820      	ldr	r0, [pc, #128]	; (800def8 <MX_GPIO_Init+0x168>)
 800de78:	f002 fbee 	bl	8010658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800de7c:	2305      	movs	r3, #5
 800de7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800de80:	2301      	movs	r3, #1
 800de82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de84:	2300      	movs	r3, #0
 800de86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800de88:	2300      	movs	r3, #0
 800de8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800de8c:	f107 0314 	add.w	r3, r7, #20
 800de90:	4619      	mov	r1, r3
 800de92:	481a      	ldr	r0, [pc, #104]	; (800defc <MX_GPIO_Init+0x16c>)
 800de94:	f002 fbe0 	bl	8010658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800de98:	f241 0304 	movw	r3, #4100	; 0x1004
 800de9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800de9e:	2300      	movs	r3, #0
 800dea0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dea2:	2300      	movs	r3, #0
 800dea4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dea6:	f107 0314 	add.w	r3, r7, #20
 800deaa:	4619      	mov	r1, r3
 800deac:	4815      	ldr	r0, [pc, #84]	; (800df04 <MX_GPIO_Init+0x174>)
 800deae:	f002 fbd3 	bl	8010658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800deb2:	2304      	movs	r3, #4
 800deb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800deb6:	2301      	movs	r3, #1
 800deb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800deba:	2300      	movs	r3, #0
 800debc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800debe:	2300      	movs	r3, #0
 800dec0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800dec2:	f107 0314 	add.w	r3, r7, #20
 800dec6:	4619      	mov	r1, r3
 800dec8:	480d      	ldr	r0, [pc, #52]	; (800df00 <MX_GPIO_Init+0x170>)
 800deca:	f002 fbc5 	bl	8010658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800dece:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ded2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ded4:	2301      	movs	r3, #1
 800ded6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ded8:	2300      	movs	r3, #0
 800deda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dedc:	2300      	movs	r3, #0
 800dede:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dee0:	f107 0314 	add.w	r3, r7, #20
 800dee4:	4619      	mov	r1, r3
 800dee6:	4807      	ldr	r0, [pc, #28]	; (800df04 <MX_GPIO_Init+0x174>)
 800dee8:	f002 fbb6 	bl	8010658 <HAL_GPIO_Init>

}
 800deec:	bf00      	nop
 800deee:	3728      	adds	r7, #40	; 0x28
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}
 800def4:	40023800 	.word	0x40023800
 800def8:	40020800 	.word	0x40020800
 800defc:	40020000 	.word	0x40020000
 800df00:	40020c00 	.word	0x40020c00
 800df04:	40020400 	.word	0x40020400

0800df08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800df08:	b480      	push	{r7}
 800df0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800df0c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800df0e:	e7fe      	b.n	800df0e <Error_Handler+0x6>

0800df10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b082      	sub	sp, #8
 800df14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800df16:	2300      	movs	r3, #0
 800df18:	607b      	str	r3, [r7, #4]
 800df1a:	4b13      	ldr	r3, [pc, #76]	; (800df68 <HAL_MspInit+0x58>)
 800df1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df1e:	4a12      	ldr	r2, [pc, #72]	; (800df68 <HAL_MspInit+0x58>)
 800df20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800df24:	6453      	str	r3, [r2, #68]	; 0x44
 800df26:	4b10      	ldr	r3, [pc, #64]	; (800df68 <HAL_MspInit+0x58>)
 800df28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800df2e:	607b      	str	r3, [r7, #4]
 800df30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800df32:	2300      	movs	r3, #0
 800df34:	603b      	str	r3, [r7, #0]
 800df36:	4b0c      	ldr	r3, [pc, #48]	; (800df68 <HAL_MspInit+0x58>)
 800df38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df3a:	4a0b      	ldr	r2, [pc, #44]	; (800df68 <HAL_MspInit+0x58>)
 800df3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df40:	6413      	str	r3, [r2, #64]	; 0x40
 800df42:	4b09      	ldr	r3, [pc, #36]	; (800df68 <HAL_MspInit+0x58>)
 800df44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800df4a:	603b      	str	r3, [r7, #0]
 800df4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800df4e:	2200      	movs	r2, #0
 800df50:	2100      	movs	r1, #0
 800df52:	2004      	movs	r0, #4
 800df54:	f001 fbe1 	bl	800f71a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800df58:	2004      	movs	r0, #4
 800df5a:	f001 fbfa 	bl	800f752 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800df5e:	bf00      	nop
 800df60:	3708      	adds	r7, #8
 800df62:	46bd      	mov	sp, r7
 800df64:	bd80      	pop	{r7, pc}
 800df66:	bf00      	nop
 800df68:	40023800 	.word	0x40023800

0800df6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b08c      	sub	sp, #48	; 0x30
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800df74:	f107 031c 	add.w	r3, r7, #28
 800df78:	2200      	movs	r2, #0
 800df7a:	601a      	str	r2, [r3, #0]
 800df7c:	605a      	str	r2, [r3, #4]
 800df7e:	609a      	str	r2, [r3, #8]
 800df80:	60da      	str	r2, [r3, #12]
 800df82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	4a73      	ldr	r2, [pc, #460]	; (800e158 <HAL_ADC_MspInit+0x1ec>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d17a      	bne.n	800e084 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800df8e:	2300      	movs	r3, #0
 800df90:	61bb      	str	r3, [r7, #24]
 800df92:	4b72      	ldr	r3, [pc, #456]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800df94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df96:	4a71      	ldr	r2, [pc, #452]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800df98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800df9c:	6453      	str	r3, [r2, #68]	; 0x44
 800df9e:	4b6f      	ldr	r3, [pc, #444]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dfa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfa6:	61bb      	str	r3, [r7, #24]
 800dfa8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800dfaa:	2300      	movs	r3, #0
 800dfac:	617b      	str	r3, [r7, #20]
 800dfae:	4b6b      	ldr	r3, [pc, #428]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfb2:	4a6a      	ldr	r2, [pc, #424]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfb4:	f043 0304 	orr.w	r3, r3, #4
 800dfb8:	6313      	str	r3, [r2, #48]	; 0x30
 800dfba:	4b68      	ldr	r3, [pc, #416]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfbe:	f003 0304 	and.w	r3, r3, #4
 800dfc2:	617b      	str	r3, [r7, #20]
 800dfc4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	613b      	str	r3, [r7, #16]
 800dfca:	4b64      	ldr	r3, [pc, #400]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfce:	4a63      	ldr	r2, [pc, #396]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfd0:	f043 0302 	orr.w	r3, r3, #2
 800dfd4:	6313      	str	r3, [r2, #48]	; 0x30
 800dfd6:	4b61      	ldr	r3, [pc, #388]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800dfd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfda:	f003 0302 	and.w	r3, r3, #2
 800dfde:	613b      	str	r3, [r7, #16]
 800dfe0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800dfe2:	2311      	movs	r3, #17
 800dfe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800dfe6:	2303      	movs	r3, #3
 800dfe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfea:	2300      	movs	r3, #0
 800dfec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dfee:	f107 031c 	add.w	r3, r7, #28
 800dff2:	4619      	mov	r1, r3
 800dff4:	485a      	ldr	r0, [pc, #360]	; (800e160 <HAL_ADC_MspInit+0x1f4>)
 800dff6:	f002 fb2f 	bl	8010658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800dffa:	2302      	movs	r3, #2
 800dffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800dffe:	2303      	movs	r3, #3
 800e000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e002:	2300      	movs	r3, #0
 800e004:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e006:	f107 031c 	add.w	r3, r7, #28
 800e00a:	4619      	mov	r1, r3
 800e00c:	4855      	ldr	r0, [pc, #340]	; (800e164 <HAL_ADC_MspInit+0x1f8>)
 800e00e:	f002 fb23 	bl	8010658 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e012:	4b55      	ldr	r3, [pc, #340]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e014:	4a55      	ldr	r2, [pc, #340]	; (800e16c <HAL_ADC_MspInit+0x200>)
 800e016:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e018:	4b53      	ldr	r3, [pc, #332]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e01a:	2200      	movs	r2, #0
 800e01c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e01e:	4b52      	ldr	r3, [pc, #328]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e020:	2200      	movs	r2, #0
 800e022:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e024:	4b50      	ldr	r3, [pc, #320]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e026:	2200      	movs	r2, #0
 800e028:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e02a:	4b4f      	ldr	r3, [pc, #316]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e02c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e030:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e032:	4b4d      	ldr	r3, [pc, #308]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e034:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e038:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e03a:	4b4b      	ldr	r3, [pc, #300]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e03c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e040:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e042:	4b49      	ldr	r3, [pc, #292]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e044:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e048:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e04a:	4b47      	ldr	r3, [pc, #284]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e04c:	2200      	movs	r2, #0
 800e04e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e050:	4b45      	ldr	r3, [pc, #276]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e052:	2200      	movs	r2, #0
 800e054:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e056:	4844      	ldr	r0, [pc, #272]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e058:	f001 fb96 	bl	800f788 <HAL_DMA_Init>
 800e05c:	4603      	mov	r3, r0
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d001      	beq.n	800e066 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e062:	f7ff ff51 	bl	800df08 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	4a3f      	ldr	r2, [pc, #252]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e06a:	639a      	str	r2, [r3, #56]	; 0x38
 800e06c:	4a3e      	ldr	r2, [pc, #248]	; (800e168 <HAL_ADC_MspInit+0x1fc>)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800e072:	2200      	movs	r2, #0
 800e074:	2100      	movs	r1, #0
 800e076:	2012      	movs	r0, #18
 800e078:	f001 fb4f 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800e07c:	2012      	movs	r0, #18
 800e07e:	f001 fb68 	bl	800f752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e082:	e065      	b.n	800e150 <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	4a39      	ldr	r2, [pc, #228]	; (800e170 <HAL_ADC_MspInit+0x204>)
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d160      	bne.n	800e150 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e08e:	2300      	movs	r3, #0
 800e090:	60fb      	str	r3, [r7, #12]
 800e092:	4b32      	ldr	r3, [pc, #200]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e096:	4a31      	ldr	r2, [pc, #196]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e098:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e09c:	6453      	str	r3, [r2, #68]	; 0x44
 800e09e:	4b2f      	ldr	r3, [pc, #188]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e0a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e0a6:	60fb      	str	r3, [r7, #12]
 800e0a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	60bb      	str	r3, [r7, #8]
 800e0ae:	4b2b      	ldr	r3, [pc, #172]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0b2:	4a2a      	ldr	r2, [pc, #168]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e0b4:	f043 0304 	orr.w	r3, r3, #4
 800e0b8:	6313      	str	r3, [r2, #48]	; 0x30
 800e0ba:	4b28      	ldr	r3, [pc, #160]	; (800e15c <HAL_ADC_MspInit+0x1f0>)
 800e0bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0be:	f003 0304 	and.w	r3, r3, #4
 800e0c2:	60bb      	str	r3, [r7, #8]
 800e0c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e0c6:	2322      	movs	r3, #34	; 0x22
 800e0c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e0d2:	f107 031c 	add.w	r3, r7, #28
 800e0d6:	4619      	mov	r1, r3
 800e0d8:	4821      	ldr	r0, [pc, #132]	; (800e160 <HAL_ADC_MspInit+0x1f4>)
 800e0da:	f002 fabd 	bl	8010658 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e0de:	4b25      	ldr	r3, [pc, #148]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e0e0:	4a25      	ldr	r2, [pc, #148]	; (800e178 <HAL_ADC_MspInit+0x20c>)
 800e0e2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e0e4:	4b23      	ldr	r3, [pc, #140]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e0e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e0ea:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e0ec:	4b21      	ldr	r3, [pc, #132]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e0f2:	4b20      	ldr	r3, [pc, #128]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e0f8:	4b1e      	ldr	r3, [pc, #120]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e0fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e0fe:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e100:	4b1c      	ldr	r3, [pc, #112]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e102:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e106:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e108:	4b1a      	ldr	r3, [pc, #104]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e10a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e10e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e110:	4b18      	ldr	r3, [pc, #96]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e112:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e116:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e118:	4b16      	ldr	r3, [pc, #88]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e11a:	2200      	movs	r2, #0
 800e11c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e11e:	4b15      	ldr	r3, [pc, #84]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e120:	2200      	movs	r2, #0
 800e122:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e124:	4813      	ldr	r0, [pc, #76]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e126:	f001 fb2f 	bl	800f788 <HAL_DMA_Init>
 800e12a:	4603      	mov	r3, r0
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d001      	beq.n	800e134 <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800e130:	f7ff feea 	bl	800df08 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	4a0f      	ldr	r2, [pc, #60]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e138:	639a      	str	r2, [r3, #56]	; 0x38
 800e13a:	4a0e      	ldr	r2, [pc, #56]	; (800e174 <HAL_ADC_MspInit+0x208>)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800e140:	2200      	movs	r2, #0
 800e142:	2100      	movs	r1, #0
 800e144:	2012      	movs	r0, #18
 800e146:	f001 fae8 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800e14a:	2012      	movs	r0, #18
 800e14c:	f001 fb01 	bl	800f752 <HAL_NVIC_EnableIRQ>
}
 800e150:	bf00      	nop
 800e152:	3730      	adds	r7, #48	; 0x30
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}
 800e158:	40012000 	.word	0x40012000
 800e15c:	40023800 	.word	0x40023800
 800e160:	40020800 	.word	0x40020800
 800e164:	40020400 	.word	0x40020400
 800e168:	20016078 	.word	0x20016078
 800e16c:	40026410 	.word	0x40026410
 800e170:	40012100 	.word	0x40012100
 800e174:	200165ac 	.word	0x200165ac
 800e178:	40026440 	.word	0x40026440

0800e17c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b08a      	sub	sp, #40	; 0x28
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e184:	f107 0314 	add.w	r3, r7, #20
 800e188:	2200      	movs	r2, #0
 800e18a:	601a      	str	r2, [r3, #0]
 800e18c:	605a      	str	r2, [r3, #4]
 800e18e:	609a      	str	r2, [r3, #8]
 800e190:	60da      	str	r2, [r3, #12]
 800e192:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	4a19      	ldr	r2, [pc, #100]	; (800e200 <HAL_SPI_MspInit+0x84>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d12c      	bne.n	800e1f8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e19e:	2300      	movs	r3, #0
 800e1a0:	613b      	str	r3, [r7, #16]
 800e1a2:	4b18      	ldr	r3, [pc, #96]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1a6:	4a17      	ldr	r2, [pc, #92]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e1ac:	6413      	str	r3, [r2, #64]	; 0x40
 800e1ae:	4b15      	ldr	r3, [pc, #84]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e1b6:	613b      	str	r3, [r7, #16]
 800e1b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	60fb      	str	r3, [r7, #12]
 800e1be:	4b11      	ldr	r3, [pc, #68]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1c2:	4a10      	ldr	r2, [pc, #64]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1c4:	f043 0304 	orr.w	r3, r3, #4
 800e1c8:	6313      	str	r3, [r2, #48]	; 0x30
 800e1ca:	4b0e      	ldr	r3, [pc, #56]	; (800e204 <HAL_SPI_MspInit+0x88>)
 800e1cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ce:	f003 0304 	and.w	r3, r3, #4
 800e1d2:	60fb      	str	r3, [r7, #12]
 800e1d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e1d6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e1da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e1dc:	2302      	movs	r3, #2
 800e1de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e1e4:	2303      	movs	r3, #3
 800e1e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e1e8:	2306      	movs	r3, #6
 800e1ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e1ec:	f107 0314 	add.w	r3, r7, #20
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	4805      	ldr	r0, [pc, #20]	; (800e208 <HAL_SPI_MspInit+0x8c>)
 800e1f4:	f002 fa30 	bl	8010658 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e1f8:	bf00      	nop
 800e1fa:	3728      	adds	r7, #40	; 0x28
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}
 800e200:	40003c00 	.word	0x40003c00
 800e204:	40023800 	.word	0x40023800
 800e208:	40020800 	.word	0x40020800

0800e20c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b086      	sub	sp, #24
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	4a40      	ldr	r2, [pc, #256]	; (800e31c <HAL_TIM_Base_MspInit+0x110>)
 800e21a:	4293      	cmp	r3, r2
 800e21c:	d116      	bne.n	800e24c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e21e:	2300      	movs	r3, #0
 800e220:	617b      	str	r3, [r7, #20]
 800e222:	4b3f      	ldr	r3, [pc, #252]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e226:	4a3e      	ldr	r2, [pc, #248]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e228:	f043 0301 	orr.w	r3, r3, #1
 800e22c:	6453      	str	r3, [r2, #68]	; 0x44
 800e22e:	4b3c      	ldr	r3, [pc, #240]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e232:	f003 0301 	and.w	r3, r3, #1
 800e236:	617b      	str	r3, [r7, #20]
 800e238:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800e23a:	2200      	movs	r2, #0
 800e23c:	2101      	movs	r1, #1
 800e23e:	2019      	movs	r0, #25
 800e240:	f001 fa6b 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e244:	2019      	movs	r0, #25
 800e246:	f001 fa84 	bl	800f752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e24a:	e062      	b.n	800e312 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e254:	d116      	bne.n	800e284 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e256:	2300      	movs	r3, #0
 800e258:	613b      	str	r3, [r7, #16]
 800e25a:	4b31      	ldr	r3, [pc, #196]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e25c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e25e:	4a30      	ldr	r2, [pc, #192]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e260:	f043 0301 	orr.w	r3, r3, #1
 800e264:	6413      	str	r3, [r2, #64]	; 0x40
 800e266:	4b2e      	ldr	r3, [pc, #184]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e26a:	f003 0301 	and.w	r3, r3, #1
 800e26e:	613b      	str	r3, [r7, #16]
 800e270:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800e272:	2200      	movs	r2, #0
 800e274:	2100      	movs	r1, #0
 800e276:	201c      	movs	r0, #28
 800e278:	f001 fa4f 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800e27c:	201c      	movs	r0, #28
 800e27e:	f001 fa68 	bl	800f752 <HAL_NVIC_EnableIRQ>
}
 800e282:	e046      	b.n	800e312 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM5)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	4a26      	ldr	r2, [pc, #152]	; (800e324 <HAL_TIM_Base_MspInit+0x118>)
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d116      	bne.n	800e2bc <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e28e:	2300      	movs	r3, #0
 800e290:	60fb      	str	r3, [r7, #12]
 800e292:	4b23      	ldr	r3, [pc, #140]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e296:	4a22      	ldr	r2, [pc, #136]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e298:	f043 0308 	orr.w	r3, r3, #8
 800e29c:	6413      	str	r3, [r2, #64]	; 0x40
 800e29e:	4b20      	ldr	r3, [pc, #128]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2a2:	f003 0308 	and.w	r3, r3, #8
 800e2a6:	60fb      	str	r3, [r7, #12]
 800e2a8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	2100      	movs	r1, #0
 800e2ae:	2032      	movs	r0, #50	; 0x32
 800e2b0:	f001 fa33 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800e2b4:	2032      	movs	r0, #50	; 0x32
 800e2b6:	f001 fa4c 	bl	800f752 <HAL_NVIC_EnableIRQ>
}
 800e2ba:	e02a      	b.n	800e312 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a19      	ldr	r2, [pc, #100]	; (800e328 <HAL_TIM_Base_MspInit+0x11c>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d125      	bne.n	800e312 <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	60bb      	str	r3, [r7, #8]
 800e2ca:	4b15      	ldr	r3, [pc, #84]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e2cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2ce:	4a14      	ldr	r2, [pc, #80]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e2d0:	f043 0302 	orr.w	r3, r3, #2
 800e2d4:	6453      	str	r3, [r2, #68]	; 0x44
 800e2d6:	4b12      	ldr	r3, [pc, #72]	; (800e320 <HAL_TIM_Base_MspInit+0x114>)
 800e2d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2da:	f003 0302 	and.w	r3, r3, #2
 800e2de:	60bb      	str	r3, [r7, #8]
 800e2e0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	2102      	movs	r1, #2
 800e2e6:	202c      	movs	r0, #44	; 0x2c
 800e2e8:	f001 fa17 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800e2ec:	202c      	movs	r0, #44	; 0x2c
 800e2ee:	f001 fa30 	bl	800f752 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	2100      	movs	r1, #0
 800e2f6:	202d      	movs	r0, #45	; 0x2d
 800e2f8:	f001 fa0f 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800e2fc:	202d      	movs	r0, #45	; 0x2d
 800e2fe:	f001 fa28 	bl	800f752 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800e302:	2200      	movs	r2, #0
 800e304:	2100      	movs	r1, #0
 800e306:	202e      	movs	r0, #46	; 0x2e
 800e308:	f001 fa07 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800e30c:	202e      	movs	r0, #46	; 0x2e
 800e30e:	f001 fa20 	bl	800f752 <HAL_NVIC_EnableIRQ>
}
 800e312:	bf00      	nop
 800e314:	3718      	adds	r7, #24
 800e316:	46bd      	mov	sp, r7
 800e318:	bd80      	pop	{r7, pc}
 800e31a:	bf00      	nop
 800e31c:	40010000 	.word	0x40010000
 800e320:	40023800 	.word	0x40023800
 800e324:	40000c00 	.word	0x40000c00
 800e328:	40010400 	.word	0x40010400

0800e32c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b08c      	sub	sp, #48	; 0x30
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e334:	f107 031c 	add.w	r3, r7, #28
 800e338:	2200      	movs	r2, #0
 800e33a:	601a      	str	r2, [r3, #0]
 800e33c:	605a      	str	r2, [r3, #4]
 800e33e:	609a      	str	r2, [r3, #8]
 800e340:	60da      	str	r2, [r3, #12]
 800e342:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	4a3a      	ldr	r2, [pc, #232]	; (800e434 <HAL_TIM_Encoder_MspInit+0x108>)
 800e34a:	4293      	cmp	r3, r2
 800e34c:	d134      	bne.n	800e3b8 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e34e:	2300      	movs	r3, #0
 800e350:	61bb      	str	r3, [r7, #24]
 800e352:	4b39      	ldr	r3, [pc, #228]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e356:	4a38      	ldr	r2, [pc, #224]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e358:	f043 0302 	orr.w	r3, r3, #2
 800e35c:	6413      	str	r3, [r2, #64]	; 0x40
 800e35e:	4b36      	ldr	r3, [pc, #216]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e362:	f003 0302 	and.w	r3, r3, #2
 800e366:	61bb      	str	r3, [r7, #24]
 800e368:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e36a:	2300      	movs	r3, #0
 800e36c:	617b      	str	r3, [r7, #20]
 800e36e:	4b32      	ldr	r3, [pc, #200]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e372:	4a31      	ldr	r2, [pc, #196]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e374:	f043 0301 	orr.w	r3, r3, #1
 800e378:	6313      	str	r3, [r2, #48]	; 0x30
 800e37a:	4b2f      	ldr	r3, [pc, #188]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e37c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e37e:	f003 0301 	and.w	r3, r3, #1
 800e382:	617b      	str	r3, [r7, #20]
 800e384:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e386:	23c0      	movs	r3, #192	; 0xc0
 800e388:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e38a:	2302      	movs	r3, #2
 800e38c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e38e:	2300      	movs	r3, #0
 800e390:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e392:	2300      	movs	r3, #0
 800e394:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e396:	2302      	movs	r3, #2
 800e398:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e39a:	f107 031c 	add.w	r3, r7, #28
 800e39e:	4619      	mov	r1, r3
 800e3a0:	4826      	ldr	r0, [pc, #152]	; (800e43c <HAL_TIM_Encoder_MspInit+0x110>)
 800e3a2:	f002 f959 	bl	8010658 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	2100      	movs	r1, #0
 800e3aa:	201d      	movs	r0, #29
 800e3ac:	f001 f9b5 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e3b0:	201d      	movs	r0, #29
 800e3b2:	f001 f9ce 	bl	800f752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800e3b6:	e038      	b.n	800e42a <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	4a20      	ldr	r2, [pc, #128]	; (800e440 <HAL_TIM_Encoder_MspInit+0x114>)
 800e3be:	4293      	cmp	r3, r2
 800e3c0:	d133      	bne.n	800e42a <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	613b      	str	r3, [r7, #16]
 800e3c6:	4b1c      	ldr	r3, [pc, #112]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3ca:	4a1b      	ldr	r2, [pc, #108]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3cc:	f043 0304 	orr.w	r3, r3, #4
 800e3d0:	6413      	str	r3, [r2, #64]	; 0x40
 800e3d2:	4b19      	ldr	r3, [pc, #100]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3d6:	f003 0304 	and.w	r3, r3, #4
 800e3da:	613b      	str	r3, [r7, #16]
 800e3dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e3de:	2300      	movs	r3, #0
 800e3e0:	60fb      	str	r3, [r7, #12]
 800e3e2:	4b15      	ldr	r3, [pc, #84]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3e6:	4a14      	ldr	r2, [pc, #80]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3e8:	f043 0302 	orr.w	r3, r3, #2
 800e3ec:	6313      	str	r3, [r2, #48]	; 0x30
 800e3ee:	4b12      	ldr	r3, [pc, #72]	; (800e438 <HAL_TIM_Encoder_MspInit+0x10c>)
 800e3f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3f2:	f003 0302 	and.w	r3, r3, #2
 800e3f6:	60fb      	str	r3, [r7, #12]
 800e3f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e3fa:	23c0      	movs	r3, #192	; 0xc0
 800e3fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e3fe:	2302      	movs	r3, #2
 800e400:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e402:	2300      	movs	r3, #0
 800e404:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e406:	2300      	movs	r3, #0
 800e408:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e40a:	2302      	movs	r3, #2
 800e40c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e40e:	f107 031c 	add.w	r3, r7, #28
 800e412:	4619      	mov	r1, r3
 800e414:	480b      	ldr	r0, [pc, #44]	; (800e444 <HAL_TIM_Encoder_MspInit+0x118>)
 800e416:	f002 f91f 	bl	8010658 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800e41a:	2200      	movs	r2, #0
 800e41c:	2100      	movs	r1, #0
 800e41e:	201e      	movs	r0, #30
 800e420:	f001 f97b 	bl	800f71a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800e424:	201e      	movs	r0, #30
 800e426:	f001 f994 	bl	800f752 <HAL_NVIC_EnableIRQ>
}
 800e42a:	bf00      	nop
 800e42c:	3730      	adds	r7, #48	; 0x30
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
 800e432:	bf00      	nop
 800e434:	40000400 	.word	0x40000400
 800e438:	40023800 	.word	0x40023800
 800e43c:	40020000 	.word	0x40020000
 800e440:	40000800 	.word	0x40000800
 800e444:	40020400 	.word	0x40020400

0800e448 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08c      	sub	sp, #48	; 0x30
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e450:	f107 031c 	add.w	r3, r7, #28
 800e454:	2200      	movs	r2, #0
 800e456:	601a      	str	r2, [r3, #0]
 800e458:	605a      	str	r2, [r3, #4]
 800e45a:	609a      	str	r2, [r3, #8]
 800e45c:	60da      	str	r2, [r3, #12]
 800e45e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e468:	d11e      	bne.n	800e4a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e46a:	2300      	movs	r3, #0
 800e46c:	61bb      	str	r3, [r7, #24]
 800e46e:	4b43      	ldr	r3, [pc, #268]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e472:	4a42      	ldr	r2, [pc, #264]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e474:	f043 0301 	orr.w	r3, r3, #1
 800e478:	6313      	str	r3, [r2, #48]	; 0x30
 800e47a:	4b40      	ldr	r3, [pc, #256]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e47e:	f003 0301 	and.w	r3, r3, #1
 800e482:	61bb      	str	r3, [r7, #24]
 800e484:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e486:	2308      	movs	r3, #8
 800e488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e48a:	2302      	movs	r3, #2
 800e48c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e48e:	2300      	movs	r3, #0
 800e490:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e492:	2303      	movs	r3, #3
 800e494:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e496:	2301      	movs	r3, #1
 800e498:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e49a:	f107 031c 	add.w	r3, r7, #28
 800e49e:	4619      	mov	r1, r3
 800e4a0:	4837      	ldr	r0, [pc, #220]	; (800e580 <HAL_TIM_MspPostInit+0x138>)
 800e4a2:	f002 f8d9 	bl	8010658 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800e4a6:	e064      	b.n	800e572 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4a35      	ldr	r2, [pc, #212]	; (800e584 <HAL_TIM_MspPostInit+0x13c>)
 800e4ae:	4293      	cmp	r3, r2
 800e4b0:	d11e      	bne.n	800e4f0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	617b      	str	r3, [r7, #20]
 800e4b6:	4b31      	ldr	r3, [pc, #196]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4ba:	4a30      	ldr	r2, [pc, #192]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e4bc:	f043 0301 	orr.w	r3, r3, #1
 800e4c0:	6313      	str	r3, [r2, #48]	; 0x30
 800e4c2:	4b2e      	ldr	r3, [pc, #184]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e4c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4c6:	f003 0301 	and.w	r3, r3, #1
 800e4ca:	617b      	str	r3, [r7, #20]
 800e4cc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e4ce:	2302      	movs	r3, #2
 800e4d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e4d2:	2302      	movs	r3, #2
 800e4d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e4da:	2300      	movs	r3, #0
 800e4dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e4de:	2302      	movs	r3, #2
 800e4e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e4e2:	f107 031c 	add.w	r3, r7, #28
 800e4e6:	4619      	mov	r1, r3
 800e4e8:	4825      	ldr	r0, [pc, #148]	; (800e580 <HAL_TIM_MspPostInit+0x138>)
 800e4ea:	f002 f8b5 	bl	8010658 <HAL_GPIO_Init>
}
 800e4ee:	e040      	b.n	800e572 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	4a24      	ldr	r2, [pc, #144]	; (800e588 <HAL_TIM_MspPostInit+0x140>)
 800e4f6:	4293      	cmp	r3, r2
 800e4f8:	d13b      	bne.n	800e572 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	613b      	str	r3, [r7, #16]
 800e4fe:	4b1f      	ldr	r3, [pc, #124]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e502:	4a1e      	ldr	r2, [pc, #120]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e504:	f043 0301 	orr.w	r3, r3, #1
 800e508:	6313      	str	r3, [r2, #48]	; 0x30
 800e50a:	4b1c      	ldr	r3, [pc, #112]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e50c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e50e:	f003 0301 	and.w	r3, r3, #1
 800e512:	613b      	str	r3, [r7, #16]
 800e514:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e516:	2300      	movs	r3, #0
 800e518:	60fb      	str	r3, [r7, #12]
 800e51a:	4b18      	ldr	r3, [pc, #96]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e51c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e51e:	4a17      	ldr	r2, [pc, #92]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e520:	f043 0304 	orr.w	r3, r3, #4
 800e524:	6313      	str	r3, [r2, #48]	; 0x30
 800e526:	4b15      	ldr	r3, [pc, #84]	; (800e57c <HAL_TIM_MspPostInit+0x134>)
 800e528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e52a:	f003 0304 	and.w	r3, r3, #4
 800e52e:	60fb      	str	r3, [r7, #12]
 800e530:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e532:	2320      	movs	r3, #32
 800e534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e536:	2302      	movs	r3, #2
 800e538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e53a:	2300      	movs	r3, #0
 800e53c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e53e:	2300      	movs	r3, #0
 800e540:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e542:	2303      	movs	r3, #3
 800e544:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e546:	f107 031c 	add.w	r3, r7, #28
 800e54a:	4619      	mov	r1, r3
 800e54c:	480c      	ldr	r0, [pc, #48]	; (800e580 <HAL_TIM_MspPostInit+0x138>)
 800e54e:	f002 f883 	bl	8010658 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e552:	2340      	movs	r3, #64	; 0x40
 800e554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e556:	2302      	movs	r3, #2
 800e558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e55a:	2300      	movs	r3, #0
 800e55c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e55e:	2300      	movs	r3, #0
 800e560:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e562:	2303      	movs	r3, #3
 800e564:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e566:	f107 031c 	add.w	r3, r7, #28
 800e56a:	4619      	mov	r1, r3
 800e56c:	4807      	ldr	r0, [pc, #28]	; (800e58c <HAL_TIM_MspPostInit+0x144>)
 800e56e:	f002 f873 	bl	8010658 <HAL_GPIO_Init>
}
 800e572:	bf00      	nop
 800e574:	3730      	adds	r7, #48	; 0x30
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	40023800 	.word	0x40023800
 800e580:	40020000 	.word	0x40020000
 800e584:	40000c00 	.word	0x40000c00
 800e588:	40010400 	.word	0x40010400
 800e58c:	40020800 	.word	0x40020800

0800e590 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b08a      	sub	sp, #40	; 0x28
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e598:	f107 0314 	add.w	r3, r7, #20
 800e59c:	2200      	movs	r2, #0
 800e59e:	601a      	str	r2, [r3, #0]
 800e5a0:	605a      	str	r2, [r3, #4]
 800e5a2:	609a      	str	r2, [r3, #8]
 800e5a4:	60da      	str	r2, [r3, #12]
 800e5a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	4a19      	ldr	r2, [pc, #100]	; (800e614 <HAL_UART_MspInit+0x84>)
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	d12c      	bne.n	800e60c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	613b      	str	r3, [r7, #16]
 800e5b6:	4b18      	ldr	r3, [pc, #96]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5ba:	4a17      	ldr	r2, [pc, #92]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5bc:	f043 0310 	orr.w	r3, r3, #16
 800e5c0:	6453      	str	r3, [r2, #68]	; 0x44
 800e5c2:	4b15      	ldr	r3, [pc, #84]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5c6:	f003 0310 	and.w	r3, r3, #16
 800e5ca:	613b      	str	r3, [r7, #16]
 800e5cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	60fb      	str	r3, [r7, #12]
 800e5d2:	4b11      	ldr	r3, [pc, #68]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5d6:	4a10      	ldr	r2, [pc, #64]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5d8:	f043 0301 	orr.w	r3, r3, #1
 800e5dc:	6313      	str	r3, [r2, #48]	; 0x30
 800e5de:	4b0e      	ldr	r3, [pc, #56]	; (800e618 <HAL_UART_MspInit+0x88>)
 800e5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5e2:	f003 0301 	and.w	r3, r3, #1
 800e5e6:	60fb      	str	r3, [r7, #12]
 800e5e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800e5ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800e5ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5f0:	2302      	movs	r3, #2
 800e5f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e5f8:	2303      	movs	r3, #3
 800e5fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800e5fc:	2307      	movs	r3, #7
 800e5fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e600:	f107 0314 	add.w	r3, r7, #20
 800e604:	4619      	mov	r1, r3
 800e606:	4805      	ldr	r0, [pc, #20]	; (800e61c <HAL_UART_MspInit+0x8c>)
 800e608:	f002 f826 	bl	8010658 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800e60c:	bf00      	nop
 800e60e:	3728      	adds	r7, #40	; 0x28
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}
 800e614:	40011000 	.word	0x40011000
 800e618:	40023800 	.word	0x40023800
 800e61c:	40020000 	.word	0x40020000

0800e620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e620:	b480      	push	{r7}
 800e622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e624:	e7fe      	b.n	800e624 <NMI_Handler+0x4>

0800e626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e626:	b480      	push	{r7}
 800e628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e62a:	e7fe      	b.n	800e62a <HardFault_Handler+0x4>

0800e62c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e62c:	b480      	push	{r7}
 800e62e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e630:	e7fe      	b.n	800e630 <MemManage_Handler+0x4>

0800e632 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e632:	b480      	push	{r7}
 800e634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e636:	e7fe      	b.n	800e636 <BusFault_Handler+0x4>

0800e638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e638:	b480      	push	{r7}
 800e63a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e63c:	e7fe      	b.n	800e63c <UsageFault_Handler+0x4>

0800e63e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e63e:	b480      	push	{r7}
 800e640:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e642:	bf00      	nop
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr

0800e64c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e64c:	b480      	push	{r7}
 800e64e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e650:	bf00      	nop
 800e652:	46bd      	mov	sp, r7
 800e654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e658:	4770      	bx	lr

0800e65a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e65a:	b480      	push	{r7}
 800e65c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e65e:	bf00      	nop
 800e660:	46bd      	mov	sp, r7
 800e662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e666:	4770      	bx	lr

0800e668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e66c:	f000 f9b0 	bl	800e9d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e670:	bf00      	nop
 800e672:	bd80      	pop	{r7, pc}

0800e674 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800e678:	f001 fcb8 	bl	800ffec <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800e67c:	bf00      	nop
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800e684:	4803      	ldr	r0, [pc, #12]	; (800e694 <ADC_IRQHandler+0x14>)
 800e686:	f000 fa28 	bl	800eada <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800e68a:	4803      	ldr	r0, [pc, #12]	; (800e698 <ADC_IRQHandler+0x18>)
 800e68c:	f000 fa25 	bl	800eada <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800e690:	bf00      	nop
 800e692:	bd80      	pop	{r7, pc}
 800e694:	20015c00 	.word	0x20015c00
 800e698:	200050fc 	.word	0x200050fc

0800e69c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800e6a0:	4802      	ldr	r0, [pc, #8]	; (800e6ac <TIM1_UP_TIM10_IRQHandler+0x10>)
 800e6a2:	f003 febe 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800e6a6:	bf00      	nop
 800e6a8:	bd80      	pop	{r7, pc}
 800e6aa:	bf00      	nop
 800e6ac:	20016118 	.word	0x20016118

0800e6b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800e6b4:	4802      	ldr	r0, [pc, #8]	; (800e6c0 <TIM2_IRQHandler+0x10>)
 800e6b6:	f003 feb4 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800e6ba:	bf00      	nop
 800e6bc:	bd80      	pop	{r7, pc}
 800e6be:	bf00      	nop
 800e6c0:	20016568 	.word	0x20016568

0800e6c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800e6c8:	4802      	ldr	r0, [pc, #8]	; (800e6d4 <TIM3_IRQHandler+0x10>)
 800e6ca:	f003 feaa 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800e6ce:	bf00      	nop
 800e6d0:	bd80      	pop	{r7, pc}
 800e6d2:	bf00      	nop
 800e6d4:	20015b60 	.word	0x20015b60

0800e6d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800e6dc:	4802      	ldr	r0, [pc, #8]	; (800e6e8 <TIM4_IRQHandler+0x10>)
 800e6de:	f003 fea0 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800e6e2:	bf00      	nop
 800e6e4:	bd80      	pop	{r7, pc}
 800e6e6:	bf00      	nop
 800e6e8:	200050bc 	.word	0x200050bc

0800e6ec <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e6f0:	4802      	ldr	r0, [pc, #8]	; (800e6fc <TIM8_UP_TIM13_IRQHandler+0x10>)
 800e6f2:	f003 fe96 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800e6f6:	bf00      	nop
 800e6f8:	bd80      	pop	{r7, pc}
 800e6fa:	bf00      	nop
 800e6fc:	20005078 	.word	0x20005078

0800e700 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e704:	4802      	ldr	r0, [pc, #8]	; (800e710 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800e706:	f003 fe8c 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800e70a:	bf00      	nop
 800e70c:	bd80      	pop	{r7, pc}
 800e70e:	bf00      	nop
 800e710:	20005078 	.word	0x20005078

0800e714 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e718:	4802      	ldr	r0, [pc, #8]	; (800e724 <TIM8_CC_IRQHandler+0x10>)
 800e71a:	f003 fe82 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800e71e:	bf00      	nop
 800e720:	bd80      	pop	{r7, pc}
 800e722:	bf00      	nop
 800e724:	20005078 	.word	0x20005078

0800e728 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800e72c:	4802      	ldr	r0, [pc, #8]	; (800e738 <TIM5_IRQHandler+0x10>)
 800e72e:	f003 fe78 	bl	8012422 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800e732:	bf00      	nop
 800e734:	bd80      	pop	{r7, pc}
 800e736:	bf00      	nop
 800e738:	20015b1c 	.word	0x20015b1c

0800e73c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800e740:	4802      	ldr	r0, [pc, #8]	; (800e74c <DMA2_Stream0_IRQHandler+0x10>)
 800e742:	f001 f997 	bl	800fa74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e746:	bf00      	nop
 800e748:	bd80      	pop	{r7, pc}
 800e74a:	bf00      	nop
 800e74c:	20016078 	.word	0x20016078

0800e750 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800e754:	4802      	ldr	r0, [pc, #8]	; (800e760 <DMA2_Stream2_IRQHandler+0x10>)
 800e756:	f001 f98d 	bl	800fa74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800e75a:	bf00      	nop
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	bf00      	nop
 800e760:	200165ac 	.word	0x200165ac

0800e764 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800e764:	b580      	push	{r7, lr}
 800e766:	b086      	sub	sp, #24
 800e768:	af00      	add	r7, sp, #0
 800e76a:	60f8      	str	r0, [r7, #12]
 800e76c:	60b9      	str	r1, [r7, #8]
 800e76e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e770:	2300      	movs	r3, #0
 800e772:	617b      	str	r3, [r7, #20]
 800e774:	e00a      	b.n	800e78c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800e776:	f3af 8000 	nop.w
 800e77a:	4601      	mov	r1, r0
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	1c5a      	adds	r2, r3, #1
 800e780:	60ba      	str	r2, [r7, #8]
 800e782:	b2ca      	uxtb	r2, r1
 800e784:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e786:	697b      	ldr	r3, [r7, #20]
 800e788:	3301      	adds	r3, #1
 800e78a:	617b      	str	r3, [r7, #20]
 800e78c:	697a      	ldr	r2, [r7, #20]
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	429a      	cmp	r2, r3
 800e792:	dbf0      	blt.n	800e776 <_read+0x12>
	}

return len;
 800e794:	687b      	ldr	r3, [r7, #4]
}
 800e796:	4618      	mov	r0, r3
 800e798:	3718      	adds	r7, #24
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd80      	pop	{r7, pc}

0800e79e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b086      	sub	sp, #24
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	60f8      	str	r0, [r7, #12]
 800e7a6:	60b9      	str	r1, [r7, #8]
 800e7a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	617b      	str	r3, [r7, #20]
 800e7ae:	e009      	b.n	800e7c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800e7b0:	68bb      	ldr	r3, [r7, #8]
 800e7b2:	1c5a      	adds	r2, r3, #1
 800e7b4:	60ba      	str	r2, [r7, #8]
 800e7b6:	781b      	ldrb	r3, [r3, #0]
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f7fb f8f9 	bl	80099b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	617b      	str	r3, [r7, #20]
 800e7c4:	697a      	ldr	r2, [r7, #20]
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	dbf1      	blt.n	800e7b0 <_write+0x12>
	}
	return len;
 800e7cc:	687b      	ldr	r3, [r7, #4]
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3718      	adds	r7, #24
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd80      	pop	{r7, pc}

0800e7d6 <_close>:

int _close(int file)
{
 800e7d6:	b480      	push	{r7}
 800e7d8:	b083      	sub	sp, #12
 800e7da:	af00      	add	r7, sp, #0
 800e7dc:	6078      	str	r0, [r7, #4]
	return -1;
 800e7de:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	370c      	adds	r7, #12
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ec:	4770      	bx	lr

0800e7ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 800e7ee:	b480      	push	{r7}
 800e7f0:	b083      	sub	sp, #12
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
 800e7f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e7fe:	605a      	str	r2, [r3, #4]
	return 0;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr

0800e80e <_isatty>:

int _isatty(int file)
{
 800e80e:	b480      	push	{r7}
 800e810:	b083      	sub	sp, #12
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
	return 1;
 800e816:	2301      	movs	r3, #1
}
 800e818:	4618      	mov	r0, r3
 800e81a:	370c      	adds	r7, #12
 800e81c:	46bd      	mov	sp, r7
 800e81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e822:	4770      	bx	lr

0800e824 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800e824:	b480      	push	{r7}
 800e826:	b085      	sub	sp, #20
 800e828:	af00      	add	r7, sp, #0
 800e82a:	60f8      	str	r0, [r7, #12]
 800e82c:	60b9      	str	r1, [r7, #8]
 800e82e:	607a      	str	r2, [r7, #4]
	return 0;
 800e830:	2300      	movs	r3, #0
}
 800e832:	4618      	mov	r0, r3
 800e834:	3714      	adds	r7, #20
 800e836:	46bd      	mov	sp, r7
 800e838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83c:	4770      	bx	lr
	...

0800e840 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b086      	sub	sp, #24
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e848:	4a14      	ldr	r2, [pc, #80]	; (800e89c <_sbrk+0x5c>)
 800e84a:	4b15      	ldr	r3, [pc, #84]	; (800e8a0 <_sbrk+0x60>)
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e854:	4b13      	ldr	r3, [pc, #76]	; (800e8a4 <_sbrk+0x64>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d102      	bne.n	800e862 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e85c:	4b11      	ldr	r3, [pc, #68]	; (800e8a4 <_sbrk+0x64>)
 800e85e:	4a12      	ldr	r2, [pc, #72]	; (800e8a8 <_sbrk+0x68>)
 800e860:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e862:	4b10      	ldr	r3, [pc, #64]	; (800e8a4 <_sbrk+0x64>)
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	4413      	add	r3, r2
 800e86a:	693a      	ldr	r2, [r7, #16]
 800e86c:	429a      	cmp	r2, r3
 800e86e:	d207      	bcs.n	800e880 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e870:	f005 fabe 	bl	8013df0 <__errno>
 800e874:	4602      	mov	r2, r0
 800e876:	230c      	movs	r3, #12
 800e878:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800e87a:	f04f 33ff 	mov.w	r3, #4294967295
 800e87e:	e009      	b.n	800e894 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e880:	4b08      	ldr	r3, [pc, #32]	; (800e8a4 <_sbrk+0x64>)
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e886:	4b07      	ldr	r3, [pc, #28]	; (800e8a4 <_sbrk+0x64>)
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	4413      	add	r3, r2
 800e88e:	4a05      	ldr	r2, [pc, #20]	; (800e8a4 <_sbrk+0x64>)
 800e890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e892:	68fb      	ldr	r3, [r7, #12]
}
 800e894:	4618      	mov	r0, r3
 800e896:	3718      	adds	r7, #24
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	20020000 	.word	0x20020000
 800e8a0:	00000400 	.word	0x00000400
 800e8a4:	20005020 	.word	0x20005020
 800e8a8:	20016650 	.word	0x20016650

0800e8ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e8b0:	4b08      	ldr	r3, [pc, #32]	; (800e8d4 <SystemInit+0x28>)
 800e8b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8b6:	4a07      	ldr	r2, [pc, #28]	; (800e8d4 <SystemInit+0x28>)
 800e8b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e8bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e8c0:	4b04      	ldr	r3, [pc, #16]	; (800e8d4 <SystemInit+0x28>)
 800e8c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e8c6:	609a      	str	r2, [r3, #8]
#endif
}
 800e8c8:	bf00      	nop
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d0:	4770      	bx	lr
 800e8d2:	bf00      	nop
 800e8d4:	e000ed00 	.word	0xe000ed00

0800e8d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e8d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e910 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e8dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e8de:	e003      	b.n	800e8e8 <LoopCopyDataInit>

0800e8e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e8e0:	4b0c      	ldr	r3, [pc, #48]	; (800e914 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e8e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e8e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e8e6:	3104      	adds	r1, #4

0800e8e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e8e8:	480b      	ldr	r0, [pc, #44]	; (800e918 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e8ea:	4b0c      	ldr	r3, [pc, #48]	; (800e91c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e8ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e8ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e8f0:	d3f6      	bcc.n	800e8e0 <CopyDataInit>
  ldr  r2, =_sbss
 800e8f2:	4a0b      	ldr	r2, [pc, #44]	; (800e920 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e8f4:	e002      	b.n	800e8fc <LoopFillZerobss>

0800e8f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e8f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e8f8:	f842 3b04 	str.w	r3, [r2], #4

0800e8fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e8fc:	4b09      	ldr	r3, [pc, #36]	; (800e924 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e8fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e900:	d3f9      	bcc.n	800e8f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e902:	f7ff ffd3 	bl	800e8ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e906:	f005 fa79 	bl	8013dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e90a:	f7fe fcb9 	bl	800d280 <main>
  bx  lr    
 800e90e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e910:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e914:	080169d0 	.word	0x080169d0
  ldr  r0, =_sdata
 800e918:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e91c:	20000ed0 	.word	0x20000ed0
  ldr  r2, =_sbss
 800e920:	20000ed0 	.word	0x20000ed0
  ldr  r3, = _ebss
 800e924:	20016650 	.word	0x20016650

0800e928 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e928:	e7fe      	b.n	800e928 <CAN1_RX0_IRQHandler>
	...

0800e92c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e930:	4b0e      	ldr	r3, [pc, #56]	; (800e96c <HAL_Init+0x40>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	4a0d      	ldr	r2, [pc, #52]	; (800e96c <HAL_Init+0x40>)
 800e936:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e93a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e93c:	4b0b      	ldr	r3, [pc, #44]	; (800e96c <HAL_Init+0x40>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a0a      	ldr	r2, [pc, #40]	; (800e96c <HAL_Init+0x40>)
 800e942:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e946:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e948:	4b08      	ldr	r3, [pc, #32]	; (800e96c <HAL_Init+0x40>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	4a07      	ldr	r2, [pc, #28]	; (800e96c <HAL_Init+0x40>)
 800e94e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e952:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e954:	2003      	movs	r0, #3
 800e956:	f000 fed5 	bl	800f704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e95a:	2000      	movs	r0, #0
 800e95c:	f000 f808 	bl	800e970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e960:	f7ff fad6 	bl	800df10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e964:	2300      	movs	r3, #0
}
 800e966:	4618      	mov	r0, r3
 800e968:	bd80      	pop	{r7, pc}
 800e96a:	bf00      	nop
 800e96c:	40023c00 	.word	0x40023c00

0800e970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b082      	sub	sp, #8
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e978:	4b12      	ldr	r3, [pc, #72]	; (800e9c4 <HAL_InitTick+0x54>)
 800e97a:	681a      	ldr	r2, [r3, #0]
 800e97c:	4b12      	ldr	r3, [pc, #72]	; (800e9c8 <HAL_InitTick+0x58>)
 800e97e:	781b      	ldrb	r3, [r3, #0]
 800e980:	4619      	mov	r1, r3
 800e982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e986:	fbb3 f3f1 	udiv	r3, r3, r1
 800e98a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e98e:	4618      	mov	r0, r3
 800e990:	f000 feed 	bl	800f76e <HAL_SYSTICK_Config>
 800e994:	4603      	mov	r3, r0
 800e996:	2b00      	cmp	r3, #0
 800e998:	d001      	beq.n	800e99e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e99a:	2301      	movs	r3, #1
 800e99c:	e00e      	b.n	800e9bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2b0f      	cmp	r3, #15
 800e9a2:	d80a      	bhi.n	800e9ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	6879      	ldr	r1, [r7, #4]
 800e9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e9ac:	f000 feb5 	bl	800f71a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e9b0:	4a06      	ldr	r2, [pc, #24]	; (800e9cc <HAL_InitTick+0x5c>)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	e000      	b.n	800e9bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e9ba:	2301      	movs	r3, #1
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3708      	adds	r7, #8
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}
 800e9c4:	20000cf4 	.word	0x20000cf4
 800e9c8:	20000cfc 	.word	0x20000cfc
 800e9cc:	20000cf8 	.word	0x20000cf8

0800e9d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e9d4:	4b06      	ldr	r3, [pc, #24]	; (800e9f0 <HAL_IncTick+0x20>)
 800e9d6:	781b      	ldrb	r3, [r3, #0]
 800e9d8:	461a      	mov	r2, r3
 800e9da:	4b06      	ldr	r3, [pc, #24]	; (800e9f4 <HAL_IncTick+0x24>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	4413      	add	r3, r2
 800e9e0:	4a04      	ldr	r2, [pc, #16]	; (800e9f4 <HAL_IncTick+0x24>)
 800e9e2:	6013      	str	r3, [r2, #0]
}
 800e9e4:	bf00      	nop
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	20000cfc 	.word	0x20000cfc
 800e9f4:	20016628 	.word	0x20016628

0800e9f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e9f8:	b480      	push	{r7}
 800e9fa:	af00      	add	r7, sp, #0
  return uwTick;
 800e9fc:	4b03      	ldr	r3, [pc, #12]	; (800ea0c <HAL_GetTick+0x14>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	46bd      	mov	sp, r7
 800ea04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea08:	4770      	bx	lr
 800ea0a:	bf00      	nop
 800ea0c:	20016628 	.word	0x20016628

0800ea10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ea18:	f7ff ffee 	bl	800e9f8 <HAL_GetTick>
 800ea1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea28:	d005      	beq.n	800ea36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800ea2a:	4b09      	ldr	r3, [pc, #36]	; (800ea50 <HAL_Delay+0x40>)
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	461a      	mov	r2, r3
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	4413      	add	r3, r2
 800ea34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800ea36:	bf00      	nop
 800ea38:	f7ff ffde 	bl	800e9f8 <HAL_GetTick>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	1ad3      	subs	r3, r2, r3
 800ea42:	68fa      	ldr	r2, [r7, #12]
 800ea44:	429a      	cmp	r2, r3
 800ea46:	d8f7      	bhi.n	800ea38 <HAL_Delay+0x28>
  {
  }
}
 800ea48:	bf00      	nop
 800ea4a:	3710      	adds	r7, #16
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}
 800ea50:	20000cfc 	.word	0x20000cfc

0800ea54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b084      	sub	sp, #16
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d101      	bne.n	800ea6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800ea66:	2301      	movs	r3, #1
 800ea68:	e033      	b.n	800ead2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d109      	bne.n	800ea86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ea72:	6878      	ldr	r0, [r7, #4]
 800ea74:	f7ff fa7a 	bl	800df6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	2200      	movs	r2, #0
 800ea82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea8a:	f003 0310 	and.w	r3, r3, #16
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d118      	bne.n	800eac4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ea9a:	f023 0302 	bic.w	r3, r3, #2
 800ea9e:	f043 0202 	orr.w	r2, r3, #2
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800eaa6:	6878      	ldr	r0, [r7, #4]
 800eaa8:	f000 fbd4 	bl	800f254 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2200      	movs	r2, #0
 800eab0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eab6:	f023 0303 	bic.w	r3, r3, #3
 800eaba:	f043 0201 	orr.w	r2, r3, #1
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	641a      	str	r2, [r3, #64]	; 0x40
 800eac2:	e001      	b.n	800eac8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800eac4:	2301      	movs	r3, #1
 800eac6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2200      	movs	r2, #0
 800eacc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800ead0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3710      	adds	r7, #16
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b084      	sub	sp, #16
 800eade:	af00      	add	r7, sp, #0
 800eae0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800eae2:	2300      	movs	r3, #0
 800eae4:	60fb      	str	r3, [r7, #12]
 800eae6:	2300      	movs	r3, #0
 800eae8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f003 0302 	and.w	r3, r3, #2
 800eaf4:	2b02      	cmp	r3, #2
 800eaf6:	bf0c      	ite	eq
 800eaf8:	2301      	moveq	r3, #1
 800eafa:	2300      	movne	r3, #0
 800eafc:	b2db      	uxtb	r3, r3
 800eafe:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	f003 0320 	and.w	r3, r3, #32
 800eb0a:	2b20      	cmp	r3, #32
 800eb0c:	bf0c      	ite	eq
 800eb0e:	2301      	moveq	r3, #1
 800eb10:	2300      	movne	r3, #0
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d049      	beq.n	800ebb0 <HAL_ADC_IRQHandler+0xd6>
 800eb1c:	68bb      	ldr	r3, [r7, #8]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d046      	beq.n	800ebb0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb26:	f003 0310 	and.w	r3, r3, #16
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d105      	bne.n	800eb3a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	689b      	ldr	r3, [r3, #8]
 800eb40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d12b      	bne.n	800eba0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d127      	bne.n	800eba0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d006      	beq.n	800eb6c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	689b      	ldr	r3, [r3, #8]
 800eb64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d119      	bne.n	800eba0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	685a      	ldr	r2, [r3, #4]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f022 0220 	bic.w	r2, r2, #32
 800eb7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d105      	bne.n	800eba0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb98:	f043 0201 	orr.w	r2, r3, #1
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f7fd fe1f 	bl	800c7e4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f06f 0212 	mvn.w	r2, #18
 800ebae:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	f003 0304 	and.w	r3, r3, #4
 800ebba:	2b04      	cmp	r3, #4
 800ebbc:	bf0c      	ite	eq
 800ebbe:	2301      	moveq	r3, #1
 800ebc0:	2300      	movne	r3, #0
 800ebc2:	b2db      	uxtb	r3, r3
 800ebc4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ebd0:	2b80      	cmp	r3, #128	; 0x80
 800ebd2:	bf0c      	ite	eq
 800ebd4:	2301      	moveq	r3, #1
 800ebd6:	2300      	movne	r3, #0
 800ebd8:	b2db      	uxtb	r3, r3
 800ebda:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d057      	beq.n	800ec92 <HAL_ADC_IRQHandler+0x1b8>
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d054      	beq.n	800ec92 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebec:	f003 0310 	and.w	r3, r3, #16
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d105      	bne.n	800ec00 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebf8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	689b      	ldr	r3, [r3, #8]
 800ec06:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d139      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d006      	beq.n	800ec2a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	689b      	ldr	r3, [r3, #8]
 800ec22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d12b      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d124      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	689b      	ldr	r3, [r3, #8]
 800ec3e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d11d      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d119      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	685a      	ldr	r2, [r3, #4]
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ec5c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d105      	bne.n	800ec82 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec7a:	f043 0201 	orr.w	r2, r3, #1
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f000 fc64 	bl	800f550 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	f06f 020c 	mvn.w	r2, #12
 800ec90:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f003 0301 	and.w	r3, r3, #1
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	bf0c      	ite	eq
 800eca0:	2301      	moveq	r3, #1
 800eca2:	2300      	movne	r3, #0
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecb2:	2b40      	cmp	r3, #64	; 0x40
 800ecb4:	bf0c      	ite	eq
 800ecb6:	2301      	moveq	r3, #1
 800ecb8:	2300      	movne	r3, #0
 800ecba:	b2db      	uxtb	r3, r3
 800ecbc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d017      	beq.n	800ecf4 <HAL_ADC_IRQHandler+0x21a>
 800ecc4:	68bb      	ldr	r3, [r7, #8]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d014      	beq.n	800ecf4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	f003 0301 	and.w	r3, r3, #1
 800ecd4:	2b01      	cmp	r3, #1
 800ecd6:	d10d      	bne.n	800ecf4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecdc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800ece4:	6878      	ldr	r0, [r7, #4]
 800ece6:	f000 f97f 	bl	800efe8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f06f 0201 	mvn.w	r2, #1
 800ecf2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	f003 0320 	and.w	r3, r3, #32
 800ecfe:	2b20      	cmp	r3, #32
 800ed00:	bf0c      	ite	eq
 800ed02:	2301      	moveq	r3, #1
 800ed04:	2300      	movne	r3, #0
 800ed06:	b2db      	uxtb	r3, r3
 800ed08:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	685b      	ldr	r3, [r3, #4]
 800ed10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ed14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ed18:	bf0c      	ite	eq
 800ed1a:	2301      	moveq	r3, #1
 800ed1c:	2300      	movne	r3, #0
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d015      	beq.n	800ed54 <HAL_ADC_IRQHandler+0x27a>
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d012      	beq.n	800ed54 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed32:	f043 0202 	orr.w	r2, r3, #2
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	f06f 0220 	mvn.w	r2, #32
 800ed42:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	f000 f959 	bl	800effc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	f06f 0220 	mvn.w	r2, #32
 800ed52:	601a      	str	r2, [r3, #0]
  }
}
 800ed54:	bf00      	nop
 800ed56:	3710      	adds	r7, #16
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b086      	sub	sp, #24
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	60f8      	str	r0, [r7, #12]
 800ed64:	60b9      	str	r1, [r7, #8]
 800ed66:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800ed68:	2300      	movs	r3, #0
 800ed6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed72:	2b01      	cmp	r3, #1
 800ed74:	d101      	bne.n	800ed7a <HAL_ADC_Start_DMA+0x1e>
 800ed76:	2302      	movs	r3, #2
 800ed78:	e0cc      	b.n	800ef14 <HAL_ADC_Start_DMA+0x1b8>
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	2201      	movs	r2, #1
 800ed7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	f003 0301 	and.w	r3, r3, #1
 800ed8c:	2b01      	cmp	r3, #1
 800ed8e:	d018      	beq.n	800edc2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	689a      	ldr	r2, [r3, #8]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	f042 0201 	orr.w	r2, r2, #1
 800ed9e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800eda0:	4b5e      	ldr	r3, [pc, #376]	; (800ef1c <HAL_ADC_Start_DMA+0x1c0>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4a5e      	ldr	r2, [pc, #376]	; (800ef20 <HAL_ADC_Start_DMA+0x1c4>)
 800eda6:	fba2 2303 	umull	r2, r3, r2, r3
 800edaa:	0c9a      	lsrs	r2, r3, #18
 800edac:	4613      	mov	r3, r2
 800edae:	005b      	lsls	r3, r3, #1
 800edb0:	4413      	add	r3, r2
 800edb2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800edb4:	e002      	b.n	800edbc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	3b01      	subs	r3, #1
 800edba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800edbc:	693b      	ldr	r3, [r7, #16]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d1f9      	bne.n	800edb6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	689b      	ldr	r3, [r3, #8]
 800edc8:	f003 0301 	and.w	r3, r3, #1
 800edcc:	2b01      	cmp	r3, #1
 800edce:	f040 80a0 	bne.w	800ef12 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800edda:	f023 0301 	bic.w	r3, r3, #1
 800edde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	685b      	ldr	r3, [r3, #4]
 800edec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d007      	beq.n	800ee04 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edf8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800edfc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ee0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ee10:	d106      	bne.n	800ee20 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee16:	f023 0206 	bic.w	r2, r3, #6
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	645a      	str	r2, [r3, #68]	; 0x44
 800ee1e:	e002      	b.n	800ee26 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2200      	movs	r2, #0
 800ee24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800ee2e:	4b3d      	ldr	r3, [pc, #244]	; (800ef24 <HAL_ADC_Start_DMA+0x1c8>)
 800ee30:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee36:	4a3c      	ldr	r2, [pc, #240]	; (800ef28 <HAL_ADC_Start_DMA+0x1cc>)
 800ee38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee3e:	4a3b      	ldr	r2, [pc, #236]	; (800ef2c <HAL_ADC_Start_DMA+0x1d0>)
 800ee40:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee46:	4a3a      	ldr	r2, [pc, #232]	; (800ef30 <HAL_ADC_Start_DMA+0x1d4>)
 800ee48:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800ee52:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	685a      	ldr	r2, [r3, #4]
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800ee62:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	689a      	ldr	r2, [r3, #8]
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ee72:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	334c      	adds	r3, #76	; 0x4c
 800ee7e:	4619      	mov	r1, r3
 800ee80:	68ba      	ldr	r2, [r7, #8]
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f000 fd2e 	bl	800f8e4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	685b      	ldr	r3, [r3, #4]
 800ee8c:	f003 031f 	and.w	r3, r3, #31
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d12a      	bne.n	800eeea <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	4a26      	ldr	r2, [pc, #152]	; (800ef34 <HAL_ADC_Start_DMA+0x1d8>)
 800ee9a:	4293      	cmp	r3, r2
 800ee9c:	d015      	beq.n	800eeca <HAL_ADC_Start_DMA+0x16e>
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	4a25      	ldr	r2, [pc, #148]	; (800ef38 <HAL_ADC_Start_DMA+0x1dc>)
 800eea4:	4293      	cmp	r3, r2
 800eea6:	d105      	bne.n	800eeb4 <HAL_ADC_Start_DMA+0x158>
 800eea8:	4b1e      	ldr	r3, [pc, #120]	; (800ef24 <HAL_ADC_Start_DMA+0x1c8>)
 800eeaa:	685b      	ldr	r3, [r3, #4]
 800eeac:	f003 031f 	and.w	r3, r3, #31
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d00a      	beq.n	800eeca <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	4a20      	ldr	r2, [pc, #128]	; (800ef3c <HAL_ADC_Start_DMA+0x1e0>)
 800eeba:	4293      	cmp	r3, r2
 800eebc:	d129      	bne.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
 800eebe:	4b19      	ldr	r3, [pc, #100]	; (800ef24 <HAL_ADC_Start_DMA+0x1c8>)
 800eec0:	685b      	ldr	r3, [r3, #4]
 800eec2:	f003 031f 	and.w	r3, r3, #31
 800eec6:	2b0f      	cmp	r3, #15
 800eec8:	d823      	bhi.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	689b      	ldr	r3, [r3, #8]
 800eed0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d11c      	bne.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	689a      	ldr	r2, [r3, #8]
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800eee6:	609a      	str	r2, [r3, #8]
 800eee8:	e013      	b.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	4a11      	ldr	r2, [pc, #68]	; (800ef34 <HAL_ADC_Start_DMA+0x1d8>)
 800eef0:	4293      	cmp	r3, r2
 800eef2:	d10e      	bne.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	689b      	ldr	r3, [r3, #8]
 800eefa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d107      	bne.n	800ef12 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	689a      	ldr	r2, [r3, #8]
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ef10:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800ef12:	2300      	movs	r3, #0
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	3718      	adds	r7, #24
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	20000cf4 	.word	0x20000cf4
 800ef20:	431bde83 	.word	0x431bde83
 800ef24:	40012300 	.word	0x40012300
 800ef28:	0800f44d 	.word	0x0800f44d
 800ef2c:	0800f507 	.word	0x0800f507
 800ef30:	0800f523 	.word	0x0800f523
 800ef34:	40012000 	.word	0x40012000
 800ef38:	40012100 	.word	0x40012100
 800ef3c:	40012200 	.word	0x40012200

0800ef40 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b084      	sub	sp, #16
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d101      	bne.n	800ef5a <HAL_ADC_Stop_DMA+0x1a>
 800ef56:	2302      	movs	r3, #2
 800ef58:	e038      	b.n	800efcc <HAL_ADC_Stop_DMA+0x8c>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2201      	movs	r2, #1
 800ef5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	689a      	ldr	r2, [r3, #8]
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	f022 0201 	bic.w	r2, r2, #1
 800ef70:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	689b      	ldr	r3, [r3, #8]
 800ef78:	f003 0301 	and.w	r3, r3, #1
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d120      	bne.n	800efc2 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	689a      	ldr	r2, [r3, #8]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ef8e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef94:	4618      	mov	r0, r3
 800ef96:	f000 fcfd 	bl	800f994 <HAL_DMA_Abort>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	685a      	ldr	r2, [r3, #4]
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800efac:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efb2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800efb6:	f023 0301 	bic.w	r3, r3, #1
 800efba:	f043 0201 	orr.w	r2, r3, #1
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2200      	movs	r2, #0
 800efc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800efca:	7bfb      	ldrb	r3, [r7, #15]
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3710      	adds	r7, #16
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800efd4:	b480      	push	{r7}
 800efd6:	b083      	sub	sp, #12
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800efdc:	bf00      	nop
 800efde:	370c      	adds	r7, #12
 800efe0:	46bd      	mov	sp, r7
 800efe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe6:	4770      	bx	lr

0800efe8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800efe8:	b480      	push	{r7}
 800efea:	b083      	sub	sp, #12
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800eff0:	bf00      	nop
 800eff2:	370c      	adds	r7, #12
 800eff4:	46bd      	mov	sp, r7
 800eff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800effa:	4770      	bx	lr

0800effc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800effc:	b480      	push	{r7}
 800effe:	b083      	sub	sp, #12
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800f004:	bf00      	nop
 800f006:	370c      	adds	r7, #12
 800f008:	46bd      	mov	sp, r7
 800f00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00e:	4770      	bx	lr

0800f010 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800f010:	b480      	push	{r7}
 800f012:	b085      	sub	sp, #20
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800f01a:	2300      	movs	r3, #0
 800f01c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f024:	2b01      	cmp	r3, #1
 800f026:	d101      	bne.n	800f02c <HAL_ADC_ConfigChannel+0x1c>
 800f028:	2302      	movs	r3, #2
 800f02a:	e105      	b.n	800f238 <HAL_ADC_ConfigChannel+0x228>
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2201      	movs	r2, #1
 800f030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	2b09      	cmp	r3, #9
 800f03a:	d925      	bls.n	800f088 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	68d9      	ldr	r1, [r3, #12]
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	b29b      	uxth	r3, r3
 800f048:	461a      	mov	r2, r3
 800f04a:	4613      	mov	r3, r2
 800f04c:	005b      	lsls	r3, r3, #1
 800f04e:	4413      	add	r3, r2
 800f050:	3b1e      	subs	r3, #30
 800f052:	2207      	movs	r2, #7
 800f054:	fa02 f303 	lsl.w	r3, r2, r3
 800f058:	43da      	mvns	r2, r3
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	400a      	ands	r2, r1
 800f060:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	68d9      	ldr	r1, [r3, #12]
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	689a      	ldr	r2, [r3, #8]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	b29b      	uxth	r3, r3
 800f072:	4618      	mov	r0, r3
 800f074:	4603      	mov	r3, r0
 800f076:	005b      	lsls	r3, r3, #1
 800f078:	4403      	add	r3, r0
 800f07a:	3b1e      	subs	r3, #30
 800f07c:	409a      	lsls	r2, r3
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	430a      	orrs	r2, r1
 800f084:	60da      	str	r2, [r3, #12]
 800f086:	e022      	b.n	800f0ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	6919      	ldr	r1, [r3, #16]
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	b29b      	uxth	r3, r3
 800f094:	461a      	mov	r2, r3
 800f096:	4613      	mov	r3, r2
 800f098:	005b      	lsls	r3, r3, #1
 800f09a:	4413      	add	r3, r2
 800f09c:	2207      	movs	r2, #7
 800f09e:	fa02 f303 	lsl.w	r3, r2, r3
 800f0a2:	43da      	mvns	r2, r3
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	400a      	ands	r2, r1
 800f0aa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	6919      	ldr	r1, [r3, #16]
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	689a      	ldr	r2, [r3, #8]
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	b29b      	uxth	r3, r3
 800f0bc:	4618      	mov	r0, r3
 800f0be:	4603      	mov	r3, r0
 800f0c0:	005b      	lsls	r3, r3, #1
 800f0c2:	4403      	add	r3, r0
 800f0c4:	409a      	lsls	r2, r3
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	430a      	orrs	r2, r1
 800f0cc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	685b      	ldr	r3, [r3, #4]
 800f0d2:	2b06      	cmp	r3, #6
 800f0d4:	d824      	bhi.n	800f120 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	685a      	ldr	r2, [r3, #4]
 800f0e0:	4613      	mov	r3, r2
 800f0e2:	009b      	lsls	r3, r3, #2
 800f0e4:	4413      	add	r3, r2
 800f0e6:	3b05      	subs	r3, #5
 800f0e8:	221f      	movs	r2, #31
 800f0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800f0ee:	43da      	mvns	r2, r3
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	400a      	ands	r2, r1
 800f0f6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	b29b      	uxth	r3, r3
 800f104:	4618      	mov	r0, r3
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	685a      	ldr	r2, [r3, #4]
 800f10a:	4613      	mov	r3, r2
 800f10c:	009b      	lsls	r3, r3, #2
 800f10e:	4413      	add	r3, r2
 800f110:	3b05      	subs	r3, #5
 800f112:	fa00 f203 	lsl.w	r2, r0, r3
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	430a      	orrs	r2, r1
 800f11c:	635a      	str	r2, [r3, #52]	; 0x34
 800f11e:	e04c      	b.n	800f1ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	685b      	ldr	r3, [r3, #4]
 800f124:	2b0c      	cmp	r3, #12
 800f126:	d824      	bhi.n	800f172 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	685a      	ldr	r2, [r3, #4]
 800f132:	4613      	mov	r3, r2
 800f134:	009b      	lsls	r3, r3, #2
 800f136:	4413      	add	r3, r2
 800f138:	3b23      	subs	r3, #35	; 0x23
 800f13a:	221f      	movs	r2, #31
 800f13c:	fa02 f303 	lsl.w	r3, r2, r3
 800f140:	43da      	mvns	r2, r3
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	400a      	ands	r2, r1
 800f148:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	b29b      	uxth	r3, r3
 800f156:	4618      	mov	r0, r3
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	685a      	ldr	r2, [r3, #4]
 800f15c:	4613      	mov	r3, r2
 800f15e:	009b      	lsls	r3, r3, #2
 800f160:	4413      	add	r3, r2
 800f162:	3b23      	subs	r3, #35	; 0x23
 800f164:	fa00 f203 	lsl.w	r2, r0, r3
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	430a      	orrs	r2, r1
 800f16e:	631a      	str	r2, [r3, #48]	; 0x30
 800f170:	e023      	b.n	800f1ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f178:	683b      	ldr	r3, [r7, #0]
 800f17a:	685a      	ldr	r2, [r3, #4]
 800f17c:	4613      	mov	r3, r2
 800f17e:	009b      	lsls	r3, r3, #2
 800f180:	4413      	add	r3, r2
 800f182:	3b41      	subs	r3, #65	; 0x41
 800f184:	221f      	movs	r2, #31
 800f186:	fa02 f303 	lsl.w	r3, r2, r3
 800f18a:	43da      	mvns	r2, r3
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	400a      	ands	r2, r1
 800f192:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	b29b      	uxth	r3, r3
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	685a      	ldr	r2, [r3, #4]
 800f1a6:	4613      	mov	r3, r2
 800f1a8:	009b      	lsls	r3, r3, #2
 800f1aa:	4413      	add	r3, r2
 800f1ac:	3b41      	subs	r3, #65	; 0x41
 800f1ae:	fa00 f203 	lsl.w	r2, r0, r3
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	430a      	orrs	r2, r1
 800f1b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f1ba:	4b22      	ldr	r3, [pc, #136]	; (800f244 <HAL_ADC_ConfigChannel+0x234>)
 800f1bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	4a21      	ldr	r2, [pc, #132]	; (800f248 <HAL_ADC_ConfigChannel+0x238>)
 800f1c4:	4293      	cmp	r3, r2
 800f1c6:	d109      	bne.n	800f1dc <HAL_ADC_ConfigChannel+0x1cc>
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	2b12      	cmp	r3, #18
 800f1ce:	d105      	bne.n	800f1dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	685b      	ldr	r3, [r3, #4]
 800f1d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4a19      	ldr	r2, [pc, #100]	; (800f248 <HAL_ADC_ConfigChannel+0x238>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d123      	bne.n	800f22e <HAL_ADC_ConfigChannel+0x21e>
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	2b10      	cmp	r3, #16
 800f1ec:	d003      	beq.n	800f1f6 <HAL_ADC_ConfigChannel+0x1e6>
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	2b11      	cmp	r3, #17
 800f1f4:	d11b      	bne.n	800f22e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	685b      	ldr	r3, [r3, #4]
 800f1fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	2b10      	cmp	r3, #16
 800f208:	d111      	bne.n	800f22e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800f20a:	4b10      	ldr	r3, [pc, #64]	; (800f24c <HAL_ADC_ConfigChannel+0x23c>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4a10      	ldr	r2, [pc, #64]	; (800f250 <HAL_ADC_ConfigChannel+0x240>)
 800f210:	fba2 2303 	umull	r2, r3, r2, r3
 800f214:	0c9a      	lsrs	r2, r3, #18
 800f216:	4613      	mov	r3, r2
 800f218:	009b      	lsls	r3, r3, #2
 800f21a:	4413      	add	r3, r2
 800f21c:	005b      	lsls	r3, r3, #1
 800f21e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f220:	e002      	b.n	800f228 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	3b01      	subs	r3, #1
 800f226:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800f228:	68bb      	ldr	r3, [r7, #8]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d1f9      	bne.n	800f222 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	2200      	movs	r2, #0
 800f232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800f236:	2300      	movs	r3, #0
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3714      	adds	r7, #20
 800f23c:	46bd      	mov	sp, r7
 800f23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f242:	4770      	bx	lr
 800f244:	40012300 	.word	0x40012300
 800f248:	40012000 	.word	0x40012000
 800f24c:	20000cf4 	.word	0x20000cf4
 800f250:	431bde83 	.word	0x431bde83

0800f254 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800f254:	b480      	push	{r7}
 800f256:	b085      	sub	sp, #20
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800f25c:	4b79      	ldr	r3, [pc, #484]	; (800f444 <ADC_Init+0x1f0>)
 800f25e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	685b      	ldr	r3, [r3, #4]
 800f264:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	685a      	ldr	r2, [r3, #4]
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	685b      	ldr	r3, [r3, #4]
 800f274:	431a      	orrs	r2, r3
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f288:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	6859      	ldr	r1, [r3, #4]
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	691b      	ldr	r3, [r3, #16]
 800f294:	021a      	lsls	r2, r3, #8
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	430a      	orrs	r2, r1
 800f29c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	685a      	ldr	r2, [r3, #4]
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800f2ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	6859      	ldr	r1, [r3, #4]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	689a      	ldr	r2, [r3, #8]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	430a      	orrs	r2, r1
 800f2be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	689a      	ldr	r2, [r3, #8]
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f2ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	6899      	ldr	r1, [r3, #8]
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	68da      	ldr	r2, [r3, #12]
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	430a      	orrs	r2, r1
 800f2e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2e6:	4a58      	ldr	r2, [pc, #352]	; (800f448 <ADC_Init+0x1f4>)
 800f2e8:	4293      	cmp	r3, r2
 800f2ea:	d022      	beq.n	800f332 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	689a      	ldr	r2, [r3, #8]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f2fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	6899      	ldr	r1, [r3, #8]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	430a      	orrs	r2, r1
 800f30c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	689a      	ldr	r2, [r3, #8]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f31c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	6899      	ldr	r1, [r3, #8]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	430a      	orrs	r2, r1
 800f32e:	609a      	str	r2, [r3, #8]
 800f330:	e00f      	b.n	800f352 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	689a      	ldr	r2, [r3, #8]
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f340:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	689a      	ldr	r2, [r3, #8]
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f350:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	689a      	ldr	r2, [r3, #8]
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	f022 0202 	bic.w	r2, r2, #2
 800f360:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	6899      	ldr	r1, [r3, #8]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	7e1b      	ldrb	r3, [r3, #24]
 800f36c:	005a      	lsls	r2, r3, #1
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	430a      	orrs	r2, r1
 800f374:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d01b      	beq.n	800f3b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	685a      	ldr	r2, [r3, #4]
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f38e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	685a      	ldr	r2, [r3, #4]
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800f39e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	6859      	ldr	r1, [r3, #4]
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3aa:	3b01      	subs	r3, #1
 800f3ac:	035a      	lsls	r2, r3, #13
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	430a      	orrs	r2, r1
 800f3b4:	605a      	str	r2, [r3, #4]
 800f3b6:	e007      	b.n	800f3c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	685a      	ldr	r2, [r3, #4]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f3c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800f3d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	69db      	ldr	r3, [r3, #28]
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	051a      	lsls	r2, r3, #20
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	430a      	orrs	r2, r1
 800f3ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	689a      	ldr	r2, [r3, #8]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f3fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	6899      	ldr	r1, [r3, #8]
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f40a:	025a      	lsls	r2, r3, #9
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	430a      	orrs	r2, r1
 800f412:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	689a      	ldr	r2, [r3, #8]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f422:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	6899      	ldr	r1, [r3, #8]
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	695b      	ldr	r3, [r3, #20]
 800f42e:	029a      	lsls	r2, r3, #10
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	430a      	orrs	r2, r1
 800f436:	609a      	str	r2, [r3, #8]
}
 800f438:	bf00      	nop
 800f43a:	3714      	adds	r7, #20
 800f43c:	46bd      	mov	sp, r7
 800f43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f442:	4770      	bx	lr
 800f444:	40012300 	.word	0x40012300
 800f448:	0f000001 	.word	0x0f000001

0800f44c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b084      	sub	sp, #16
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f458:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f45e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f462:	2b00      	cmp	r3, #0
 800f464:	d13c      	bne.n	800f4e0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f46a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	689b      	ldr	r3, [r3, #8]
 800f478:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d12b      	bne.n	800f4d8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f484:	2b00      	cmp	r3, #0
 800f486:	d127      	bne.n	800f4d8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f48e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f492:	2b00      	cmp	r3, #0
 800f494:	d006      	beq.n	800f4a4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	689b      	ldr	r3, [r3, #8]
 800f49c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d119      	bne.n	800f4d8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	685a      	ldr	r2, [r3, #4]
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	f022 0220 	bic.w	r2, r2, #32
 800f4b2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d105      	bne.n	800f4d8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4d0:	f043 0201 	orr.w	r2, r3, #1
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800f4d8:	68f8      	ldr	r0, [r7, #12]
 800f4da:	f7fd f983 	bl	800c7e4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800f4de:	e00e      	b.n	800f4fe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4e4:	f003 0310 	and.w	r3, r3, #16
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d003      	beq.n	800f4f4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800f4ec:	68f8      	ldr	r0, [r7, #12]
 800f4ee:	f7ff fd85 	bl	800effc <HAL_ADC_ErrorCallback>
}
 800f4f2:	e004      	b.n	800f4fe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f4f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	4798      	blx	r3
}
 800f4fe:	bf00      	nop
 800f500:	3710      	adds	r7, #16
 800f502:	46bd      	mov	sp, r7
 800f504:	bd80      	pop	{r7, pc}

0800f506 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f506:	b580      	push	{r7, lr}
 800f508:	b084      	sub	sp, #16
 800f50a:	af00      	add	r7, sp, #0
 800f50c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f512:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800f514:	68f8      	ldr	r0, [r7, #12]
 800f516:	f7ff fd5d 	bl	800efd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f51a:	bf00      	nop
 800f51c:	3710      	adds	r7, #16
 800f51e:	46bd      	mov	sp, r7
 800f520:	bd80      	pop	{r7, pc}

0800f522 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800f522:	b580      	push	{r7, lr}
 800f524:	b084      	sub	sp, #16
 800f526:	af00      	add	r7, sp, #0
 800f528:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f52e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2240      	movs	r2, #64	; 0x40
 800f534:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f53a:	f043 0204 	orr.w	r2, r3, #4
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800f542:	68f8      	ldr	r0, [r7, #12]
 800f544:	f7ff fd5a 	bl	800effc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f548:	bf00      	nop
 800f54a:	3710      	adds	r7, #16
 800f54c:	46bd      	mov	sp, r7
 800f54e:	bd80      	pop	{r7, pc}

0800f550 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f550:	b480      	push	{r7}
 800f552:	b083      	sub	sp, #12
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800f558:	bf00      	nop
 800f55a:	370c      	adds	r7, #12
 800f55c:	46bd      	mov	sp, r7
 800f55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f562:	4770      	bx	lr

0800f564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f564:	b480      	push	{r7}
 800f566:	b085      	sub	sp, #20
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	f003 0307 	and.w	r3, r3, #7
 800f572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f574:	4b0c      	ldr	r3, [pc, #48]	; (800f5a8 <__NVIC_SetPriorityGrouping+0x44>)
 800f576:	68db      	ldr	r3, [r3, #12]
 800f578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f57a:	68ba      	ldr	r2, [r7, #8]
 800f57c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800f580:	4013      	ands	r3, r2
 800f582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f58c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800f590:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f596:	4a04      	ldr	r2, [pc, #16]	; (800f5a8 <__NVIC_SetPriorityGrouping+0x44>)
 800f598:	68bb      	ldr	r3, [r7, #8]
 800f59a:	60d3      	str	r3, [r2, #12]
}
 800f59c:	bf00      	nop
 800f59e:	3714      	adds	r7, #20
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a6:	4770      	bx	lr
 800f5a8:	e000ed00 	.word	0xe000ed00

0800f5ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f5b0:	4b04      	ldr	r3, [pc, #16]	; (800f5c4 <__NVIC_GetPriorityGrouping+0x18>)
 800f5b2:	68db      	ldr	r3, [r3, #12]
 800f5b4:	0a1b      	lsrs	r3, r3, #8
 800f5b6:	f003 0307 	and.w	r3, r3, #7
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c2:	4770      	bx	lr
 800f5c4:	e000ed00 	.word	0xe000ed00

0800f5c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b083      	sub	sp, #12
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f5d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	db0b      	blt.n	800f5f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f5da:	79fb      	ldrb	r3, [r7, #7]
 800f5dc:	f003 021f 	and.w	r2, r3, #31
 800f5e0:	4907      	ldr	r1, [pc, #28]	; (800f600 <__NVIC_EnableIRQ+0x38>)
 800f5e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5e6:	095b      	lsrs	r3, r3, #5
 800f5e8:	2001      	movs	r0, #1
 800f5ea:	fa00 f202 	lsl.w	r2, r0, r2
 800f5ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800f5f2:	bf00      	nop
 800f5f4:	370c      	adds	r7, #12
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fc:	4770      	bx	lr
 800f5fe:	bf00      	nop
 800f600:	e000e100 	.word	0xe000e100

0800f604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f604:	b480      	push	{r7}
 800f606:	b083      	sub	sp, #12
 800f608:	af00      	add	r7, sp, #0
 800f60a:	4603      	mov	r3, r0
 800f60c:	6039      	str	r1, [r7, #0]
 800f60e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f614:	2b00      	cmp	r3, #0
 800f616:	db0a      	blt.n	800f62e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f618:	683b      	ldr	r3, [r7, #0]
 800f61a:	b2da      	uxtb	r2, r3
 800f61c:	490c      	ldr	r1, [pc, #48]	; (800f650 <__NVIC_SetPriority+0x4c>)
 800f61e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f622:	0112      	lsls	r2, r2, #4
 800f624:	b2d2      	uxtb	r2, r2
 800f626:	440b      	add	r3, r1
 800f628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f62c:	e00a      	b.n	800f644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	b2da      	uxtb	r2, r3
 800f632:	4908      	ldr	r1, [pc, #32]	; (800f654 <__NVIC_SetPriority+0x50>)
 800f634:	79fb      	ldrb	r3, [r7, #7]
 800f636:	f003 030f 	and.w	r3, r3, #15
 800f63a:	3b04      	subs	r3, #4
 800f63c:	0112      	lsls	r2, r2, #4
 800f63e:	b2d2      	uxtb	r2, r2
 800f640:	440b      	add	r3, r1
 800f642:	761a      	strb	r2, [r3, #24]
}
 800f644:	bf00      	nop
 800f646:	370c      	adds	r7, #12
 800f648:	46bd      	mov	sp, r7
 800f64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64e:	4770      	bx	lr
 800f650:	e000e100 	.word	0xe000e100
 800f654:	e000ed00 	.word	0xe000ed00

0800f658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f658:	b480      	push	{r7}
 800f65a:	b089      	sub	sp, #36	; 0x24
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	60f8      	str	r0, [r7, #12]
 800f660:	60b9      	str	r1, [r7, #8]
 800f662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f003 0307 	and.w	r3, r3, #7
 800f66a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f66c:	69fb      	ldr	r3, [r7, #28]
 800f66e:	f1c3 0307 	rsb	r3, r3, #7
 800f672:	2b04      	cmp	r3, #4
 800f674:	bf28      	it	cs
 800f676:	2304      	movcs	r3, #4
 800f678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f67a:	69fb      	ldr	r3, [r7, #28]
 800f67c:	3304      	adds	r3, #4
 800f67e:	2b06      	cmp	r3, #6
 800f680:	d902      	bls.n	800f688 <NVIC_EncodePriority+0x30>
 800f682:	69fb      	ldr	r3, [r7, #28]
 800f684:	3b03      	subs	r3, #3
 800f686:	e000      	b.n	800f68a <NVIC_EncodePriority+0x32>
 800f688:	2300      	movs	r3, #0
 800f68a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f68c:	f04f 32ff 	mov.w	r2, #4294967295
 800f690:	69bb      	ldr	r3, [r7, #24]
 800f692:	fa02 f303 	lsl.w	r3, r2, r3
 800f696:	43da      	mvns	r2, r3
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	401a      	ands	r2, r3
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f6a0:	f04f 31ff 	mov.w	r1, #4294967295
 800f6a4:	697b      	ldr	r3, [r7, #20]
 800f6a6:	fa01 f303 	lsl.w	r3, r1, r3
 800f6aa:	43d9      	mvns	r1, r3
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f6b0:	4313      	orrs	r3, r2
         );
}
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	3724      	adds	r7, #36	; 0x24
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6bc:	4770      	bx	lr
	...

0800f6c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b082      	sub	sp, #8
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f6d0:	d301      	bcc.n	800f6d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f6d2:	2301      	movs	r3, #1
 800f6d4:	e00f      	b.n	800f6f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f6d6:	4a0a      	ldr	r2, [pc, #40]	; (800f700 <SysTick_Config+0x40>)
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	3b01      	subs	r3, #1
 800f6dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f6de:	210f      	movs	r1, #15
 800f6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f6e4:	f7ff ff8e 	bl	800f604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f6e8:	4b05      	ldr	r3, [pc, #20]	; (800f700 <SysTick_Config+0x40>)
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f6ee:	4b04      	ldr	r3, [pc, #16]	; (800f700 <SysTick_Config+0x40>)
 800f6f0:	2207      	movs	r2, #7
 800f6f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f6f4:	2300      	movs	r3, #0
}
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	3708      	adds	r7, #8
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}
 800f6fe:	bf00      	nop
 800f700:	e000e010 	.word	0xe000e010

0800f704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b082      	sub	sp, #8
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f70c:	6878      	ldr	r0, [r7, #4]
 800f70e:	f7ff ff29 	bl	800f564 <__NVIC_SetPriorityGrouping>
}
 800f712:	bf00      	nop
 800f714:	3708      	adds	r7, #8
 800f716:	46bd      	mov	sp, r7
 800f718:	bd80      	pop	{r7, pc}

0800f71a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f71a:	b580      	push	{r7, lr}
 800f71c:	b086      	sub	sp, #24
 800f71e:	af00      	add	r7, sp, #0
 800f720:	4603      	mov	r3, r0
 800f722:	60b9      	str	r1, [r7, #8]
 800f724:	607a      	str	r2, [r7, #4]
 800f726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f728:	2300      	movs	r3, #0
 800f72a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f72c:	f7ff ff3e 	bl	800f5ac <__NVIC_GetPriorityGrouping>
 800f730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f732:	687a      	ldr	r2, [r7, #4]
 800f734:	68b9      	ldr	r1, [r7, #8]
 800f736:	6978      	ldr	r0, [r7, #20]
 800f738:	f7ff ff8e 	bl	800f658 <NVIC_EncodePriority>
 800f73c:	4602      	mov	r2, r0
 800f73e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f742:	4611      	mov	r1, r2
 800f744:	4618      	mov	r0, r3
 800f746:	f7ff ff5d 	bl	800f604 <__NVIC_SetPriority>
}
 800f74a:	bf00      	nop
 800f74c:	3718      	adds	r7, #24
 800f74e:	46bd      	mov	sp, r7
 800f750:	bd80      	pop	{r7, pc}

0800f752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f752:	b580      	push	{r7, lr}
 800f754:	b082      	sub	sp, #8
 800f756:	af00      	add	r7, sp, #0
 800f758:	4603      	mov	r3, r0
 800f75a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f75c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f760:	4618      	mov	r0, r3
 800f762:	f7ff ff31 	bl	800f5c8 <__NVIC_EnableIRQ>
}
 800f766:	bf00      	nop
 800f768:	3708      	adds	r7, #8
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}

0800f76e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f76e:	b580      	push	{r7, lr}
 800f770:	b082      	sub	sp, #8
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f7ff ffa2 	bl	800f6c0 <SysTick_Config>
 800f77c:	4603      	mov	r3, r0
}
 800f77e:	4618      	mov	r0, r3
 800f780:	3708      	adds	r7, #8
 800f782:	46bd      	mov	sp, r7
 800f784:	bd80      	pop	{r7, pc}
	...

0800f788 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b086      	sub	sp, #24
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f790:	2300      	movs	r3, #0
 800f792:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f794:	f7ff f930 	bl	800e9f8 <HAL_GetTick>
 800f798:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d101      	bne.n	800f7a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	e099      	b.n	800f8d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2202      	movs	r2, #2
 800f7b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	681a      	ldr	r2, [r3, #0]
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	f022 0201 	bic.w	r2, r2, #1
 800f7c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f7c4:	e00f      	b.n	800f7e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f7c6:	f7ff f917 	bl	800e9f8 <HAL_GetTick>
 800f7ca:	4602      	mov	r2, r0
 800f7cc:	693b      	ldr	r3, [r7, #16]
 800f7ce:	1ad3      	subs	r3, r2, r3
 800f7d0:	2b05      	cmp	r3, #5
 800f7d2:	d908      	bls.n	800f7e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	2220      	movs	r2, #32
 800f7d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2203      	movs	r2, #3
 800f7de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800f7e2:	2303      	movs	r3, #3
 800f7e4:	e078      	b.n	800f8d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	f003 0301 	and.w	r3, r3, #1
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d1e8      	bne.n	800f7c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f7fc:	697a      	ldr	r2, [r7, #20]
 800f7fe:	4b38      	ldr	r3, [pc, #224]	; (800f8e0 <HAL_DMA_Init+0x158>)
 800f800:	4013      	ands	r3, r2
 800f802:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	685a      	ldr	r2, [r3, #4]
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	689b      	ldr	r3, [r3, #8]
 800f80c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f812:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	691b      	ldr	r3, [r3, #16]
 800f818:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f81e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	699b      	ldr	r3, [r3, #24]
 800f824:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f82a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6a1b      	ldr	r3, [r3, #32]
 800f830:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f832:	697a      	ldr	r2, [r7, #20]
 800f834:	4313      	orrs	r3, r2
 800f836:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f83c:	2b04      	cmp	r3, #4
 800f83e:	d107      	bne.n	800f850 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f848:	4313      	orrs	r3, r2
 800f84a:	697a      	ldr	r2, [r7, #20]
 800f84c:	4313      	orrs	r3, r2
 800f84e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	697a      	ldr	r2, [r7, #20]
 800f856:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	695b      	ldr	r3, [r3, #20]
 800f85e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f860:	697b      	ldr	r3, [r7, #20]
 800f862:	f023 0307 	bic.w	r3, r3, #7
 800f866:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f86c:	697a      	ldr	r2, [r7, #20]
 800f86e:	4313      	orrs	r3, r2
 800f870:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f876:	2b04      	cmp	r3, #4
 800f878:	d117      	bne.n	800f8aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f87e:	697a      	ldr	r2, [r7, #20]
 800f880:	4313      	orrs	r3, r2
 800f882:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d00e      	beq.n	800f8aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 fadf 	bl	800fe50 <DMA_CheckFifoParam>
 800f892:	4603      	mov	r3, r0
 800f894:	2b00      	cmp	r3, #0
 800f896:	d008      	beq.n	800f8aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2240      	movs	r2, #64	; 0x40
 800f89c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2201      	movs	r2, #1
 800f8a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	e016      	b.n	800f8d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f000 fa96 	bl	800fde4 <DMA_CalcBaseAndBitshift>
 800f8b8:	4603      	mov	r3, r0
 800f8ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8c0:	223f      	movs	r2, #63	; 0x3f
 800f8c2:	409a      	lsls	r2, r3
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	2201      	movs	r2, #1
 800f8d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800f8d6:	2300      	movs	r3, #0
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3718      	adds	r7, #24
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	bd80      	pop	{r7, pc}
 800f8e0:	f010803f 	.word	0xf010803f

0800f8e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b086      	sub	sp, #24
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	60f8      	str	r0, [r7, #12]
 800f8ec:	60b9      	str	r1, [r7, #8]
 800f8ee:	607a      	str	r2, [r7, #4]
 800f8f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f902:	2b01      	cmp	r3, #1
 800f904:	d101      	bne.n	800f90a <HAL_DMA_Start_IT+0x26>
 800f906:	2302      	movs	r3, #2
 800f908:	e040      	b.n	800f98c <HAL_DMA_Start_IT+0xa8>
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	2201      	movs	r2, #1
 800f90e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f918:	b2db      	uxtb	r3, r3
 800f91a:	2b01      	cmp	r3, #1
 800f91c:	d12f      	bne.n	800f97e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	2202      	movs	r2, #2
 800f922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2200      	movs	r2, #0
 800f92a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f92c:	683b      	ldr	r3, [r7, #0]
 800f92e:	687a      	ldr	r2, [r7, #4]
 800f930:	68b9      	ldr	r1, [r7, #8]
 800f932:	68f8      	ldr	r0, [r7, #12]
 800f934:	f000 fa28 	bl	800fd88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f93c:	223f      	movs	r2, #63	; 0x3f
 800f93e:	409a      	lsls	r2, r3
 800f940:	693b      	ldr	r3, [r7, #16]
 800f942:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	681a      	ldr	r2, [r3, #0]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	f042 0216 	orr.w	r2, r2, #22
 800f952:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d007      	beq.n	800f96c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	681a      	ldr	r2, [r3, #0]
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	f042 0208 	orr.w	r2, r2, #8
 800f96a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	681a      	ldr	r2, [r3, #0]
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	f042 0201 	orr.w	r2, r2, #1
 800f97a:	601a      	str	r2, [r3, #0]
 800f97c:	e005      	b.n	800f98a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2200      	movs	r2, #0
 800f982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800f986:	2302      	movs	r3, #2
 800f988:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800f98a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3718      	adds	r7, #24
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}

0800f994 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800f994:	b580      	push	{r7, lr}
 800f996:	b084      	sub	sp, #16
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800f9a2:	f7ff f829 	bl	800e9f8 <HAL_GetTick>
 800f9a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f9ae:	b2db      	uxtb	r3, r3
 800f9b0:	2b02      	cmp	r3, #2
 800f9b2:	d008      	beq.n	800f9c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2280      	movs	r2, #128	; 0x80
 800f9b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2200      	movs	r2, #0
 800f9be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800f9c2:	2301      	movs	r3, #1
 800f9c4:	e052      	b.n	800fa6c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	f022 0216 	bic.w	r2, r2, #22
 800f9d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	695a      	ldr	r2, [r3, #20]
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f9e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d103      	bne.n	800f9f6 <HAL_DMA_Abort+0x62>
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d007      	beq.n	800fa06 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	681a      	ldr	r2, [r3, #0]
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	f022 0208 	bic.w	r2, r2, #8
 800fa04:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	681a      	ldr	r2, [r3, #0]
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	f022 0201 	bic.w	r2, r2, #1
 800fa14:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fa16:	e013      	b.n	800fa40 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800fa18:	f7fe ffee 	bl	800e9f8 <HAL_GetTick>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	68bb      	ldr	r3, [r7, #8]
 800fa20:	1ad3      	subs	r3, r2, r3
 800fa22:	2b05      	cmp	r3, #5
 800fa24:	d90c      	bls.n	800fa40 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2220      	movs	r2, #32
 800fa2a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	2203      	movs	r2, #3
 800fa38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800fa3c:	2303      	movs	r3, #3
 800fa3e:	e015      	b.n	800fa6c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	f003 0301 	and.w	r3, r3, #1
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d1e4      	bne.n	800fa18 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa52:	223f      	movs	r2, #63	; 0x3f
 800fa54:	409a      	lsls	r2, r3
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2201      	movs	r2, #1
 800fa66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800fa6a:	2300      	movs	r3, #0
}
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	3710      	adds	r7, #16
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b086      	sub	sp, #24
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800fa80:	4b92      	ldr	r3, [pc, #584]	; (800fccc <HAL_DMA_IRQHandler+0x258>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	4a92      	ldr	r2, [pc, #584]	; (800fcd0 <HAL_DMA_IRQHandler+0x25c>)
 800fa86:	fba2 2303 	umull	r2, r3, r2, r3
 800fa8a:	0a9b      	lsrs	r3, r3, #10
 800fa8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800fa94:	693b      	ldr	r3, [r7, #16]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa9e:	2208      	movs	r2, #8
 800faa0:	409a      	lsls	r2, r3
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	4013      	ands	r3, r2
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d01a      	beq.n	800fae0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	f003 0304 	and.w	r3, r3, #4
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d013      	beq.n	800fae0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	681a      	ldr	r2, [r3, #0]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	f022 0204 	bic.w	r2, r2, #4
 800fac6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800facc:	2208      	movs	r2, #8
 800face:	409a      	lsls	r2, r3
 800fad0:	693b      	ldr	r3, [r7, #16]
 800fad2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fad8:	f043 0201 	orr.w	r2, r3, #1
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fae4:	2201      	movs	r2, #1
 800fae6:	409a      	lsls	r2, r3
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	4013      	ands	r3, r2
 800faec:	2b00      	cmp	r3, #0
 800faee:	d012      	beq.n	800fb16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	695b      	ldr	r3, [r3, #20]
 800faf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d00b      	beq.n	800fb16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb02:	2201      	movs	r2, #1
 800fb04:	409a      	lsls	r2, r3
 800fb06:	693b      	ldr	r3, [r7, #16]
 800fb08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb0e:	f043 0202 	orr.w	r2, r3, #2
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb1a:	2204      	movs	r2, #4
 800fb1c:	409a      	lsls	r2, r3
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	4013      	ands	r3, r2
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d012      	beq.n	800fb4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	f003 0302 	and.w	r3, r3, #2
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d00b      	beq.n	800fb4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb38:	2204      	movs	r2, #4
 800fb3a:	409a      	lsls	r2, r3
 800fb3c:	693b      	ldr	r3, [r7, #16]
 800fb3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb44:	f043 0204 	orr.w	r2, r3, #4
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb50:	2210      	movs	r2, #16
 800fb52:	409a      	lsls	r2, r3
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	4013      	ands	r3, r2
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d043      	beq.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	f003 0308 	and.w	r3, r3, #8
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d03c      	beq.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb6e:	2210      	movs	r2, #16
 800fb70:	409a      	lsls	r2, r3
 800fb72:	693b      	ldr	r3, [r7, #16]
 800fb74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d018      	beq.n	800fbb6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d108      	bne.n	800fba4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d024      	beq.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb9e:	6878      	ldr	r0, [r7, #4]
 800fba0:	4798      	blx	r3
 800fba2:	e01f      	b.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d01b      	beq.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fbb0:	6878      	ldr	r0, [r7, #4]
 800fbb2:	4798      	blx	r3
 800fbb4:	e016      	b.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d107      	bne.n	800fbd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	681a      	ldr	r2, [r3, #0]
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	f022 0208 	bic.w	r2, r2, #8
 800fbd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d003      	beq.n	800fbe4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbe8:	2220      	movs	r2, #32
 800fbea:	409a      	lsls	r2, r3
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	4013      	ands	r3, r2
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	f000 808e 	beq.w	800fd12 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	f003 0310 	and.w	r3, r3, #16
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	f000 8086 	beq.w	800fd12 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc0a:	2220      	movs	r2, #32
 800fc0c:	409a      	lsls	r2, r3
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800fc18:	b2db      	uxtb	r3, r3
 800fc1a:	2b05      	cmp	r3, #5
 800fc1c:	d136      	bne.n	800fc8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	681a      	ldr	r2, [r3, #0]
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	f022 0216 	bic.w	r2, r2, #22
 800fc2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	695a      	ldr	r2, [r3, #20]
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fc3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d103      	bne.n	800fc4e <HAL_DMA_IRQHandler+0x1da>
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d007      	beq.n	800fc5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	681a      	ldr	r2, [r3, #0]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	f022 0208 	bic.w	r2, r2, #8
 800fc5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc62:	223f      	movs	r2, #63	; 0x3f
 800fc64:	409a      	lsls	r2, r3
 800fc66:	693b      	ldr	r3, [r7, #16]
 800fc68:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2201      	movs	r2, #1
 800fc76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d07d      	beq.n	800fd7e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fc86:	6878      	ldr	r0, [r7, #4]
 800fc88:	4798      	blx	r3
        }
        return;
 800fc8a:	e078      	b.n	800fd7e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d01c      	beq.n	800fcd4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d108      	bne.n	800fcba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d030      	beq.n	800fd12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fcb4:	6878      	ldr	r0, [r7, #4]
 800fcb6:	4798      	blx	r3
 800fcb8:	e02b      	b.n	800fd12 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d027      	beq.n	800fd12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	4798      	blx	r3
 800fcca:	e022      	b.n	800fd12 <HAL_DMA_IRQHandler+0x29e>
 800fccc:	20000cf4 	.word	0x20000cf4
 800fcd0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d10f      	bne.n	800fd02 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	681a      	ldr	r2, [r3, #0]
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	f022 0210 	bic.w	r2, r2, #16
 800fcf0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	2201      	movs	r2, #1
 800fcfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d003      	beq.n	800fd12 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd0e:	6878      	ldr	r0, [r7, #4]
 800fd10:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d032      	beq.n	800fd80 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd1e:	f003 0301 	and.w	r3, r3, #1
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d022      	beq.n	800fd6c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	2205      	movs	r2, #5
 800fd2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	681a      	ldr	r2, [r3, #0]
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	f022 0201 	bic.w	r2, r2, #1
 800fd3c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	3301      	adds	r3, #1
 800fd42:	60bb      	str	r3, [r7, #8]
 800fd44:	697a      	ldr	r2, [r7, #20]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	d307      	bcc.n	800fd5a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	f003 0301 	and.w	r3, r3, #1
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d1f2      	bne.n	800fd3e <HAL_DMA_IRQHandler+0x2ca>
 800fd58:	e000      	b.n	800fd5c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800fd5a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2200      	movs	r2, #0
 800fd60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2201      	movs	r2, #1
 800fd68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d005      	beq.n	800fd80 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fd78:	6878      	ldr	r0, [r7, #4]
 800fd7a:	4798      	blx	r3
 800fd7c:	e000      	b.n	800fd80 <HAL_DMA_IRQHandler+0x30c>
        return;
 800fd7e:	bf00      	nop
    }
  }
}
 800fd80:	3718      	adds	r7, #24
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}
 800fd86:	bf00      	nop

0800fd88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fd88:	b480      	push	{r7}
 800fd8a:	b085      	sub	sp, #20
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	60f8      	str	r0, [r7, #12]
 800fd90:	60b9      	str	r1, [r7, #8]
 800fd92:	607a      	str	r2, [r7, #4]
 800fd94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800fda4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	683a      	ldr	r2, [r7, #0]
 800fdac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	689b      	ldr	r3, [r3, #8]
 800fdb2:	2b40      	cmp	r3, #64	; 0x40
 800fdb4:	d108      	bne.n	800fdc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	687a      	ldr	r2, [r7, #4]
 800fdbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	68ba      	ldr	r2, [r7, #8]
 800fdc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800fdc6:	e007      	b.n	800fdd8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	681b      	ldr	r3, [r3, #0]
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	687a      	ldr	r2, [r7, #4]
 800fdd6:	60da      	str	r2, [r3, #12]
}
 800fdd8:	bf00      	nop
 800fdda:	3714      	adds	r7, #20
 800fddc:	46bd      	mov	sp, r7
 800fdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde2:	4770      	bx	lr

0800fde4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800fde4:	b480      	push	{r7}
 800fde6:	b085      	sub	sp, #20
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	b2db      	uxtb	r3, r3
 800fdf2:	3b10      	subs	r3, #16
 800fdf4:	4a14      	ldr	r2, [pc, #80]	; (800fe48 <DMA_CalcBaseAndBitshift+0x64>)
 800fdf6:	fba2 2303 	umull	r2, r3, r2, r3
 800fdfa:	091b      	lsrs	r3, r3, #4
 800fdfc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800fdfe:	4a13      	ldr	r2, [pc, #76]	; (800fe4c <DMA_CalcBaseAndBitshift+0x68>)
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	4413      	add	r3, r2
 800fe04:	781b      	ldrb	r3, [r3, #0]
 800fe06:	461a      	mov	r2, r3
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	2b03      	cmp	r3, #3
 800fe10:	d909      	bls.n	800fe26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800fe1a:	f023 0303 	bic.w	r3, r3, #3
 800fe1e:	1d1a      	adds	r2, r3, #4
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	659a      	str	r2, [r3, #88]	; 0x58
 800fe24:	e007      	b.n	800fe36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800fe2e:	f023 0303 	bic.w	r3, r3, #3
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	3714      	adds	r7, #20
 800fe3e:	46bd      	mov	sp, r7
 800fe40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe44:	4770      	bx	lr
 800fe46:	bf00      	nop
 800fe48:	aaaaaaab 	.word	0xaaaaaaab
 800fe4c:	080166f8 	.word	0x080166f8

0800fe50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b085      	sub	sp, #20
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fe58:	2300      	movs	r3, #0
 800fe5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fe60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	699b      	ldr	r3, [r3, #24]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d11f      	bne.n	800feaa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800fe6a:	68bb      	ldr	r3, [r7, #8]
 800fe6c:	2b03      	cmp	r3, #3
 800fe6e:	d855      	bhi.n	800ff1c <DMA_CheckFifoParam+0xcc>
 800fe70:	a201      	add	r2, pc, #4	; (adr r2, 800fe78 <DMA_CheckFifoParam+0x28>)
 800fe72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe76:	bf00      	nop
 800fe78:	0800fe89 	.word	0x0800fe89
 800fe7c:	0800fe9b 	.word	0x0800fe9b
 800fe80:	0800fe89 	.word	0x0800fe89
 800fe84:	0800ff1d 	.word	0x0800ff1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d045      	beq.n	800ff20 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800fe94:	2301      	movs	r3, #1
 800fe96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fe98:	e042      	b.n	800ff20 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe9e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800fea2:	d13f      	bne.n	800ff24 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800fea4:	2301      	movs	r3, #1
 800fea6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fea8:	e03c      	b.n	800ff24 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	699b      	ldr	r3, [r3, #24]
 800feae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800feb2:	d121      	bne.n	800fef8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	2b03      	cmp	r3, #3
 800feb8:	d836      	bhi.n	800ff28 <DMA_CheckFifoParam+0xd8>
 800feba:	a201      	add	r2, pc, #4	; (adr r2, 800fec0 <DMA_CheckFifoParam+0x70>)
 800febc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fec0:	0800fed1 	.word	0x0800fed1
 800fec4:	0800fed7 	.word	0x0800fed7
 800fec8:	0800fed1 	.word	0x0800fed1
 800fecc:	0800fee9 	.word	0x0800fee9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800fed0:	2301      	movs	r3, #1
 800fed2:	73fb      	strb	r3, [r7, #15]
      break;
 800fed4:	e02f      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800feda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d024      	beq.n	800ff2c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800fee2:	2301      	movs	r3, #1
 800fee4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fee6:	e021      	b.n	800ff2c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800feec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800fef0:	d11e      	bne.n	800ff30 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800fef2:	2301      	movs	r3, #1
 800fef4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800fef6:	e01b      	b.n	800ff30 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800fef8:	68bb      	ldr	r3, [r7, #8]
 800fefa:	2b02      	cmp	r3, #2
 800fefc:	d902      	bls.n	800ff04 <DMA_CheckFifoParam+0xb4>
 800fefe:	2b03      	cmp	r3, #3
 800ff00:	d003      	beq.n	800ff0a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ff02:	e018      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ff04:	2301      	movs	r3, #1
 800ff06:	73fb      	strb	r3, [r7, #15]
      break;
 800ff08:	e015      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d00e      	beq.n	800ff34 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800ff16:	2301      	movs	r3, #1
 800ff18:	73fb      	strb	r3, [r7, #15]
      break;
 800ff1a:	e00b      	b.n	800ff34 <DMA_CheckFifoParam+0xe4>
      break;
 800ff1c:	bf00      	nop
 800ff1e:	e00a      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;
 800ff20:	bf00      	nop
 800ff22:	e008      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;
 800ff24:	bf00      	nop
 800ff26:	e006      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;
 800ff28:	bf00      	nop
 800ff2a:	e004      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;
 800ff2c:	bf00      	nop
 800ff2e:	e002      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;   
 800ff30:	bf00      	nop
 800ff32:	e000      	b.n	800ff36 <DMA_CheckFifoParam+0xe6>
      break;
 800ff34:	bf00      	nop
    }
  } 
  
  return status; 
 800ff36:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff38:	4618      	mov	r0, r3
 800ff3a:	3714      	adds	r7, #20
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff42:	4770      	bx	lr

0800ff44 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	b086      	sub	sp, #24
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	60f8      	str	r0, [r7, #12]
 800ff4c:	60b9      	str	r1, [r7, #8]
 800ff4e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ff52:	2301      	movs	r3, #1
 800ff54:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ff56:	4b23      	ldr	r3, [pc, #140]	; (800ffe4 <HAL_FLASH_Program+0xa0>)
 800ff58:	7e1b      	ldrb	r3, [r3, #24]
 800ff5a:	2b01      	cmp	r3, #1
 800ff5c:	d101      	bne.n	800ff62 <HAL_FLASH_Program+0x1e>
 800ff5e:	2302      	movs	r3, #2
 800ff60:	e03b      	b.n	800ffda <HAL_FLASH_Program+0x96>
 800ff62:	4b20      	ldr	r3, [pc, #128]	; (800ffe4 <HAL_FLASH_Program+0xa0>)
 800ff64:	2201      	movs	r2, #1
 800ff66:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ff68:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ff6c:	f000 f924 	bl	80101b8 <FLASH_WaitForLastOperation>
 800ff70:	4603      	mov	r3, r0
 800ff72:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800ff74:	7dfb      	ldrb	r3, [r7, #23]
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d12b      	bne.n	800ffd2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d105      	bne.n	800ff8c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800ff80:	783b      	ldrb	r3, [r7, #0]
 800ff82:	4619      	mov	r1, r3
 800ff84:	68b8      	ldr	r0, [r7, #8]
 800ff86:	f000 f9cd 	bl	8010324 <FLASH_Program_Byte>
 800ff8a:	e016      	b.n	800ffba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	2b01      	cmp	r3, #1
 800ff90:	d105      	bne.n	800ff9e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800ff92:	883b      	ldrh	r3, [r7, #0]
 800ff94:	4619      	mov	r1, r3
 800ff96:	68b8      	ldr	r0, [r7, #8]
 800ff98:	f000 f9a0 	bl	80102dc <FLASH_Program_HalfWord>
 800ff9c:	e00d      	b.n	800ffba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	2b02      	cmp	r3, #2
 800ffa2:	d105      	bne.n	800ffb0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	4619      	mov	r1, r3
 800ffa8:	68b8      	ldr	r0, [r7, #8]
 800ffaa:	f000 f975 	bl	8010298 <FLASH_Program_Word>
 800ffae:	e004      	b.n	800ffba <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800ffb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffb4:	68b8      	ldr	r0, [r7, #8]
 800ffb6:	f000 f93f 	bl	8010238 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ffba:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ffbe:	f000 f8fb 	bl	80101b8 <FLASH_WaitForLastOperation>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800ffc6:	4b08      	ldr	r3, [pc, #32]	; (800ffe8 <HAL_FLASH_Program+0xa4>)
 800ffc8:	691b      	ldr	r3, [r3, #16]
 800ffca:	4a07      	ldr	r2, [pc, #28]	; (800ffe8 <HAL_FLASH_Program+0xa4>)
 800ffcc:	f023 0301 	bic.w	r3, r3, #1
 800ffd0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ffd2:	4b04      	ldr	r3, [pc, #16]	; (800ffe4 <HAL_FLASH_Program+0xa0>)
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	761a      	strb	r2, [r3, #24]
  
  return status;
 800ffd8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffda:	4618      	mov	r0, r3
 800ffdc:	3718      	adds	r7, #24
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	bf00      	nop
 800ffe4:	2001662c 	.word	0x2001662c
 800ffe8:	40023c00 	.word	0x40023c00

0800ffec <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b082      	sub	sp, #8
 800fff0:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800fff2:	2300      	movs	r3, #0
 800fff4:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800fff6:	4b4b      	ldr	r3, [pc, #300]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 800fff8:	68db      	ldr	r3, [r3, #12]
 800fffa:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d020      	beq.n	8010044 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8010002:	4b49      	ldr	r3, [pc, #292]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	b2db      	uxtb	r3, r3
 8010008:	2b01      	cmp	r3, #1
 801000a:	d107      	bne.n	801001c <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 801000c:	4b46      	ldr	r3, [pc, #280]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 801000e:	68db      	ldr	r3, [r3, #12]
 8010010:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8010012:	4b45      	ldr	r3, [pc, #276]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010014:	f04f 32ff 	mov.w	r2, #4294967295
 8010018:	60da      	str	r2, [r3, #12]
 801001a:	e00b      	b.n	8010034 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 801001c:	4b42      	ldr	r3, [pc, #264]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 801001e:	781b      	ldrb	r3, [r3, #0]
 8010020:	b2db      	uxtb	r3, r3
 8010022:	2b02      	cmp	r3, #2
 8010024:	d103      	bne.n	801002e <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8010026:	4b40      	ldr	r3, [pc, #256]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010028:	691b      	ldr	r3, [r3, #16]
 801002a:	607b      	str	r3, [r7, #4]
 801002c:	e002      	b.n	8010034 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 801002e:	4b3e      	ldr	r3, [pc, #248]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010030:	695b      	ldr	r3, [r3, #20]
 8010032:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8010034:	f000 f998 	bl	8010368 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8010038:	6878      	ldr	r0, [r7, #4]
 801003a:	f000 f881 	bl	8010140 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 801003e:	4b3a      	ldr	r3, [pc, #232]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010040:	2200      	movs	r2, #0
 8010042:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8010044:	4b37      	ldr	r3, [pc, #220]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 8010046:	68db      	ldr	r3, [r3, #12]
 8010048:	f003 0301 	and.w	r3, r3, #1
 801004c:	2b00      	cmp	r3, #0
 801004e:	d04a      	beq.n	80100e6 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8010050:	4b34      	ldr	r3, [pc, #208]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 8010052:	2201      	movs	r2, #1
 8010054:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8010056:	4b34      	ldr	r3, [pc, #208]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010058:	781b      	ldrb	r3, [r3, #0]
 801005a:	b2db      	uxtb	r3, r3
 801005c:	2b01      	cmp	r3, #1
 801005e:	d12d      	bne.n	80100bc <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8010060:	4b31      	ldr	r3, [pc, #196]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	3b01      	subs	r3, #1
 8010066:	4a30      	ldr	r2, [pc, #192]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010068:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 801006a:	4b2f      	ldr	r3, [pc, #188]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d015      	beq.n	801009e <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8010072:	4b2d      	ldr	r3, [pc, #180]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010074:	68db      	ldr	r3, [r3, #12]
 8010076:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8010078:	6878      	ldr	r0, [r7, #4]
 801007a:	f000 f857 	bl	801012c <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 801007e:	4b2a      	ldr	r3, [pc, #168]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010080:	68db      	ldr	r3, [r3, #12]
 8010082:	3301      	adds	r3, #1
 8010084:	4a28      	ldr	r2, [pc, #160]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010086:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8010088:	4b27      	ldr	r3, [pc, #156]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 801008a:	68db      	ldr	r3, [r3, #12]
 801008c:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 801008e:	4b26      	ldr	r3, [pc, #152]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010090:	7a1b      	ldrb	r3, [r3, #8]
 8010092:	b2db      	uxtb	r3, r3
 8010094:	4619      	mov	r1, r3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fa50 	bl	801053c <FLASH_Erase_Sector>
 801009c:	e023      	b.n	80100e6 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 801009e:	f04f 33ff 	mov.w	r3, #4294967295
 80100a2:	607b      	str	r3, [r7, #4]
 80100a4:	4a20      	ldr	r2, [pc, #128]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80100aa:	4b1f      	ldr	r3, [pc, #124]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100ac:	2200      	movs	r2, #0
 80100ae:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80100b0:	f000 fa8c 	bl	80105cc <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	f000 f839 	bl	801012c <HAL_FLASH_EndOfOperationCallback>
 80100ba:	e014      	b.n	80100e6 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 80100bc:	4b1a      	ldr	r3, [pc, #104]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100be:	781b      	ldrb	r3, [r3, #0]
 80100c0:	b2db      	uxtb	r3, r3
 80100c2:	2b02      	cmp	r3, #2
 80100c4:	d107      	bne.n	80100d6 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 80100c6:	f000 fa81 	bl	80105cc <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80100ca:	4b17      	ldr	r3, [pc, #92]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100cc:	691b      	ldr	r3, [r3, #16]
 80100ce:	4618      	mov	r0, r3
 80100d0:	f000 f82c 	bl	801012c <HAL_FLASH_EndOfOperationCallback>
 80100d4:	e004      	b.n	80100e0 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80100d6:	4b14      	ldr	r3, [pc, #80]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100d8:	695b      	ldr	r3, [r3, #20]
 80100da:	4618      	mov	r0, r3
 80100dc:	f000 f826 	bl	801012c <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80100e0:	4b11      	ldr	r3, [pc, #68]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100e2:	2200      	movs	r2, #0
 80100e4:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80100e6:	4b10      	ldr	r3, [pc, #64]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 80100e8:	781b      	ldrb	r3, [r3, #0]
 80100ea:	b2db      	uxtb	r3, r3
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d114      	bne.n	801011a <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 80100f0:	4b0c      	ldr	r3, [pc, #48]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 80100f2:	691b      	ldr	r3, [r3, #16]
 80100f4:	4a0b      	ldr	r2, [pc, #44]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 80100f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80100fa:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 80100fc:	4b09      	ldr	r3, [pc, #36]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 80100fe:	691b      	ldr	r3, [r3, #16]
 8010100:	4a08      	ldr	r2, [pc, #32]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 8010102:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010106:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8010108:	4b06      	ldr	r3, [pc, #24]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 801010a:	691b      	ldr	r3, [r3, #16]
 801010c:	4a05      	ldr	r2, [pc, #20]	; (8010124 <HAL_FLASH_IRQHandler+0x138>)
 801010e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8010112:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8010114:	4b04      	ldr	r3, [pc, #16]	; (8010128 <HAL_FLASH_IRQHandler+0x13c>)
 8010116:	2200      	movs	r2, #0
 8010118:	761a      	strb	r2, [r3, #24]
  }
}
 801011a:	bf00      	nop
 801011c:	3708      	adds	r7, #8
 801011e:	46bd      	mov	sp, r7
 8010120:	bd80      	pop	{r7, pc}
 8010122:	bf00      	nop
 8010124:	40023c00 	.word	0x40023c00
 8010128:	2001662c 	.word	0x2001662c

0801012c <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 801012c:	b480      	push	{r7}
 801012e:	b083      	sub	sp, #12
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8010134:	bf00      	nop
 8010136:	370c      	adds	r7, #12
 8010138:	46bd      	mov	sp, r7
 801013a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013e:	4770      	bx	lr

08010140 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8010140:	b480      	push	{r7}
 8010142:	b083      	sub	sp, #12
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8010148:	bf00      	nop
 801014a:	370c      	adds	r7, #12
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr

08010154 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010154:	b480      	push	{r7}
 8010156:	b083      	sub	sp, #12
 8010158:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 801015a:	2300      	movs	r3, #0
 801015c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801015e:	4b0b      	ldr	r3, [pc, #44]	; (801018c <HAL_FLASH_Unlock+0x38>)
 8010160:	691b      	ldr	r3, [r3, #16]
 8010162:	2b00      	cmp	r3, #0
 8010164:	da0b      	bge.n	801017e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010166:	4b09      	ldr	r3, [pc, #36]	; (801018c <HAL_FLASH_Unlock+0x38>)
 8010168:	4a09      	ldr	r2, [pc, #36]	; (8010190 <HAL_FLASH_Unlock+0x3c>)
 801016a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801016c:	4b07      	ldr	r3, [pc, #28]	; (801018c <HAL_FLASH_Unlock+0x38>)
 801016e:	4a09      	ldr	r2, [pc, #36]	; (8010194 <HAL_FLASH_Unlock+0x40>)
 8010170:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010172:	4b06      	ldr	r3, [pc, #24]	; (801018c <HAL_FLASH_Unlock+0x38>)
 8010174:	691b      	ldr	r3, [r3, #16]
 8010176:	2b00      	cmp	r3, #0
 8010178:	da01      	bge.n	801017e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801017a:	2301      	movs	r3, #1
 801017c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801017e:	79fb      	ldrb	r3, [r7, #7]
}
 8010180:	4618      	mov	r0, r3
 8010182:	370c      	adds	r7, #12
 8010184:	46bd      	mov	sp, r7
 8010186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018a:	4770      	bx	lr
 801018c:	40023c00 	.word	0x40023c00
 8010190:	45670123 	.word	0x45670123
 8010194:	cdef89ab 	.word	0xcdef89ab

08010198 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010198:	b480      	push	{r7}
 801019a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 801019c:	4b05      	ldr	r3, [pc, #20]	; (80101b4 <HAL_FLASH_Lock+0x1c>)
 801019e:	691b      	ldr	r3, [r3, #16]
 80101a0:	4a04      	ldr	r2, [pc, #16]	; (80101b4 <HAL_FLASH_Lock+0x1c>)
 80101a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80101a6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80101a8:	2300      	movs	r3, #0
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	46bd      	mov	sp, r7
 80101ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b2:	4770      	bx	lr
 80101b4:	40023c00 	.word	0x40023c00

080101b8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b084      	sub	sp, #16
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80101c0:	2300      	movs	r3, #0
 80101c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80101c4:	4b1a      	ldr	r3, [pc, #104]	; (8010230 <FLASH_WaitForLastOperation+0x78>)
 80101c6:	2200      	movs	r2, #0
 80101c8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80101ca:	f7fe fc15 	bl	800e9f8 <HAL_GetTick>
 80101ce:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80101d0:	e010      	b.n	80101f4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d8:	d00c      	beq.n	80101f4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d007      	beq.n	80101f0 <FLASH_WaitForLastOperation+0x38>
 80101e0:	f7fe fc0a 	bl	800e9f8 <HAL_GetTick>
 80101e4:	4602      	mov	r2, r0
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	1ad3      	subs	r3, r2, r3
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	429a      	cmp	r2, r3
 80101ee:	d201      	bcs.n	80101f4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80101f0:	2303      	movs	r3, #3
 80101f2:	e019      	b.n	8010228 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80101f4:	4b0f      	ldr	r3, [pc, #60]	; (8010234 <FLASH_WaitForLastOperation+0x7c>)
 80101f6:	68db      	ldr	r3, [r3, #12]
 80101f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d1e8      	bne.n	80101d2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8010200:	4b0c      	ldr	r3, [pc, #48]	; (8010234 <FLASH_WaitForLastOperation+0x7c>)
 8010202:	68db      	ldr	r3, [r3, #12]
 8010204:	f003 0301 	and.w	r3, r3, #1
 8010208:	2b00      	cmp	r3, #0
 801020a:	d002      	beq.n	8010212 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801020c:	4b09      	ldr	r3, [pc, #36]	; (8010234 <FLASH_WaitForLastOperation+0x7c>)
 801020e:	2201      	movs	r2, #1
 8010210:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8010212:	4b08      	ldr	r3, [pc, #32]	; (8010234 <FLASH_WaitForLastOperation+0x7c>)
 8010214:	68db      	ldr	r3, [r3, #12]
 8010216:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 801021a:	2b00      	cmp	r3, #0
 801021c:	d003      	beq.n	8010226 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801021e:	f000 f8a3 	bl	8010368 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8010222:	2301      	movs	r3, #1
 8010224:	e000      	b.n	8010228 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8010226:	2300      	movs	r3, #0
  
}  
 8010228:	4618      	mov	r0, r3
 801022a:	3710      	adds	r7, #16
 801022c:	46bd      	mov	sp, r7
 801022e:	bd80      	pop	{r7, pc}
 8010230:	2001662c 	.word	0x2001662c
 8010234:	40023c00 	.word	0x40023c00

08010238 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8010238:	b490      	push	{r4, r7}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	60f8      	str	r0, [r7, #12]
 8010240:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010244:	4b13      	ldr	r3, [pc, #76]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 8010246:	691b      	ldr	r3, [r3, #16]
 8010248:	4a12      	ldr	r2, [pc, #72]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 801024a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801024e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8010250:	4b10      	ldr	r3, [pc, #64]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 8010252:	691b      	ldr	r3, [r3, #16]
 8010254:	4a0f      	ldr	r2, [pc, #60]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 8010256:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 801025a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801025c:	4b0d      	ldr	r3, [pc, #52]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 801025e:	691b      	ldr	r3, [r3, #16]
 8010260:	4a0c      	ldr	r2, [pc, #48]	; (8010294 <FLASH_Program_DoubleWord+0x5c>)
 8010262:	f043 0301 	orr.w	r3, r3, #1
 8010266:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	683a      	ldr	r2, [r7, #0]
 801026c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 801026e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8010272:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010276:	f04f 0300 	mov.w	r3, #0
 801027a:	f04f 0400 	mov.w	r4, #0
 801027e:	0013      	movs	r3, r2
 8010280:	2400      	movs	r4, #0
 8010282:	68fa      	ldr	r2, [r7, #12]
 8010284:	3204      	adds	r2, #4
 8010286:	6013      	str	r3, [r2, #0]
}
 8010288:	bf00      	nop
 801028a:	3710      	adds	r7, #16
 801028c:	46bd      	mov	sp, r7
 801028e:	bc90      	pop	{r4, r7}
 8010290:	4770      	bx	lr
 8010292:	bf00      	nop
 8010294:	40023c00 	.word	0x40023c00

08010298 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8010298:	b480      	push	{r7}
 801029a:	b083      	sub	sp, #12
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
 80102a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80102a2:	4b0d      	ldr	r3, [pc, #52]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102a4:	691b      	ldr	r3, [r3, #16]
 80102a6:	4a0c      	ldr	r2, [pc, #48]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80102ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80102ae:	4b0a      	ldr	r3, [pc, #40]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102b0:	691b      	ldr	r3, [r3, #16]
 80102b2:	4a09      	ldr	r2, [pc, #36]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80102b8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80102ba:	4b07      	ldr	r3, [pc, #28]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102bc:	691b      	ldr	r3, [r3, #16]
 80102be:	4a06      	ldr	r2, [pc, #24]	; (80102d8 <FLASH_Program_Word+0x40>)
 80102c0:	f043 0301 	orr.w	r3, r3, #1
 80102c4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	683a      	ldr	r2, [r7, #0]
 80102ca:	601a      	str	r2, [r3, #0]
}
 80102cc:	bf00      	nop
 80102ce:	370c      	adds	r7, #12
 80102d0:	46bd      	mov	sp, r7
 80102d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d6:	4770      	bx	lr
 80102d8:	40023c00 	.word	0x40023c00

080102dc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80102dc:	b480      	push	{r7}
 80102de:	b083      	sub	sp, #12
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	460b      	mov	r3, r1
 80102e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80102e8:	4b0d      	ldr	r3, [pc, #52]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 80102ea:	691b      	ldr	r3, [r3, #16]
 80102ec:	4a0c      	ldr	r2, [pc, #48]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 80102ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80102f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80102f4:	4b0a      	ldr	r3, [pc, #40]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 80102f6:	691b      	ldr	r3, [r3, #16]
 80102f8:	4a09      	ldr	r2, [pc, #36]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 80102fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80102fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8010300:	4b07      	ldr	r3, [pc, #28]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 8010302:	691b      	ldr	r3, [r3, #16]
 8010304:	4a06      	ldr	r2, [pc, #24]	; (8010320 <FLASH_Program_HalfWord+0x44>)
 8010306:	f043 0301 	orr.w	r3, r3, #1
 801030a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	887a      	ldrh	r2, [r7, #2]
 8010310:	801a      	strh	r2, [r3, #0]
}
 8010312:	bf00      	nop
 8010314:	370c      	adds	r7, #12
 8010316:	46bd      	mov	sp, r7
 8010318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031c:	4770      	bx	lr
 801031e:	bf00      	nop
 8010320:	40023c00 	.word	0x40023c00

08010324 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8010324:	b480      	push	{r7}
 8010326:	b083      	sub	sp, #12
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
 801032c:	460b      	mov	r3, r1
 801032e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010330:	4b0c      	ldr	r3, [pc, #48]	; (8010364 <FLASH_Program_Byte+0x40>)
 8010332:	691b      	ldr	r3, [r3, #16]
 8010334:	4a0b      	ldr	r2, [pc, #44]	; (8010364 <FLASH_Program_Byte+0x40>)
 8010336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801033a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 801033c:	4b09      	ldr	r3, [pc, #36]	; (8010364 <FLASH_Program_Byte+0x40>)
 801033e:	4a09      	ldr	r2, [pc, #36]	; (8010364 <FLASH_Program_Byte+0x40>)
 8010340:	691b      	ldr	r3, [r3, #16]
 8010342:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8010344:	4b07      	ldr	r3, [pc, #28]	; (8010364 <FLASH_Program_Byte+0x40>)
 8010346:	691b      	ldr	r3, [r3, #16]
 8010348:	4a06      	ldr	r2, [pc, #24]	; (8010364 <FLASH_Program_Byte+0x40>)
 801034a:	f043 0301 	orr.w	r3, r3, #1
 801034e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	78fa      	ldrb	r2, [r7, #3]
 8010354:	701a      	strb	r2, [r3, #0]
}
 8010356:	bf00      	nop
 8010358:	370c      	adds	r7, #12
 801035a:	46bd      	mov	sp, r7
 801035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010360:	4770      	bx	lr
 8010362:	bf00      	nop
 8010364:	40023c00 	.word	0x40023c00

08010368 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8010368:	b480      	push	{r7}
 801036a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 801036c:	4b27      	ldr	r3, [pc, #156]	; (801040c <FLASH_SetErrorCode+0xa4>)
 801036e:	68db      	ldr	r3, [r3, #12]
 8010370:	f003 0310 	and.w	r3, r3, #16
 8010374:	2b00      	cmp	r3, #0
 8010376:	d008      	beq.n	801038a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8010378:	4b25      	ldr	r3, [pc, #148]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 801037a:	69db      	ldr	r3, [r3, #28]
 801037c:	f043 0310 	orr.w	r3, r3, #16
 8010380:	4a23      	ldr	r2, [pc, #140]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 8010382:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8010384:	4b21      	ldr	r3, [pc, #132]	; (801040c <FLASH_SetErrorCode+0xa4>)
 8010386:	2210      	movs	r2, #16
 8010388:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801038a:	4b20      	ldr	r3, [pc, #128]	; (801040c <FLASH_SetErrorCode+0xa4>)
 801038c:	68db      	ldr	r3, [r3, #12]
 801038e:	f003 0320 	and.w	r3, r3, #32
 8010392:	2b00      	cmp	r3, #0
 8010394:	d008      	beq.n	80103a8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8010396:	4b1e      	ldr	r3, [pc, #120]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 8010398:	69db      	ldr	r3, [r3, #28]
 801039a:	f043 0308 	orr.w	r3, r3, #8
 801039e:	4a1c      	ldr	r2, [pc, #112]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103a0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80103a2:	4b1a      	ldr	r3, [pc, #104]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103a4:	2220      	movs	r2, #32
 80103a6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80103a8:	4b18      	ldr	r3, [pc, #96]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103aa:	68db      	ldr	r3, [r3, #12]
 80103ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d008      	beq.n	80103c6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80103b4:	4b16      	ldr	r3, [pc, #88]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103b6:	69db      	ldr	r3, [r3, #28]
 80103b8:	f043 0304 	orr.w	r3, r3, #4
 80103bc:	4a14      	ldr	r2, [pc, #80]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103be:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80103c0:	4b12      	ldr	r3, [pc, #72]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103c2:	2240      	movs	r2, #64	; 0x40
 80103c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80103c6:	4b11      	ldr	r3, [pc, #68]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103c8:	68db      	ldr	r3, [r3, #12]
 80103ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d008      	beq.n	80103e4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80103d2:	4b0f      	ldr	r3, [pc, #60]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103d4:	69db      	ldr	r3, [r3, #28]
 80103d6:	f043 0302 	orr.w	r3, r3, #2
 80103da:	4a0d      	ldr	r2, [pc, #52]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103dc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80103de:	4b0b      	ldr	r3, [pc, #44]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103e0:	2280      	movs	r2, #128	; 0x80
 80103e2:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80103e4:	4b09      	ldr	r3, [pc, #36]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103e6:	68db      	ldr	r3, [r3, #12]
 80103e8:	f003 0302 	and.w	r3, r3, #2
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d008      	beq.n	8010402 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80103f0:	4b07      	ldr	r3, [pc, #28]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103f2:	69db      	ldr	r3, [r3, #28]
 80103f4:	f043 0320 	orr.w	r3, r3, #32
 80103f8:	4a05      	ldr	r2, [pc, #20]	; (8010410 <FLASH_SetErrorCode+0xa8>)
 80103fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80103fc:	4b03      	ldr	r3, [pc, #12]	; (801040c <FLASH_SetErrorCode+0xa4>)
 80103fe:	2202      	movs	r2, #2
 8010400:	60da      	str	r2, [r3, #12]
  }
}
 8010402:	bf00      	nop
 8010404:	46bd      	mov	sp, r7
 8010406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040a:	4770      	bx	lr
 801040c:	40023c00 	.word	0x40023c00
 8010410:	2001662c 	.word	0x2001662c

08010414 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b084      	sub	sp, #16
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
 801041c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801041e:	2301      	movs	r3, #1
 8010420:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8010422:	2300      	movs	r3, #0
 8010424:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010426:	4b31      	ldr	r3, [pc, #196]	; (80104ec <HAL_FLASHEx_Erase+0xd8>)
 8010428:	7e1b      	ldrb	r3, [r3, #24]
 801042a:	2b01      	cmp	r3, #1
 801042c:	d101      	bne.n	8010432 <HAL_FLASHEx_Erase+0x1e>
 801042e:	2302      	movs	r3, #2
 8010430:	e058      	b.n	80104e4 <HAL_FLASHEx_Erase+0xd0>
 8010432:	4b2e      	ldr	r3, [pc, #184]	; (80104ec <HAL_FLASHEx_Erase+0xd8>)
 8010434:	2201      	movs	r2, #1
 8010436:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010438:	f24c 3050 	movw	r0, #50000	; 0xc350
 801043c:	f7ff febc 	bl	80101b8 <FLASH_WaitForLastOperation>
 8010440:	4603      	mov	r3, r0
 8010442:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8010444:	7bfb      	ldrb	r3, [r7, #15]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d148      	bne.n	80104dc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	f04f 32ff 	mov.w	r2, #4294967295
 8010450:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	2b01      	cmp	r3, #1
 8010458:	d115      	bne.n	8010486 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	691b      	ldr	r3, [r3, #16]
 801045e:	b2da      	uxtb	r2, r3
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	685b      	ldr	r3, [r3, #4]
 8010464:	4619      	mov	r1, r3
 8010466:	4610      	mov	r0, r2
 8010468:	f000 f844 	bl	80104f4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801046c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010470:	f7ff fea2 	bl	80101b8 <FLASH_WaitForLastOperation>
 8010474:	4603      	mov	r3, r0
 8010476:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8010478:	4b1d      	ldr	r3, [pc, #116]	; (80104f0 <HAL_FLASHEx_Erase+0xdc>)
 801047a:	691b      	ldr	r3, [r3, #16]
 801047c:	4a1c      	ldr	r2, [pc, #112]	; (80104f0 <HAL_FLASHEx_Erase+0xdc>)
 801047e:	f023 0304 	bic.w	r3, r3, #4
 8010482:	6113      	str	r3, [r2, #16]
 8010484:	e028      	b.n	80104d8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	689b      	ldr	r3, [r3, #8]
 801048a:	60bb      	str	r3, [r7, #8]
 801048c:	e01c      	b.n	80104c8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	691b      	ldr	r3, [r3, #16]
 8010492:	b2db      	uxtb	r3, r3
 8010494:	4619      	mov	r1, r3
 8010496:	68b8      	ldr	r0, [r7, #8]
 8010498:	f000 f850 	bl	801053c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801049c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80104a0:	f7ff fe8a 	bl	80101b8 <FLASH_WaitForLastOperation>
 80104a4:	4603      	mov	r3, r0
 80104a6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80104a8:	4b11      	ldr	r3, [pc, #68]	; (80104f0 <HAL_FLASHEx_Erase+0xdc>)
 80104aa:	691b      	ldr	r3, [r3, #16]
 80104ac:	4a10      	ldr	r2, [pc, #64]	; (80104f0 <HAL_FLASHEx_Erase+0xdc>)
 80104ae:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80104b2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80104b4:	7bfb      	ldrb	r3, [r7, #15]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d003      	beq.n	80104c2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	68ba      	ldr	r2, [r7, #8]
 80104be:	601a      	str	r2, [r3, #0]
          break;
 80104c0:	e00a      	b.n	80104d8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80104c2:	68bb      	ldr	r3, [r7, #8]
 80104c4:	3301      	adds	r3, #1
 80104c6:	60bb      	str	r3, [r7, #8]
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	68da      	ldr	r2, [r3, #12]
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	689b      	ldr	r3, [r3, #8]
 80104d0:	4413      	add	r3, r2
 80104d2:	68ba      	ldr	r2, [r7, #8]
 80104d4:	429a      	cmp	r2, r3
 80104d6:	d3da      	bcc.n	801048e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80104d8:	f000 f878 	bl	80105cc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80104dc:	4b03      	ldr	r3, [pc, #12]	; (80104ec <HAL_FLASHEx_Erase+0xd8>)
 80104de:	2200      	movs	r2, #0
 80104e0:	761a      	strb	r2, [r3, #24]

  return status;
 80104e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80104e4:	4618      	mov	r0, r3
 80104e6:	3710      	adds	r7, #16
 80104e8:	46bd      	mov	sp, r7
 80104ea:	bd80      	pop	{r7, pc}
 80104ec:	2001662c 	.word	0x2001662c
 80104f0:	40023c00 	.word	0x40023c00

080104f4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	4603      	mov	r3, r0
 80104fc:	6039      	str	r1, [r7, #0]
 80104fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010500:	4b0d      	ldr	r3, [pc, #52]	; (8010538 <FLASH_MassErase+0x44>)
 8010502:	691b      	ldr	r3, [r3, #16]
 8010504:	4a0c      	ldr	r2, [pc, #48]	; (8010538 <FLASH_MassErase+0x44>)
 8010506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801050a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801050c:	4b0a      	ldr	r3, [pc, #40]	; (8010538 <FLASH_MassErase+0x44>)
 801050e:	691b      	ldr	r3, [r3, #16]
 8010510:	4a09      	ldr	r2, [pc, #36]	; (8010538 <FLASH_MassErase+0x44>)
 8010512:	f043 0304 	orr.w	r3, r3, #4
 8010516:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8010518:	4b07      	ldr	r3, [pc, #28]	; (8010538 <FLASH_MassErase+0x44>)
 801051a:	691a      	ldr	r2, [r3, #16]
 801051c:	79fb      	ldrb	r3, [r7, #7]
 801051e:	021b      	lsls	r3, r3, #8
 8010520:	4313      	orrs	r3, r2
 8010522:	4a05      	ldr	r2, [pc, #20]	; (8010538 <FLASH_MassErase+0x44>)
 8010524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010528:	6113      	str	r3, [r2, #16]
}
 801052a:	bf00      	nop
 801052c:	370c      	adds	r7, #12
 801052e:	46bd      	mov	sp, r7
 8010530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010534:	4770      	bx	lr
 8010536:	bf00      	nop
 8010538:	40023c00 	.word	0x40023c00

0801053c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 801053c:	b480      	push	{r7}
 801053e:	b085      	sub	sp, #20
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	460b      	mov	r3, r1
 8010546:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8010548:	2300      	movs	r3, #0
 801054a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 801054c:	78fb      	ldrb	r3, [r7, #3]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d102      	bne.n	8010558 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8010552:	2300      	movs	r3, #0
 8010554:	60fb      	str	r3, [r7, #12]
 8010556:	e010      	b.n	801057a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8010558:	78fb      	ldrb	r3, [r7, #3]
 801055a:	2b01      	cmp	r3, #1
 801055c:	d103      	bne.n	8010566 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801055e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010562:	60fb      	str	r3, [r7, #12]
 8010564:	e009      	b.n	801057a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8010566:	78fb      	ldrb	r3, [r7, #3]
 8010568:	2b02      	cmp	r3, #2
 801056a:	d103      	bne.n	8010574 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 801056c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010570:	60fb      	str	r3, [r7, #12]
 8010572:	e002      	b.n	801057a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8010574:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010578:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801057a:	4b13      	ldr	r3, [pc, #76]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 801057c:	691b      	ldr	r3, [r3, #16]
 801057e:	4a12      	ldr	r2, [pc, #72]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 8010580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010584:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8010586:	4b10      	ldr	r3, [pc, #64]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 8010588:	691a      	ldr	r2, [r3, #16]
 801058a:	490f      	ldr	r1, [pc, #60]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	4313      	orrs	r3, r2
 8010590:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8010592:	4b0d      	ldr	r3, [pc, #52]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	4a0c      	ldr	r2, [pc, #48]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 8010598:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801059c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801059e:	4b0a      	ldr	r3, [pc, #40]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 80105a0:	691a      	ldr	r2, [r3, #16]
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	00db      	lsls	r3, r3, #3
 80105a6:	4313      	orrs	r3, r2
 80105a8:	4a07      	ldr	r2, [pc, #28]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 80105aa:	f043 0302 	orr.w	r3, r3, #2
 80105ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80105b0:	4b05      	ldr	r3, [pc, #20]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 80105b2:	691b      	ldr	r3, [r3, #16]
 80105b4:	4a04      	ldr	r2, [pc, #16]	; (80105c8 <FLASH_Erase_Sector+0x8c>)
 80105b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80105ba:	6113      	str	r3, [r2, #16]
}
 80105bc:	bf00      	nop
 80105be:	3714      	adds	r7, #20
 80105c0:	46bd      	mov	sp, r7
 80105c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c6:	4770      	bx	lr
 80105c8:	40023c00 	.word	0x40023c00

080105cc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80105cc:	b480      	push	{r7}
 80105ce:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80105d0:	4b20      	ldr	r3, [pc, #128]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d017      	beq.n	801060c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80105dc:	4b1d      	ldr	r3, [pc, #116]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	4a1c      	ldr	r2, [pc, #112]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80105e6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80105e8:	4b1a      	ldr	r3, [pc, #104]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	4a19      	ldr	r2, [pc, #100]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80105f2:	6013      	str	r3, [r2, #0]
 80105f4:	4b17      	ldr	r3, [pc, #92]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	4a16      	ldr	r2, [pc, #88]	; (8010654 <FLASH_FlushCaches+0x88>)
 80105fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80105fe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010600:	4b14      	ldr	r3, [pc, #80]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	4a13      	ldr	r2, [pc, #76]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801060a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801060c:	4b11      	ldr	r3, [pc, #68]	; (8010654 <FLASH_FlushCaches+0x88>)
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010614:	2b00      	cmp	r3, #0
 8010616:	d017      	beq.n	8010648 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8010618:	4b0e      	ldr	r3, [pc, #56]	; (8010654 <FLASH_FlushCaches+0x88>)
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	4a0d      	ldr	r2, [pc, #52]	; (8010654 <FLASH_FlushCaches+0x88>)
 801061e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010622:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8010624:	4b0b      	ldr	r3, [pc, #44]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	4a0a      	ldr	r2, [pc, #40]	; (8010654 <FLASH_FlushCaches+0x88>)
 801062a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801062e:	6013      	str	r3, [r2, #0]
 8010630:	4b08      	ldr	r3, [pc, #32]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	4a07      	ldr	r2, [pc, #28]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010636:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801063a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 801063c:	4b05      	ldr	r3, [pc, #20]	; (8010654 <FLASH_FlushCaches+0x88>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	4a04      	ldr	r2, [pc, #16]	; (8010654 <FLASH_FlushCaches+0x88>)
 8010642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010646:	6013      	str	r3, [r2, #0]
  }
}
 8010648:	bf00      	nop
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop
 8010654:	40023c00 	.word	0x40023c00

08010658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8010658:	b480      	push	{r7}
 801065a:	b089      	sub	sp, #36	; 0x24
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
 8010660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8010662:	2300      	movs	r3, #0
 8010664:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8010666:	2300      	movs	r3, #0
 8010668:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801066a:	2300      	movs	r3, #0
 801066c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801066e:	2300      	movs	r3, #0
 8010670:	61fb      	str	r3, [r7, #28]
 8010672:	e16b      	b.n	801094c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8010674:	2201      	movs	r2, #1
 8010676:	69fb      	ldr	r3, [r7, #28]
 8010678:	fa02 f303 	lsl.w	r3, r2, r3
 801067c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801067e:	683b      	ldr	r3, [r7, #0]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	697a      	ldr	r2, [r7, #20]
 8010684:	4013      	ands	r3, r2
 8010686:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8010688:	693a      	ldr	r2, [r7, #16]
 801068a:	697b      	ldr	r3, [r7, #20]
 801068c:	429a      	cmp	r2, r3
 801068e:	f040 815a 	bne.w	8010946 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	685b      	ldr	r3, [r3, #4]
 8010696:	2b01      	cmp	r3, #1
 8010698:	d00b      	beq.n	80106b2 <HAL_GPIO_Init+0x5a>
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	685b      	ldr	r3, [r3, #4]
 801069e:	2b02      	cmp	r3, #2
 80106a0:	d007      	beq.n	80106b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80106a6:	2b11      	cmp	r3, #17
 80106a8:	d003      	beq.n	80106b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80106aa:	683b      	ldr	r3, [r7, #0]
 80106ac:	685b      	ldr	r3, [r3, #4]
 80106ae:	2b12      	cmp	r3, #18
 80106b0:	d130      	bne.n	8010714 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	689b      	ldr	r3, [r3, #8]
 80106b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80106b8:	69fb      	ldr	r3, [r7, #28]
 80106ba:	005b      	lsls	r3, r3, #1
 80106bc:	2203      	movs	r2, #3
 80106be:	fa02 f303 	lsl.w	r3, r2, r3
 80106c2:	43db      	mvns	r3, r3
 80106c4:	69ba      	ldr	r2, [r7, #24]
 80106c6:	4013      	ands	r3, r2
 80106c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80106ca:	683b      	ldr	r3, [r7, #0]
 80106cc:	68da      	ldr	r2, [r3, #12]
 80106ce:	69fb      	ldr	r3, [r7, #28]
 80106d0:	005b      	lsls	r3, r3, #1
 80106d2:	fa02 f303 	lsl.w	r3, r2, r3
 80106d6:	69ba      	ldr	r2, [r7, #24]
 80106d8:	4313      	orrs	r3, r2
 80106da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	69ba      	ldr	r2, [r7, #24]
 80106e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	685b      	ldr	r3, [r3, #4]
 80106e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80106e8:	2201      	movs	r2, #1
 80106ea:	69fb      	ldr	r3, [r7, #28]
 80106ec:	fa02 f303 	lsl.w	r3, r2, r3
 80106f0:	43db      	mvns	r3, r3
 80106f2:	69ba      	ldr	r2, [r7, #24]
 80106f4:	4013      	ands	r3, r2
 80106f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80106f8:	683b      	ldr	r3, [r7, #0]
 80106fa:	685b      	ldr	r3, [r3, #4]
 80106fc:	091b      	lsrs	r3, r3, #4
 80106fe:	f003 0201 	and.w	r2, r3, #1
 8010702:	69fb      	ldr	r3, [r7, #28]
 8010704:	fa02 f303 	lsl.w	r3, r2, r3
 8010708:	69ba      	ldr	r2, [r7, #24]
 801070a:	4313      	orrs	r3, r2
 801070c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	69ba      	ldr	r2, [r7, #24]
 8010712:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	68db      	ldr	r3, [r3, #12]
 8010718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801071a:	69fb      	ldr	r3, [r7, #28]
 801071c:	005b      	lsls	r3, r3, #1
 801071e:	2203      	movs	r2, #3
 8010720:	fa02 f303 	lsl.w	r3, r2, r3
 8010724:	43db      	mvns	r3, r3
 8010726:	69ba      	ldr	r2, [r7, #24]
 8010728:	4013      	ands	r3, r2
 801072a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	689a      	ldr	r2, [r3, #8]
 8010730:	69fb      	ldr	r3, [r7, #28]
 8010732:	005b      	lsls	r3, r3, #1
 8010734:	fa02 f303 	lsl.w	r3, r2, r3
 8010738:	69ba      	ldr	r2, [r7, #24]
 801073a:	4313      	orrs	r3, r2
 801073c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	69ba      	ldr	r2, [r7, #24]
 8010742:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010744:	683b      	ldr	r3, [r7, #0]
 8010746:	685b      	ldr	r3, [r3, #4]
 8010748:	2b02      	cmp	r3, #2
 801074a:	d003      	beq.n	8010754 <HAL_GPIO_Init+0xfc>
 801074c:	683b      	ldr	r3, [r7, #0]
 801074e:	685b      	ldr	r3, [r3, #4]
 8010750:	2b12      	cmp	r3, #18
 8010752:	d123      	bne.n	801079c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010754:	69fb      	ldr	r3, [r7, #28]
 8010756:	08da      	lsrs	r2, r3, #3
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	3208      	adds	r2, #8
 801075c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010760:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8010762:	69fb      	ldr	r3, [r7, #28]
 8010764:	f003 0307 	and.w	r3, r3, #7
 8010768:	009b      	lsls	r3, r3, #2
 801076a:	220f      	movs	r2, #15
 801076c:	fa02 f303 	lsl.w	r3, r2, r3
 8010770:	43db      	mvns	r3, r3
 8010772:	69ba      	ldr	r2, [r7, #24]
 8010774:	4013      	ands	r3, r2
 8010776:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8010778:	683b      	ldr	r3, [r7, #0]
 801077a:	691a      	ldr	r2, [r3, #16]
 801077c:	69fb      	ldr	r3, [r7, #28]
 801077e:	f003 0307 	and.w	r3, r3, #7
 8010782:	009b      	lsls	r3, r3, #2
 8010784:	fa02 f303 	lsl.w	r3, r2, r3
 8010788:	69ba      	ldr	r2, [r7, #24]
 801078a:	4313      	orrs	r3, r2
 801078c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801078e:	69fb      	ldr	r3, [r7, #28]
 8010790:	08da      	lsrs	r2, r3, #3
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	3208      	adds	r2, #8
 8010796:	69b9      	ldr	r1, [r7, #24]
 8010798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80107a2:	69fb      	ldr	r3, [r7, #28]
 80107a4:	005b      	lsls	r3, r3, #1
 80107a6:	2203      	movs	r2, #3
 80107a8:	fa02 f303 	lsl.w	r3, r2, r3
 80107ac:	43db      	mvns	r3, r3
 80107ae:	69ba      	ldr	r2, [r7, #24]
 80107b0:	4013      	ands	r3, r2
 80107b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	685b      	ldr	r3, [r3, #4]
 80107b8:	f003 0203 	and.w	r2, r3, #3
 80107bc:	69fb      	ldr	r3, [r7, #28]
 80107be:	005b      	lsls	r3, r3, #1
 80107c0:	fa02 f303 	lsl.w	r3, r2, r3
 80107c4:	69ba      	ldr	r2, [r7, #24]
 80107c6:	4313      	orrs	r3, r2
 80107c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	69ba      	ldr	r2, [r7, #24]
 80107ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	685b      	ldr	r3, [r3, #4]
 80107d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80107d8:	2b00      	cmp	r3, #0
 80107da:	f000 80b4 	beq.w	8010946 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80107de:	2300      	movs	r3, #0
 80107e0:	60fb      	str	r3, [r7, #12]
 80107e2:	4b5f      	ldr	r3, [pc, #380]	; (8010960 <HAL_GPIO_Init+0x308>)
 80107e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80107e6:	4a5e      	ldr	r2, [pc, #376]	; (8010960 <HAL_GPIO_Init+0x308>)
 80107e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80107ec:	6453      	str	r3, [r2, #68]	; 0x44
 80107ee:	4b5c      	ldr	r3, [pc, #368]	; (8010960 <HAL_GPIO_Init+0x308>)
 80107f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80107f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80107f6:	60fb      	str	r3, [r7, #12]
 80107f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80107fa:	4a5a      	ldr	r2, [pc, #360]	; (8010964 <HAL_GPIO_Init+0x30c>)
 80107fc:	69fb      	ldr	r3, [r7, #28]
 80107fe:	089b      	lsrs	r3, r3, #2
 8010800:	3302      	adds	r3, #2
 8010802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8010808:	69fb      	ldr	r3, [r7, #28]
 801080a:	f003 0303 	and.w	r3, r3, #3
 801080e:	009b      	lsls	r3, r3, #2
 8010810:	220f      	movs	r2, #15
 8010812:	fa02 f303 	lsl.w	r3, r2, r3
 8010816:	43db      	mvns	r3, r3
 8010818:	69ba      	ldr	r2, [r7, #24]
 801081a:	4013      	ands	r3, r2
 801081c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	4a51      	ldr	r2, [pc, #324]	; (8010968 <HAL_GPIO_Init+0x310>)
 8010822:	4293      	cmp	r3, r2
 8010824:	d02b      	beq.n	801087e <HAL_GPIO_Init+0x226>
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	4a50      	ldr	r2, [pc, #320]	; (801096c <HAL_GPIO_Init+0x314>)
 801082a:	4293      	cmp	r3, r2
 801082c:	d025      	beq.n	801087a <HAL_GPIO_Init+0x222>
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	4a4f      	ldr	r2, [pc, #316]	; (8010970 <HAL_GPIO_Init+0x318>)
 8010832:	4293      	cmp	r3, r2
 8010834:	d01f      	beq.n	8010876 <HAL_GPIO_Init+0x21e>
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	4a4e      	ldr	r2, [pc, #312]	; (8010974 <HAL_GPIO_Init+0x31c>)
 801083a:	4293      	cmp	r3, r2
 801083c:	d019      	beq.n	8010872 <HAL_GPIO_Init+0x21a>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	4a4d      	ldr	r2, [pc, #308]	; (8010978 <HAL_GPIO_Init+0x320>)
 8010842:	4293      	cmp	r3, r2
 8010844:	d013      	beq.n	801086e <HAL_GPIO_Init+0x216>
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	4a4c      	ldr	r2, [pc, #304]	; (801097c <HAL_GPIO_Init+0x324>)
 801084a:	4293      	cmp	r3, r2
 801084c:	d00d      	beq.n	801086a <HAL_GPIO_Init+0x212>
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	4a4b      	ldr	r2, [pc, #300]	; (8010980 <HAL_GPIO_Init+0x328>)
 8010852:	4293      	cmp	r3, r2
 8010854:	d007      	beq.n	8010866 <HAL_GPIO_Init+0x20e>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	4a4a      	ldr	r2, [pc, #296]	; (8010984 <HAL_GPIO_Init+0x32c>)
 801085a:	4293      	cmp	r3, r2
 801085c:	d101      	bne.n	8010862 <HAL_GPIO_Init+0x20a>
 801085e:	2307      	movs	r3, #7
 8010860:	e00e      	b.n	8010880 <HAL_GPIO_Init+0x228>
 8010862:	2308      	movs	r3, #8
 8010864:	e00c      	b.n	8010880 <HAL_GPIO_Init+0x228>
 8010866:	2306      	movs	r3, #6
 8010868:	e00a      	b.n	8010880 <HAL_GPIO_Init+0x228>
 801086a:	2305      	movs	r3, #5
 801086c:	e008      	b.n	8010880 <HAL_GPIO_Init+0x228>
 801086e:	2304      	movs	r3, #4
 8010870:	e006      	b.n	8010880 <HAL_GPIO_Init+0x228>
 8010872:	2303      	movs	r3, #3
 8010874:	e004      	b.n	8010880 <HAL_GPIO_Init+0x228>
 8010876:	2302      	movs	r3, #2
 8010878:	e002      	b.n	8010880 <HAL_GPIO_Init+0x228>
 801087a:	2301      	movs	r3, #1
 801087c:	e000      	b.n	8010880 <HAL_GPIO_Init+0x228>
 801087e:	2300      	movs	r3, #0
 8010880:	69fa      	ldr	r2, [r7, #28]
 8010882:	f002 0203 	and.w	r2, r2, #3
 8010886:	0092      	lsls	r2, r2, #2
 8010888:	4093      	lsls	r3, r2
 801088a:	69ba      	ldr	r2, [r7, #24]
 801088c:	4313      	orrs	r3, r2
 801088e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8010890:	4934      	ldr	r1, [pc, #208]	; (8010964 <HAL_GPIO_Init+0x30c>)
 8010892:	69fb      	ldr	r3, [r7, #28]
 8010894:	089b      	lsrs	r3, r3, #2
 8010896:	3302      	adds	r3, #2
 8010898:	69ba      	ldr	r2, [r7, #24]
 801089a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801089e:	4b3a      	ldr	r3, [pc, #232]	; (8010988 <HAL_GPIO_Init+0x330>)
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80108a4:	693b      	ldr	r3, [r7, #16]
 80108a6:	43db      	mvns	r3, r3
 80108a8:	69ba      	ldr	r2, [r7, #24]
 80108aa:	4013      	ands	r3, r2
 80108ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	685b      	ldr	r3, [r3, #4]
 80108b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d003      	beq.n	80108c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80108ba:	69ba      	ldr	r2, [r7, #24]
 80108bc:	693b      	ldr	r3, [r7, #16]
 80108be:	4313      	orrs	r3, r2
 80108c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80108c2:	4a31      	ldr	r2, [pc, #196]	; (8010988 <HAL_GPIO_Init+0x330>)
 80108c4:	69bb      	ldr	r3, [r7, #24]
 80108c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80108c8:	4b2f      	ldr	r3, [pc, #188]	; (8010988 <HAL_GPIO_Init+0x330>)
 80108ca:	685b      	ldr	r3, [r3, #4]
 80108cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80108ce:	693b      	ldr	r3, [r7, #16]
 80108d0:	43db      	mvns	r3, r3
 80108d2:	69ba      	ldr	r2, [r7, #24]
 80108d4:	4013      	ands	r3, r2
 80108d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	685b      	ldr	r3, [r3, #4]
 80108dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d003      	beq.n	80108ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80108e4:	69ba      	ldr	r2, [r7, #24]
 80108e6:	693b      	ldr	r3, [r7, #16]
 80108e8:	4313      	orrs	r3, r2
 80108ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80108ec:	4a26      	ldr	r2, [pc, #152]	; (8010988 <HAL_GPIO_Init+0x330>)
 80108ee:	69bb      	ldr	r3, [r7, #24]
 80108f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80108f2:	4b25      	ldr	r3, [pc, #148]	; (8010988 <HAL_GPIO_Init+0x330>)
 80108f4:	689b      	ldr	r3, [r3, #8]
 80108f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80108f8:	693b      	ldr	r3, [r7, #16]
 80108fa:	43db      	mvns	r3, r3
 80108fc:	69ba      	ldr	r2, [r7, #24]
 80108fe:	4013      	ands	r3, r2
 8010900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8010902:	683b      	ldr	r3, [r7, #0]
 8010904:	685b      	ldr	r3, [r3, #4]
 8010906:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801090a:	2b00      	cmp	r3, #0
 801090c:	d003      	beq.n	8010916 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 801090e:	69ba      	ldr	r2, [r7, #24]
 8010910:	693b      	ldr	r3, [r7, #16]
 8010912:	4313      	orrs	r3, r2
 8010914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8010916:	4a1c      	ldr	r2, [pc, #112]	; (8010988 <HAL_GPIO_Init+0x330>)
 8010918:	69bb      	ldr	r3, [r7, #24]
 801091a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801091c:	4b1a      	ldr	r3, [pc, #104]	; (8010988 <HAL_GPIO_Init+0x330>)
 801091e:	68db      	ldr	r3, [r3, #12]
 8010920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010922:	693b      	ldr	r3, [r7, #16]
 8010924:	43db      	mvns	r3, r3
 8010926:	69ba      	ldr	r2, [r7, #24]
 8010928:	4013      	ands	r3, r2
 801092a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	685b      	ldr	r3, [r3, #4]
 8010930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010934:	2b00      	cmp	r3, #0
 8010936:	d003      	beq.n	8010940 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8010938:	69ba      	ldr	r2, [r7, #24]
 801093a:	693b      	ldr	r3, [r7, #16]
 801093c:	4313      	orrs	r3, r2
 801093e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8010940:	4a11      	ldr	r2, [pc, #68]	; (8010988 <HAL_GPIO_Init+0x330>)
 8010942:	69bb      	ldr	r3, [r7, #24]
 8010944:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8010946:	69fb      	ldr	r3, [r7, #28]
 8010948:	3301      	adds	r3, #1
 801094a:	61fb      	str	r3, [r7, #28]
 801094c:	69fb      	ldr	r3, [r7, #28]
 801094e:	2b0f      	cmp	r3, #15
 8010950:	f67f ae90 	bls.w	8010674 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8010954:	bf00      	nop
 8010956:	3724      	adds	r7, #36	; 0x24
 8010958:	46bd      	mov	sp, r7
 801095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095e:	4770      	bx	lr
 8010960:	40023800 	.word	0x40023800
 8010964:	40013800 	.word	0x40013800
 8010968:	40020000 	.word	0x40020000
 801096c:	40020400 	.word	0x40020400
 8010970:	40020800 	.word	0x40020800
 8010974:	40020c00 	.word	0x40020c00
 8010978:	40021000 	.word	0x40021000
 801097c:	40021400 	.word	0x40021400
 8010980:	40021800 	.word	0x40021800
 8010984:	40021c00 	.word	0x40021c00
 8010988:	40013c00 	.word	0x40013c00

0801098c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801098c:	b480      	push	{r7}
 801098e:	b085      	sub	sp, #20
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
 8010994:	460b      	mov	r3, r1
 8010996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	691a      	ldr	r2, [r3, #16]
 801099c:	887b      	ldrh	r3, [r7, #2]
 801099e:	4013      	ands	r3, r2
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d002      	beq.n	80109aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80109a4:	2301      	movs	r3, #1
 80109a6:	73fb      	strb	r3, [r7, #15]
 80109a8:	e001      	b.n	80109ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80109aa:	2300      	movs	r3, #0
 80109ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80109ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3714      	adds	r7, #20
 80109b4:	46bd      	mov	sp, r7
 80109b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ba:	4770      	bx	lr

080109bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80109bc:	b480      	push	{r7}
 80109be:	b083      	sub	sp, #12
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	460b      	mov	r3, r1
 80109c6:	807b      	strh	r3, [r7, #2]
 80109c8:	4613      	mov	r3, r2
 80109ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80109cc:	787b      	ldrb	r3, [r7, #1]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d003      	beq.n	80109da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80109d2:	887a      	ldrh	r2, [r7, #2]
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80109d8:	e003      	b.n	80109e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80109da:	887b      	ldrh	r3, [r7, #2]
 80109dc:	041a      	lsls	r2, r3, #16
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	619a      	str	r2, [r3, #24]
}
 80109e2:	bf00      	nop
 80109e4:	370c      	adds	r7, #12
 80109e6:	46bd      	mov	sp, r7
 80109e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ec:	4770      	bx	lr
	...

080109f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b086      	sub	sp, #24
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d101      	bne.n	8010a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80109fe:	2301      	movs	r3, #1
 8010a00:	e25b      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	f003 0301 	and.w	r3, r3, #1
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d075      	beq.n	8010afa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010a0e:	4ba3      	ldr	r3, [pc, #652]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a10:	689b      	ldr	r3, [r3, #8]
 8010a12:	f003 030c 	and.w	r3, r3, #12
 8010a16:	2b04      	cmp	r3, #4
 8010a18:	d00c      	beq.n	8010a34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010a1a:	4ba0      	ldr	r3, [pc, #640]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a1c:	689b      	ldr	r3, [r3, #8]
 8010a1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010a22:	2b08      	cmp	r3, #8
 8010a24:	d112      	bne.n	8010a4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010a26:	4b9d      	ldr	r3, [pc, #628]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a28:	685b      	ldr	r3, [r3, #4]
 8010a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010a2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010a32:	d10b      	bne.n	8010a4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010a34:	4b99      	ldr	r3, [pc, #612]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d05b      	beq.n	8010af8 <HAL_RCC_OscConfig+0x108>
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	685b      	ldr	r3, [r3, #4]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d157      	bne.n	8010af8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8010a48:	2301      	movs	r3, #1
 8010a4a:	e236      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	685b      	ldr	r3, [r3, #4]
 8010a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a54:	d106      	bne.n	8010a64 <HAL_RCC_OscConfig+0x74>
 8010a56:	4b91      	ldr	r3, [pc, #580]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	4a90      	ldr	r2, [pc, #576]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010a60:	6013      	str	r3, [r2, #0]
 8010a62:	e01d      	b.n	8010aa0 <HAL_RCC_OscConfig+0xb0>
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010a6c:	d10c      	bne.n	8010a88 <HAL_RCC_OscConfig+0x98>
 8010a6e:	4b8b      	ldr	r3, [pc, #556]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	4a8a      	ldr	r2, [pc, #552]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010a78:	6013      	str	r3, [r2, #0]
 8010a7a:	4b88      	ldr	r3, [pc, #544]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	4a87      	ldr	r2, [pc, #540]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010a84:	6013      	str	r3, [r2, #0]
 8010a86:	e00b      	b.n	8010aa0 <HAL_RCC_OscConfig+0xb0>
 8010a88:	4b84      	ldr	r3, [pc, #528]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	4a83      	ldr	r2, [pc, #524]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010a92:	6013      	str	r3, [r2, #0]
 8010a94:	4b81      	ldr	r3, [pc, #516]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a80      	ldr	r2, [pc, #512]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010a9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	685b      	ldr	r3, [r3, #4]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d013      	beq.n	8010ad0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010aa8:	f7fd ffa6 	bl	800e9f8 <HAL_GetTick>
 8010aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010aae:	e008      	b.n	8010ac2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010ab0:	f7fd ffa2 	bl	800e9f8 <HAL_GetTick>
 8010ab4:	4602      	mov	r2, r0
 8010ab6:	693b      	ldr	r3, [r7, #16]
 8010ab8:	1ad3      	subs	r3, r2, r3
 8010aba:	2b64      	cmp	r3, #100	; 0x64
 8010abc:	d901      	bls.n	8010ac2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8010abe:	2303      	movs	r3, #3
 8010ac0:	e1fb      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010ac2:	4b76      	ldr	r3, [pc, #472]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d0f0      	beq.n	8010ab0 <HAL_RCC_OscConfig+0xc0>
 8010ace:	e014      	b.n	8010afa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010ad0:	f7fd ff92 	bl	800e9f8 <HAL_GetTick>
 8010ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010ad6:	e008      	b.n	8010aea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010ad8:	f7fd ff8e 	bl	800e9f8 <HAL_GetTick>
 8010adc:	4602      	mov	r2, r0
 8010ade:	693b      	ldr	r3, [r7, #16]
 8010ae0:	1ad3      	subs	r3, r2, r3
 8010ae2:	2b64      	cmp	r3, #100	; 0x64
 8010ae4:	d901      	bls.n	8010aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8010ae6:	2303      	movs	r3, #3
 8010ae8:	e1e7      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010aea:	4b6c      	ldr	r3, [pc, #432]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d1f0      	bne.n	8010ad8 <HAL_RCC_OscConfig+0xe8>
 8010af6:	e000      	b.n	8010afa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	f003 0302 	and.w	r3, r3, #2
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d063      	beq.n	8010bce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010b06:	4b65      	ldr	r3, [pc, #404]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b08:	689b      	ldr	r3, [r3, #8]
 8010b0a:	f003 030c 	and.w	r3, r3, #12
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d00b      	beq.n	8010b2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010b12:	4b62      	ldr	r3, [pc, #392]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b14:	689b      	ldr	r3, [r3, #8]
 8010b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010b1a:	2b08      	cmp	r3, #8
 8010b1c:	d11c      	bne.n	8010b58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010b1e:	4b5f      	ldr	r3, [pc, #380]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b20:	685b      	ldr	r3, [r3, #4]
 8010b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d116      	bne.n	8010b58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010b2a:	4b5c      	ldr	r3, [pc, #368]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	f003 0302 	and.w	r3, r3, #2
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d005      	beq.n	8010b42 <HAL_RCC_OscConfig+0x152>
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	68db      	ldr	r3, [r3, #12]
 8010b3a:	2b01      	cmp	r3, #1
 8010b3c:	d001      	beq.n	8010b42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8010b3e:	2301      	movs	r3, #1
 8010b40:	e1bb      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010b42:	4b56      	ldr	r3, [pc, #344]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	691b      	ldr	r3, [r3, #16]
 8010b4e:	00db      	lsls	r3, r3, #3
 8010b50:	4952      	ldr	r1, [pc, #328]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b52:	4313      	orrs	r3, r2
 8010b54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010b56:	e03a      	b.n	8010bce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	68db      	ldr	r3, [r3, #12]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d020      	beq.n	8010ba2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010b60:	4b4f      	ldr	r3, [pc, #316]	; (8010ca0 <HAL_RCC_OscConfig+0x2b0>)
 8010b62:	2201      	movs	r2, #1
 8010b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010b66:	f7fd ff47 	bl	800e9f8 <HAL_GetTick>
 8010b6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010b6c:	e008      	b.n	8010b80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010b6e:	f7fd ff43 	bl	800e9f8 <HAL_GetTick>
 8010b72:	4602      	mov	r2, r0
 8010b74:	693b      	ldr	r3, [r7, #16]
 8010b76:	1ad3      	subs	r3, r2, r3
 8010b78:	2b02      	cmp	r3, #2
 8010b7a:	d901      	bls.n	8010b80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8010b7c:	2303      	movs	r3, #3
 8010b7e:	e19c      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010b80:	4b46      	ldr	r3, [pc, #280]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	f003 0302 	and.w	r3, r3, #2
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d0f0      	beq.n	8010b6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010b8c:	4b43      	ldr	r3, [pc, #268]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	691b      	ldr	r3, [r3, #16]
 8010b98:	00db      	lsls	r3, r3, #3
 8010b9a:	4940      	ldr	r1, [pc, #256]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010b9c:	4313      	orrs	r3, r2
 8010b9e:	600b      	str	r3, [r1, #0]
 8010ba0:	e015      	b.n	8010bce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010ba2:	4b3f      	ldr	r3, [pc, #252]	; (8010ca0 <HAL_RCC_OscConfig+0x2b0>)
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010ba8:	f7fd ff26 	bl	800e9f8 <HAL_GetTick>
 8010bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010bae:	e008      	b.n	8010bc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010bb0:	f7fd ff22 	bl	800e9f8 <HAL_GetTick>
 8010bb4:	4602      	mov	r2, r0
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	1ad3      	subs	r3, r2, r3
 8010bba:	2b02      	cmp	r3, #2
 8010bbc:	d901      	bls.n	8010bc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8010bbe:	2303      	movs	r3, #3
 8010bc0:	e17b      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010bc2:	4b36      	ldr	r3, [pc, #216]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	f003 0302 	and.w	r3, r3, #2
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d1f0      	bne.n	8010bb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	f003 0308 	and.w	r3, r3, #8
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d030      	beq.n	8010c3c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	695b      	ldr	r3, [r3, #20]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d016      	beq.n	8010c10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010be2:	4b30      	ldr	r3, [pc, #192]	; (8010ca4 <HAL_RCC_OscConfig+0x2b4>)
 8010be4:	2201      	movs	r2, #1
 8010be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010be8:	f7fd ff06 	bl	800e9f8 <HAL_GetTick>
 8010bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010bee:	e008      	b.n	8010c02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010bf0:	f7fd ff02 	bl	800e9f8 <HAL_GetTick>
 8010bf4:	4602      	mov	r2, r0
 8010bf6:	693b      	ldr	r3, [r7, #16]
 8010bf8:	1ad3      	subs	r3, r2, r3
 8010bfa:	2b02      	cmp	r3, #2
 8010bfc:	d901      	bls.n	8010c02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8010bfe:	2303      	movs	r3, #3
 8010c00:	e15b      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010c02:	4b26      	ldr	r3, [pc, #152]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c06:	f003 0302 	and.w	r3, r3, #2
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d0f0      	beq.n	8010bf0 <HAL_RCC_OscConfig+0x200>
 8010c0e:	e015      	b.n	8010c3c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010c10:	4b24      	ldr	r3, [pc, #144]	; (8010ca4 <HAL_RCC_OscConfig+0x2b4>)
 8010c12:	2200      	movs	r2, #0
 8010c14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8010c16:	f7fd feef 	bl	800e9f8 <HAL_GetTick>
 8010c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010c1c:	e008      	b.n	8010c30 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010c1e:	f7fd feeb 	bl	800e9f8 <HAL_GetTick>
 8010c22:	4602      	mov	r2, r0
 8010c24:	693b      	ldr	r3, [r7, #16]
 8010c26:	1ad3      	subs	r3, r2, r3
 8010c28:	2b02      	cmp	r3, #2
 8010c2a:	d901      	bls.n	8010c30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8010c2c:	2303      	movs	r3, #3
 8010c2e:	e144      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010c30:	4b1a      	ldr	r3, [pc, #104]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010c34:	f003 0302 	and.w	r3, r3, #2
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d1f0      	bne.n	8010c1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f003 0304 	and.w	r3, r3, #4
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	f000 80a0 	beq.w	8010d8a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010c4e:	4b13      	ldr	r3, [pc, #76]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d10f      	bne.n	8010c7a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	60bb      	str	r3, [r7, #8]
 8010c5e:	4b0f      	ldr	r3, [pc, #60]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c62:	4a0e      	ldr	r2, [pc, #56]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010c68:	6413      	str	r3, [r2, #64]	; 0x40
 8010c6a:	4b0c      	ldr	r3, [pc, #48]	; (8010c9c <HAL_RCC_OscConfig+0x2ac>)
 8010c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010c72:	60bb      	str	r3, [r7, #8]
 8010c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010c76:	2301      	movs	r3, #1
 8010c78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010c7a:	4b0b      	ldr	r3, [pc, #44]	; (8010ca8 <HAL_RCC_OscConfig+0x2b8>)
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d121      	bne.n	8010cca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8010c86:	4b08      	ldr	r3, [pc, #32]	; (8010ca8 <HAL_RCC_OscConfig+0x2b8>)
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	4a07      	ldr	r2, [pc, #28]	; (8010ca8 <HAL_RCC_OscConfig+0x2b8>)
 8010c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010c92:	f7fd feb1 	bl	800e9f8 <HAL_GetTick>
 8010c96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010c98:	e011      	b.n	8010cbe <HAL_RCC_OscConfig+0x2ce>
 8010c9a:	bf00      	nop
 8010c9c:	40023800 	.word	0x40023800
 8010ca0:	42470000 	.word	0x42470000
 8010ca4:	42470e80 	.word	0x42470e80
 8010ca8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010cac:	f7fd fea4 	bl	800e9f8 <HAL_GetTick>
 8010cb0:	4602      	mov	r2, r0
 8010cb2:	693b      	ldr	r3, [r7, #16]
 8010cb4:	1ad3      	subs	r3, r2, r3
 8010cb6:	2b02      	cmp	r3, #2
 8010cb8:	d901      	bls.n	8010cbe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8010cba:	2303      	movs	r3, #3
 8010cbc:	e0fd      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010cbe:	4b81      	ldr	r3, [pc, #516]	; (8010ec4 <HAL_RCC_OscConfig+0x4d4>)
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d0f0      	beq.n	8010cac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	689b      	ldr	r3, [r3, #8]
 8010cce:	2b01      	cmp	r3, #1
 8010cd0:	d106      	bne.n	8010ce0 <HAL_RCC_OscConfig+0x2f0>
 8010cd2:	4b7d      	ldr	r3, [pc, #500]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cd6:	4a7c      	ldr	r2, [pc, #496]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cd8:	f043 0301 	orr.w	r3, r3, #1
 8010cdc:	6713      	str	r3, [r2, #112]	; 0x70
 8010cde:	e01c      	b.n	8010d1a <HAL_RCC_OscConfig+0x32a>
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	689b      	ldr	r3, [r3, #8]
 8010ce4:	2b05      	cmp	r3, #5
 8010ce6:	d10c      	bne.n	8010d02 <HAL_RCC_OscConfig+0x312>
 8010ce8:	4b77      	ldr	r3, [pc, #476]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cec:	4a76      	ldr	r2, [pc, #472]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cee:	f043 0304 	orr.w	r3, r3, #4
 8010cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8010cf4:	4b74      	ldr	r3, [pc, #464]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010cf8:	4a73      	ldr	r2, [pc, #460]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010cfa:	f043 0301 	orr.w	r3, r3, #1
 8010cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8010d00:	e00b      	b.n	8010d1a <HAL_RCC_OscConfig+0x32a>
 8010d02:	4b71      	ldr	r3, [pc, #452]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d06:	4a70      	ldr	r2, [pc, #448]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d08:	f023 0301 	bic.w	r3, r3, #1
 8010d0c:	6713      	str	r3, [r2, #112]	; 0x70
 8010d0e:	4b6e      	ldr	r3, [pc, #440]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d12:	4a6d      	ldr	r2, [pc, #436]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d14:	f023 0304 	bic.w	r3, r3, #4
 8010d18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	689b      	ldr	r3, [r3, #8]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d015      	beq.n	8010d4e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010d22:	f7fd fe69 	bl	800e9f8 <HAL_GetTick>
 8010d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010d28:	e00a      	b.n	8010d40 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010d2a:	f7fd fe65 	bl	800e9f8 <HAL_GetTick>
 8010d2e:	4602      	mov	r2, r0
 8010d30:	693b      	ldr	r3, [r7, #16]
 8010d32:	1ad3      	subs	r3, r2, r3
 8010d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d38:	4293      	cmp	r3, r2
 8010d3a:	d901      	bls.n	8010d40 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8010d3c:	2303      	movs	r3, #3
 8010d3e:	e0bc      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010d40:	4b61      	ldr	r3, [pc, #388]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d44:	f003 0302 	and.w	r3, r3, #2
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d0ee      	beq.n	8010d2a <HAL_RCC_OscConfig+0x33a>
 8010d4c:	e014      	b.n	8010d78 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8010d4e:	f7fd fe53 	bl	800e9f8 <HAL_GetTick>
 8010d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010d54:	e00a      	b.n	8010d6c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010d56:	f7fd fe4f 	bl	800e9f8 <HAL_GetTick>
 8010d5a:	4602      	mov	r2, r0
 8010d5c:	693b      	ldr	r3, [r7, #16]
 8010d5e:	1ad3      	subs	r3, r2, r3
 8010d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d64:	4293      	cmp	r3, r2
 8010d66:	d901      	bls.n	8010d6c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8010d68:	2303      	movs	r3, #3
 8010d6a:	e0a6      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010d6c:	4b56      	ldr	r3, [pc, #344]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010d70:	f003 0302 	and.w	r3, r3, #2
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d1ee      	bne.n	8010d56 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8010d78:	7dfb      	ldrb	r3, [r7, #23]
 8010d7a:	2b01      	cmp	r3, #1
 8010d7c:	d105      	bne.n	8010d8a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010d7e:	4b52      	ldr	r3, [pc, #328]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d82:	4a51      	ldr	r2, [pc, #324]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010d88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	699b      	ldr	r3, [r3, #24]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	f000 8092 	beq.w	8010eb8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010d94:	4b4c      	ldr	r3, [pc, #304]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010d96:	689b      	ldr	r3, [r3, #8]
 8010d98:	f003 030c 	and.w	r3, r3, #12
 8010d9c:	2b08      	cmp	r3, #8
 8010d9e:	d05c      	beq.n	8010e5a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	699b      	ldr	r3, [r3, #24]
 8010da4:	2b02      	cmp	r3, #2
 8010da6:	d141      	bne.n	8010e2c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010da8:	4b48      	ldr	r3, [pc, #288]	; (8010ecc <HAL_RCC_OscConfig+0x4dc>)
 8010daa:	2200      	movs	r2, #0
 8010dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010dae:	f7fd fe23 	bl	800e9f8 <HAL_GetTick>
 8010db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010db4:	e008      	b.n	8010dc8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010db6:	f7fd fe1f 	bl	800e9f8 <HAL_GetTick>
 8010dba:	4602      	mov	r2, r0
 8010dbc:	693b      	ldr	r3, [r7, #16]
 8010dbe:	1ad3      	subs	r3, r2, r3
 8010dc0:	2b02      	cmp	r3, #2
 8010dc2:	d901      	bls.n	8010dc8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8010dc4:	2303      	movs	r3, #3
 8010dc6:	e078      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010dc8:	4b3f      	ldr	r3, [pc, #252]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d1f0      	bne.n	8010db6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	69da      	ldr	r2, [r3, #28]
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	6a1b      	ldr	r3, [r3, #32]
 8010ddc:	431a      	orrs	r2, r3
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010de2:	019b      	lsls	r3, r3, #6
 8010de4:	431a      	orrs	r2, r3
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dea:	085b      	lsrs	r3, r3, #1
 8010dec:	3b01      	subs	r3, #1
 8010dee:	041b      	lsls	r3, r3, #16
 8010df0:	431a      	orrs	r2, r3
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010df6:	061b      	lsls	r3, r3, #24
 8010df8:	4933      	ldr	r1, [pc, #204]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010dfa:	4313      	orrs	r3, r2
 8010dfc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010dfe:	4b33      	ldr	r3, [pc, #204]	; (8010ecc <HAL_RCC_OscConfig+0x4dc>)
 8010e00:	2201      	movs	r2, #1
 8010e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010e04:	f7fd fdf8 	bl	800e9f8 <HAL_GetTick>
 8010e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010e0a:	e008      	b.n	8010e1e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010e0c:	f7fd fdf4 	bl	800e9f8 <HAL_GetTick>
 8010e10:	4602      	mov	r2, r0
 8010e12:	693b      	ldr	r3, [r7, #16]
 8010e14:	1ad3      	subs	r3, r2, r3
 8010e16:	2b02      	cmp	r3, #2
 8010e18:	d901      	bls.n	8010e1e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8010e1a:	2303      	movs	r3, #3
 8010e1c:	e04d      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010e1e:	4b2a      	ldr	r3, [pc, #168]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d0f0      	beq.n	8010e0c <HAL_RCC_OscConfig+0x41c>
 8010e2a:	e045      	b.n	8010eb8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010e2c:	4b27      	ldr	r3, [pc, #156]	; (8010ecc <HAL_RCC_OscConfig+0x4dc>)
 8010e2e:	2200      	movs	r2, #0
 8010e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010e32:	f7fd fde1 	bl	800e9f8 <HAL_GetTick>
 8010e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010e38:	e008      	b.n	8010e4c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010e3a:	f7fd fddd 	bl	800e9f8 <HAL_GetTick>
 8010e3e:	4602      	mov	r2, r0
 8010e40:	693b      	ldr	r3, [r7, #16]
 8010e42:	1ad3      	subs	r3, r2, r3
 8010e44:	2b02      	cmp	r3, #2
 8010e46:	d901      	bls.n	8010e4c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8010e48:	2303      	movs	r3, #3
 8010e4a:	e036      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010e4c:	4b1e      	ldr	r3, [pc, #120]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d1f0      	bne.n	8010e3a <HAL_RCC_OscConfig+0x44a>
 8010e58:	e02e      	b.n	8010eb8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	699b      	ldr	r3, [r3, #24]
 8010e5e:	2b01      	cmp	r3, #1
 8010e60:	d101      	bne.n	8010e66 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8010e62:	2301      	movs	r3, #1
 8010e64:	e029      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8010e66:	4b18      	ldr	r3, [pc, #96]	; (8010ec8 <HAL_RCC_OscConfig+0x4d8>)
 8010e68:	685b      	ldr	r3, [r3, #4]
 8010e6a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	69db      	ldr	r3, [r3, #28]
 8010e76:	429a      	cmp	r2, r3
 8010e78:	d11c      	bne.n	8010eb4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010e84:	429a      	cmp	r2, r3
 8010e86:	d115      	bne.n	8010eb4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010e88:	68fa      	ldr	r2, [r7, #12]
 8010e8a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8010e8e:	4013      	ands	r3, r2
 8010e90:	687a      	ldr	r2, [r7, #4]
 8010e92:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010e94:	4293      	cmp	r3, r2
 8010e96:	d10d      	bne.n	8010eb4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010ea2:	429a      	cmp	r2, r3
 8010ea4:	d106      	bne.n	8010eb4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d001      	beq.n	8010eb8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	e000      	b.n	8010eba <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8010eb8:	2300      	movs	r3, #0
}
 8010eba:	4618      	mov	r0, r3
 8010ebc:	3718      	adds	r7, #24
 8010ebe:	46bd      	mov	sp, r7
 8010ec0:	bd80      	pop	{r7, pc}
 8010ec2:	bf00      	nop
 8010ec4:	40007000 	.word	0x40007000
 8010ec8:	40023800 	.word	0x40023800
 8010ecc:	42470060 	.word	0x42470060

08010ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b084      	sub	sp, #16
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
 8010ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d101      	bne.n	8010ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	e0cc      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010ee4:	4b68      	ldr	r3, [pc, #416]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	f003 030f 	and.w	r3, r3, #15
 8010eec:	683a      	ldr	r2, [r7, #0]
 8010eee:	429a      	cmp	r2, r3
 8010ef0:	d90c      	bls.n	8010f0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010ef2:	4b65      	ldr	r3, [pc, #404]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8010ef4:	683a      	ldr	r2, [r7, #0]
 8010ef6:	b2d2      	uxtb	r2, r2
 8010ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010efa:	4b63      	ldr	r3, [pc, #396]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	f003 030f 	and.w	r3, r3, #15
 8010f02:	683a      	ldr	r2, [r7, #0]
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d001      	beq.n	8010f0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010f08:	2301      	movs	r3, #1
 8010f0a:	e0b8      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	f003 0302 	and.w	r3, r3, #2
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d020      	beq.n	8010f5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	f003 0304 	and.w	r3, r3, #4
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d005      	beq.n	8010f30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010f24:	4b59      	ldr	r3, [pc, #356]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f26:	689b      	ldr	r3, [r3, #8]
 8010f28:	4a58      	ldr	r2, [pc, #352]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010f2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	f003 0308 	and.w	r3, r3, #8
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d005      	beq.n	8010f48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010f3c:	4b53      	ldr	r3, [pc, #332]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f3e:	689b      	ldr	r3, [r3, #8]
 8010f40:	4a52      	ldr	r2, [pc, #328]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8010f46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010f48:	4b50      	ldr	r3, [pc, #320]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f4a:	689b      	ldr	r3, [r3, #8]
 8010f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	689b      	ldr	r3, [r3, #8]
 8010f54:	494d      	ldr	r1, [pc, #308]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f56:	4313      	orrs	r3, r2
 8010f58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	f003 0301 	and.w	r3, r3, #1
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d044      	beq.n	8010ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	685b      	ldr	r3, [r3, #4]
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d107      	bne.n	8010f7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010f6e:	4b47      	ldr	r3, [pc, #284]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d119      	bne.n	8010fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010f7a:	2301      	movs	r3, #1
 8010f7c:	e07f      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	685b      	ldr	r3, [r3, #4]
 8010f82:	2b02      	cmp	r3, #2
 8010f84:	d003      	beq.n	8010f8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010f8a:	2b03      	cmp	r3, #3
 8010f8c:	d107      	bne.n	8010f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010f8e:	4b3f      	ldr	r3, [pc, #252]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d109      	bne.n	8010fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010f9a:	2301      	movs	r3, #1
 8010f9c:	e06f      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010f9e:	4b3b      	ldr	r3, [pc, #236]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f003 0302 	and.w	r3, r3, #2
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d101      	bne.n	8010fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010faa:	2301      	movs	r3, #1
 8010fac:	e067      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010fae:	4b37      	ldr	r3, [pc, #220]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010fb0:	689b      	ldr	r3, [r3, #8]
 8010fb2:	f023 0203 	bic.w	r2, r3, #3
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	685b      	ldr	r3, [r3, #4]
 8010fba:	4934      	ldr	r1, [pc, #208]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010fbc:	4313      	orrs	r3, r2
 8010fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010fc0:	f7fd fd1a 	bl	800e9f8 <HAL_GetTick>
 8010fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010fc6:	e00a      	b.n	8010fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010fc8:	f7fd fd16 	bl	800e9f8 <HAL_GetTick>
 8010fcc:	4602      	mov	r2, r0
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	1ad3      	subs	r3, r2, r3
 8010fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8010fd6:	4293      	cmp	r3, r2
 8010fd8:	d901      	bls.n	8010fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010fda:	2303      	movs	r3, #3
 8010fdc:	e04f      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010fde:	4b2b      	ldr	r3, [pc, #172]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8010fe0:	689b      	ldr	r3, [r3, #8]
 8010fe2:	f003 020c 	and.w	r2, r3, #12
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	685b      	ldr	r3, [r3, #4]
 8010fea:	009b      	lsls	r3, r3, #2
 8010fec:	429a      	cmp	r2, r3
 8010fee:	d1eb      	bne.n	8010fc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8010ff0:	4b25      	ldr	r3, [pc, #148]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	f003 030f 	and.w	r3, r3, #15
 8010ff8:	683a      	ldr	r2, [r7, #0]
 8010ffa:	429a      	cmp	r2, r3
 8010ffc:	d20c      	bcs.n	8011018 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010ffe:	4b22      	ldr	r3, [pc, #136]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8011000:	683a      	ldr	r2, [r7, #0]
 8011002:	b2d2      	uxtb	r2, r2
 8011004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011006:	4b20      	ldr	r3, [pc, #128]	; (8011088 <HAL_RCC_ClockConfig+0x1b8>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	f003 030f 	and.w	r3, r3, #15
 801100e:	683a      	ldr	r2, [r7, #0]
 8011010:	429a      	cmp	r2, r3
 8011012:	d001      	beq.n	8011018 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011014:	2301      	movs	r3, #1
 8011016:	e032      	b.n	801107e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	f003 0304 	and.w	r3, r3, #4
 8011020:	2b00      	cmp	r3, #0
 8011022:	d008      	beq.n	8011036 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011024:	4b19      	ldr	r3, [pc, #100]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8011026:	689b      	ldr	r3, [r3, #8]
 8011028:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	68db      	ldr	r3, [r3, #12]
 8011030:	4916      	ldr	r1, [pc, #88]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8011032:	4313      	orrs	r3, r2
 8011034:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	f003 0308 	and.w	r3, r3, #8
 801103e:	2b00      	cmp	r3, #0
 8011040:	d009      	beq.n	8011056 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011042:	4b12      	ldr	r3, [pc, #72]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8011044:	689b      	ldr	r3, [r3, #8]
 8011046:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	691b      	ldr	r3, [r3, #16]
 801104e:	00db      	lsls	r3, r3, #3
 8011050:	490e      	ldr	r1, [pc, #56]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 8011052:	4313      	orrs	r3, r2
 8011054:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8011056:	f000 f821 	bl	801109c <HAL_RCC_GetSysClockFreq>
 801105a:	4601      	mov	r1, r0
 801105c:	4b0b      	ldr	r3, [pc, #44]	; (801108c <HAL_RCC_ClockConfig+0x1bc>)
 801105e:	689b      	ldr	r3, [r3, #8]
 8011060:	091b      	lsrs	r3, r3, #4
 8011062:	f003 030f 	and.w	r3, r3, #15
 8011066:	4a0a      	ldr	r2, [pc, #40]	; (8011090 <HAL_RCC_ClockConfig+0x1c0>)
 8011068:	5cd3      	ldrb	r3, [r2, r3]
 801106a:	fa21 f303 	lsr.w	r3, r1, r3
 801106e:	4a09      	ldr	r2, [pc, #36]	; (8011094 <HAL_RCC_ClockConfig+0x1c4>)
 8011070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8011072:	4b09      	ldr	r3, [pc, #36]	; (8011098 <HAL_RCC_ClockConfig+0x1c8>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	4618      	mov	r0, r3
 8011078:	f7fd fc7a 	bl	800e970 <HAL_InitTick>

  return HAL_OK;
 801107c:	2300      	movs	r3, #0
}
 801107e:	4618      	mov	r0, r3
 8011080:	3710      	adds	r7, #16
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
 8011086:	bf00      	nop
 8011088:	40023c00 	.word	0x40023c00
 801108c:	40023800 	.word	0x40023800
 8011090:	080166e0 	.word	0x080166e0
 8011094:	20000cf4 	.word	0x20000cf4
 8011098:	20000cf8 	.word	0x20000cf8

0801109c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801109c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801109e:	b085      	sub	sp, #20
 80110a0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80110a2:	2300      	movs	r3, #0
 80110a4:	607b      	str	r3, [r7, #4]
 80110a6:	2300      	movs	r3, #0
 80110a8:	60fb      	str	r3, [r7, #12]
 80110aa:	2300      	movs	r3, #0
 80110ac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80110ae:	2300      	movs	r3, #0
 80110b0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80110b2:	4b63      	ldr	r3, [pc, #396]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80110b4:	689b      	ldr	r3, [r3, #8]
 80110b6:	f003 030c 	and.w	r3, r3, #12
 80110ba:	2b04      	cmp	r3, #4
 80110bc:	d007      	beq.n	80110ce <HAL_RCC_GetSysClockFreq+0x32>
 80110be:	2b08      	cmp	r3, #8
 80110c0:	d008      	beq.n	80110d4 <HAL_RCC_GetSysClockFreq+0x38>
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	f040 80b4 	bne.w	8011230 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80110c8:	4b5e      	ldr	r3, [pc, #376]	; (8011244 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80110ca:	60bb      	str	r3, [r7, #8]
       break;
 80110cc:	e0b3      	b.n	8011236 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80110ce:	4b5e      	ldr	r3, [pc, #376]	; (8011248 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80110d0:	60bb      	str	r3, [r7, #8]
      break;
 80110d2:	e0b0      	b.n	8011236 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80110d4:	4b5a      	ldr	r3, [pc, #360]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80110d6:	685b      	ldr	r3, [r3, #4]
 80110d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80110dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80110de:	4b58      	ldr	r3, [pc, #352]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80110e0:	685b      	ldr	r3, [r3, #4]
 80110e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d04a      	beq.n	8011180 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80110ea:	4b55      	ldr	r3, [pc, #340]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	099b      	lsrs	r3, r3, #6
 80110f0:	f04f 0400 	mov.w	r4, #0
 80110f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80110f8:	f04f 0200 	mov.w	r2, #0
 80110fc:	ea03 0501 	and.w	r5, r3, r1
 8011100:	ea04 0602 	and.w	r6, r4, r2
 8011104:	4629      	mov	r1, r5
 8011106:	4632      	mov	r2, r6
 8011108:	f04f 0300 	mov.w	r3, #0
 801110c:	f04f 0400 	mov.w	r4, #0
 8011110:	0154      	lsls	r4, r2, #5
 8011112:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8011116:	014b      	lsls	r3, r1, #5
 8011118:	4619      	mov	r1, r3
 801111a:	4622      	mov	r2, r4
 801111c:	1b49      	subs	r1, r1, r5
 801111e:	eb62 0206 	sbc.w	r2, r2, r6
 8011122:	f04f 0300 	mov.w	r3, #0
 8011126:	f04f 0400 	mov.w	r4, #0
 801112a:	0194      	lsls	r4, r2, #6
 801112c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8011130:	018b      	lsls	r3, r1, #6
 8011132:	1a5b      	subs	r3, r3, r1
 8011134:	eb64 0402 	sbc.w	r4, r4, r2
 8011138:	f04f 0100 	mov.w	r1, #0
 801113c:	f04f 0200 	mov.w	r2, #0
 8011140:	00e2      	lsls	r2, r4, #3
 8011142:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8011146:	00d9      	lsls	r1, r3, #3
 8011148:	460b      	mov	r3, r1
 801114a:	4614      	mov	r4, r2
 801114c:	195b      	adds	r3, r3, r5
 801114e:	eb44 0406 	adc.w	r4, r4, r6
 8011152:	f04f 0100 	mov.w	r1, #0
 8011156:	f04f 0200 	mov.w	r2, #0
 801115a:	0262      	lsls	r2, r4, #9
 801115c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8011160:	0259      	lsls	r1, r3, #9
 8011162:	460b      	mov	r3, r1
 8011164:	4614      	mov	r4, r2
 8011166:	4618      	mov	r0, r3
 8011168:	4621      	mov	r1, r4
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	f04f 0400 	mov.w	r4, #0
 8011170:	461a      	mov	r2, r3
 8011172:	4623      	mov	r3, r4
 8011174:	f7f7 fca0 	bl	8008ab8 <__aeabi_uldivmod>
 8011178:	4603      	mov	r3, r0
 801117a:	460c      	mov	r4, r1
 801117c:	60fb      	str	r3, [r7, #12]
 801117e:	e049      	b.n	8011214 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011180:	4b2f      	ldr	r3, [pc, #188]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011182:	685b      	ldr	r3, [r3, #4]
 8011184:	099b      	lsrs	r3, r3, #6
 8011186:	f04f 0400 	mov.w	r4, #0
 801118a:	f240 11ff 	movw	r1, #511	; 0x1ff
 801118e:	f04f 0200 	mov.w	r2, #0
 8011192:	ea03 0501 	and.w	r5, r3, r1
 8011196:	ea04 0602 	and.w	r6, r4, r2
 801119a:	4629      	mov	r1, r5
 801119c:	4632      	mov	r2, r6
 801119e:	f04f 0300 	mov.w	r3, #0
 80111a2:	f04f 0400 	mov.w	r4, #0
 80111a6:	0154      	lsls	r4, r2, #5
 80111a8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80111ac:	014b      	lsls	r3, r1, #5
 80111ae:	4619      	mov	r1, r3
 80111b0:	4622      	mov	r2, r4
 80111b2:	1b49      	subs	r1, r1, r5
 80111b4:	eb62 0206 	sbc.w	r2, r2, r6
 80111b8:	f04f 0300 	mov.w	r3, #0
 80111bc:	f04f 0400 	mov.w	r4, #0
 80111c0:	0194      	lsls	r4, r2, #6
 80111c2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80111c6:	018b      	lsls	r3, r1, #6
 80111c8:	1a5b      	subs	r3, r3, r1
 80111ca:	eb64 0402 	sbc.w	r4, r4, r2
 80111ce:	f04f 0100 	mov.w	r1, #0
 80111d2:	f04f 0200 	mov.w	r2, #0
 80111d6:	00e2      	lsls	r2, r4, #3
 80111d8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80111dc:	00d9      	lsls	r1, r3, #3
 80111de:	460b      	mov	r3, r1
 80111e0:	4614      	mov	r4, r2
 80111e2:	195b      	adds	r3, r3, r5
 80111e4:	eb44 0406 	adc.w	r4, r4, r6
 80111e8:	f04f 0100 	mov.w	r1, #0
 80111ec:	f04f 0200 	mov.w	r2, #0
 80111f0:	02a2      	lsls	r2, r4, #10
 80111f2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80111f6:	0299      	lsls	r1, r3, #10
 80111f8:	460b      	mov	r3, r1
 80111fa:	4614      	mov	r4, r2
 80111fc:	4618      	mov	r0, r3
 80111fe:	4621      	mov	r1, r4
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	f04f 0400 	mov.w	r4, #0
 8011206:	461a      	mov	r2, r3
 8011208:	4623      	mov	r3, r4
 801120a:	f7f7 fc55 	bl	8008ab8 <__aeabi_uldivmod>
 801120e:	4603      	mov	r3, r0
 8011210:	460c      	mov	r4, r1
 8011212:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8011214:	4b0a      	ldr	r3, [pc, #40]	; (8011240 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011216:	685b      	ldr	r3, [r3, #4]
 8011218:	0c1b      	lsrs	r3, r3, #16
 801121a:	f003 0303 	and.w	r3, r3, #3
 801121e:	3301      	adds	r3, #1
 8011220:	005b      	lsls	r3, r3, #1
 8011222:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8011224:	68fa      	ldr	r2, [r7, #12]
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	fbb2 f3f3 	udiv	r3, r2, r3
 801122c:	60bb      	str	r3, [r7, #8]
      break;
 801122e:	e002      	b.n	8011236 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011230:	4b04      	ldr	r3, [pc, #16]	; (8011244 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8011232:	60bb      	str	r3, [r7, #8]
      break;
 8011234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011236:	68bb      	ldr	r3, [r7, #8]
}
 8011238:	4618      	mov	r0, r3
 801123a:	3714      	adds	r7, #20
 801123c:	46bd      	mov	sp, r7
 801123e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011240:	40023800 	.word	0x40023800
 8011244:	00f42400 	.word	0x00f42400
 8011248:	007a1200 	.word	0x007a1200

0801124c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801124c:	b480      	push	{r7}
 801124e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011250:	4b03      	ldr	r3, [pc, #12]	; (8011260 <HAL_RCC_GetHCLKFreq+0x14>)
 8011252:	681b      	ldr	r3, [r3, #0]
}
 8011254:	4618      	mov	r0, r3
 8011256:	46bd      	mov	sp, r7
 8011258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125c:	4770      	bx	lr
 801125e:	bf00      	nop
 8011260:	20000cf4 	.word	0x20000cf4

08011264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011264:	b580      	push	{r7, lr}
 8011266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8011268:	f7ff fff0 	bl	801124c <HAL_RCC_GetHCLKFreq>
 801126c:	4601      	mov	r1, r0
 801126e:	4b05      	ldr	r3, [pc, #20]	; (8011284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011270:	689b      	ldr	r3, [r3, #8]
 8011272:	0a9b      	lsrs	r3, r3, #10
 8011274:	f003 0307 	and.w	r3, r3, #7
 8011278:	4a03      	ldr	r2, [pc, #12]	; (8011288 <HAL_RCC_GetPCLK1Freq+0x24>)
 801127a:	5cd3      	ldrb	r3, [r2, r3]
 801127c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8011280:	4618      	mov	r0, r3
 8011282:	bd80      	pop	{r7, pc}
 8011284:	40023800 	.word	0x40023800
 8011288:	080166f0 	.word	0x080166f0

0801128c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801128c:	b580      	push	{r7, lr}
 801128e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8011290:	f7ff ffdc 	bl	801124c <HAL_RCC_GetHCLKFreq>
 8011294:	4601      	mov	r1, r0
 8011296:	4b05      	ldr	r3, [pc, #20]	; (80112ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8011298:	689b      	ldr	r3, [r3, #8]
 801129a:	0b5b      	lsrs	r3, r3, #13
 801129c:	f003 0307 	and.w	r3, r3, #7
 80112a0:	4a03      	ldr	r2, [pc, #12]	; (80112b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80112a2:	5cd3      	ldrb	r3, [r2, r3]
 80112a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80112a8:	4618      	mov	r0, r3
 80112aa:	bd80      	pop	{r7, pc}
 80112ac:	40023800 	.word	0x40023800
 80112b0:	080166f0 	.word	0x080166f0

080112b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b082      	sub	sp, #8
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d101      	bne.n	80112c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80112c2:	2301      	movs	r3, #1
 80112c4:	e056      	b.n	8011374 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	2200      	movs	r2, #0
 80112ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80112d2:	b2db      	uxtb	r3, r3
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d106      	bne.n	80112e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2200      	movs	r2, #0
 80112dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80112e0:	6878      	ldr	r0, [r7, #4]
 80112e2:	f7fc ff4b 	bl	800e17c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	2202      	movs	r2, #2
 80112ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	681a      	ldr	r2, [r3, #0]
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80112fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	685a      	ldr	r2, [r3, #4]
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	689b      	ldr	r3, [r3, #8]
 8011306:	431a      	orrs	r2, r3
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	68db      	ldr	r3, [r3, #12]
 801130c:	431a      	orrs	r2, r3
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	691b      	ldr	r3, [r3, #16]
 8011312:	431a      	orrs	r2, r3
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	695b      	ldr	r3, [r3, #20]
 8011318:	431a      	orrs	r2, r3
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	699b      	ldr	r3, [r3, #24]
 801131e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011322:	431a      	orrs	r2, r3
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	69db      	ldr	r3, [r3, #28]
 8011328:	431a      	orrs	r2, r3
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	6a1b      	ldr	r3, [r3, #32]
 801132e:	ea42 0103 	orr.w	r1, r2, r3
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	430a      	orrs	r2, r1
 801133c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	699b      	ldr	r3, [r3, #24]
 8011342:	0c1b      	lsrs	r3, r3, #16
 8011344:	f003 0104 	and.w	r1, r3, #4
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	430a      	orrs	r2, r1
 8011352:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	69da      	ldr	r2, [r3, #28]
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011362:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2200      	movs	r2, #0
 8011368:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	2201      	movs	r2, #1
 801136e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8011372:	2300      	movs	r3, #0
}
 8011374:	4618      	mov	r0, r3
 8011376:	3708      	adds	r7, #8
 8011378:	46bd      	mov	sp, r7
 801137a:	bd80      	pop	{r7, pc}

0801137c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801137c:	b580      	push	{r7, lr}
 801137e:	b088      	sub	sp, #32
 8011380:	af00      	add	r7, sp, #0
 8011382:	60f8      	str	r0, [r7, #12]
 8011384:	60b9      	str	r1, [r7, #8]
 8011386:	603b      	str	r3, [r7, #0]
 8011388:	4613      	mov	r3, r2
 801138a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801138c:	2300      	movs	r3, #0
 801138e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011396:	2b01      	cmp	r3, #1
 8011398:	d101      	bne.n	801139e <HAL_SPI_Transmit+0x22>
 801139a:	2302      	movs	r3, #2
 801139c:	e11e      	b.n	80115dc <HAL_SPI_Transmit+0x260>
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	2201      	movs	r2, #1
 80113a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80113a6:	f7fd fb27 	bl	800e9f8 <HAL_GetTick>
 80113aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80113ac:	88fb      	ldrh	r3, [r7, #6]
 80113ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80113b6:	b2db      	uxtb	r3, r3
 80113b8:	2b01      	cmp	r3, #1
 80113ba:	d002      	beq.n	80113c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80113bc:	2302      	movs	r3, #2
 80113be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80113c0:	e103      	b.n	80115ca <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80113c2:	68bb      	ldr	r3, [r7, #8]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d002      	beq.n	80113ce <HAL_SPI_Transmit+0x52>
 80113c8:	88fb      	ldrh	r3, [r7, #6]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d102      	bne.n	80113d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80113ce:	2301      	movs	r3, #1
 80113d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80113d2:	e0fa      	b.n	80115ca <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	2203      	movs	r2, #3
 80113d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	2200      	movs	r2, #0
 80113e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	68ba      	ldr	r2, [r7, #8]
 80113e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	88fa      	ldrh	r2, [r7, #6]
 80113ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	88fa      	ldrh	r2, [r7, #6]
 80113f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2200      	movs	r2, #0
 80113f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	2200      	movs	r2, #0
 80113fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	2200      	movs	r2, #0
 8011404:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	2200      	movs	r2, #0
 801140a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	2200      	movs	r2, #0
 8011410:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	689b      	ldr	r3, [r3, #8]
 8011416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801141a:	d107      	bne.n	801142c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	681a      	ldr	r2, [r3, #0]
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801142a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011436:	2b40      	cmp	r3, #64	; 0x40
 8011438:	d007      	beq.n	801144a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	681a      	ldr	r2, [r3, #0]
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011448:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	68db      	ldr	r3, [r3, #12]
 801144e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011452:	d14b      	bne.n	80114ec <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d002      	beq.n	8011462 <HAL_SPI_Transmit+0xe6>
 801145c:	8afb      	ldrh	r3, [r7, #22]
 801145e:	2b01      	cmp	r3, #1
 8011460:	d13e      	bne.n	80114e0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011466:	881a      	ldrh	r2, [r3, #0]
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011472:	1c9a      	adds	r2, r3, #2
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801147c:	b29b      	uxth	r3, r3
 801147e:	3b01      	subs	r3, #1
 8011480:	b29a      	uxth	r2, r3
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8011486:	e02b      	b.n	80114e0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	689b      	ldr	r3, [r3, #8]
 801148e:	f003 0302 	and.w	r3, r3, #2
 8011492:	2b02      	cmp	r3, #2
 8011494:	d112      	bne.n	80114bc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801149a:	881a      	ldrh	r2, [r3, #0]
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114a6:	1c9a      	adds	r2, r3, #2
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80114b0:	b29b      	uxth	r3, r3
 80114b2:	3b01      	subs	r3, #1
 80114b4:	b29a      	uxth	r2, r3
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80114ba:	e011      	b.n	80114e0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80114bc:	f7fd fa9c 	bl	800e9f8 <HAL_GetTick>
 80114c0:	4602      	mov	r2, r0
 80114c2:	69bb      	ldr	r3, [r7, #24]
 80114c4:	1ad3      	subs	r3, r2, r3
 80114c6:	683a      	ldr	r2, [r7, #0]
 80114c8:	429a      	cmp	r2, r3
 80114ca:	d803      	bhi.n	80114d4 <HAL_SPI_Transmit+0x158>
 80114cc:	683b      	ldr	r3, [r7, #0]
 80114ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114d2:	d102      	bne.n	80114da <HAL_SPI_Transmit+0x15e>
 80114d4:	683b      	ldr	r3, [r7, #0]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d102      	bne.n	80114e0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80114da:	2303      	movs	r3, #3
 80114dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80114de:	e074      	b.n	80115ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80114e4:	b29b      	uxth	r3, r3
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d1ce      	bne.n	8011488 <HAL_SPI_Transmit+0x10c>
 80114ea:	e04c      	b.n	8011586 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	685b      	ldr	r3, [r3, #4]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d002      	beq.n	80114fa <HAL_SPI_Transmit+0x17e>
 80114f4:	8afb      	ldrh	r3, [r7, #22]
 80114f6:	2b01      	cmp	r3, #1
 80114f8:	d140      	bne.n	801157c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	330c      	adds	r3, #12
 8011504:	7812      	ldrb	r2, [r2, #0]
 8011506:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801150c:	1c5a      	adds	r2, r3, #1
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011516:	b29b      	uxth	r3, r3
 8011518:	3b01      	subs	r3, #1
 801151a:	b29a      	uxth	r2, r3
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8011520:	e02c      	b.n	801157c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	689b      	ldr	r3, [r3, #8]
 8011528:	f003 0302 	and.w	r3, r3, #2
 801152c:	2b02      	cmp	r3, #2
 801152e:	d113      	bne.n	8011558 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	330c      	adds	r3, #12
 801153a:	7812      	ldrb	r2, [r2, #0]
 801153c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011542:	1c5a      	adds	r2, r3, #1
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801154c:	b29b      	uxth	r3, r3
 801154e:	3b01      	subs	r3, #1
 8011550:	b29a      	uxth	r2, r3
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	86da      	strh	r2, [r3, #54]	; 0x36
 8011556:	e011      	b.n	801157c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011558:	f7fd fa4e 	bl	800e9f8 <HAL_GetTick>
 801155c:	4602      	mov	r2, r0
 801155e:	69bb      	ldr	r3, [r7, #24]
 8011560:	1ad3      	subs	r3, r2, r3
 8011562:	683a      	ldr	r2, [r7, #0]
 8011564:	429a      	cmp	r2, r3
 8011566:	d803      	bhi.n	8011570 <HAL_SPI_Transmit+0x1f4>
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801156e:	d102      	bne.n	8011576 <HAL_SPI_Transmit+0x1fa>
 8011570:	683b      	ldr	r3, [r7, #0]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d102      	bne.n	801157c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8011576:	2303      	movs	r3, #3
 8011578:	77fb      	strb	r3, [r7, #31]
          goto error;
 801157a:	e026      	b.n	80115ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011580:	b29b      	uxth	r3, r3
 8011582:	2b00      	cmp	r3, #0
 8011584:	d1cd      	bne.n	8011522 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011586:	69ba      	ldr	r2, [r7, #24]
 8011588:	6839      	ldr	r1, [r7, #0]
 801158a:	68f8      	ldr	r0, [r7, #12]
 801158c:	f000 fba4 	bl	8011cd8 <SPI_EndRxTxTransaction>
 8011590:	4603      	mov	r3, r0
 8011592:	2b00      	cmp	r3, #0
 8011594:	d002      	beq.n	801159c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	2220      	movs	r2, #32
 801159a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	689b      	ldr	r3, [r3, #8]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d10a      	bne.n	80115ba <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80115a4:	2300      	movs	r3, #0
 80115a6:	613b      	str	r3, [r7, #16]
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	68db      	ldr	r3, [r3, #12]
 80115ae:	613b      	str	r3, [r7, #16]
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	681b      	ldr	r3, [r3, #0]
 80115b4:	689b      	ldr	r3, [r3, #8]
 80115b6:	613b      	str	r3, [r7, #16]
 80115b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d002      	beq.n	80115c8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80115c2:	2301      	movs	r3, #1
 80115c4:	77fb      	strb	r3, [r7, #31]
 80115c6:	e000      	b.n	80115ca <HAL_SPI_Transmit+0x24e>
  }

error:
 80115c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	2201      	movs	r2, #1
 80115ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	2200      	movs	r2, #0
 80115d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80115da:	7ffb      	ldrb	r3, [r7, #31]
}
 80115dc:	4618      	mov	r0, r3
 80115de:	3720      	adds	r7, #32
 80115e0:	46bd      	mov	sp, r7
 80115e2:	bd80      	pop	{r7, pc}

080115e4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b088      	sub	sp, #32
 80115e8:	af02      	add	r7, sp, #8
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	603b      	str	r3, [r7, #0]
 80115f0:	4613      	mov	r3, r2
 80115f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80115f4:	2300      	movs	r3, #0
 80115f6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	685b      	ldr	r3, [r3, #4]
 80115fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011600:	d112      	bne.n	8011628 <HAL_SPI_Receive+0x44>
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	689b      	ldr	r3, [r3, #8]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d10e      	bne.n	8011628 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	2204      	movs	r2, #4
 801160e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8011612:	88fa      	ldrh	r2, [r7, #6]
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	9300      	str	r3, [sp, #0]
 8011618:	4613      	mov	r3, r2
 801161a:	68ba      	ldr	r2, [r7, #8]
 801161c:	68b9      	ldr	r1, [r7, #8]
 801161e:	68f8      	ldr	r0, [r7, #12]
 8011620:	f000 f8e9 	bl	80117f6 <HAL_SPI_TransmitReceive>
 8011624:	4603      	mov	r3, r0
 8011626:	e0e2      	b.n	80117ee <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801162e:	2b01      	cmp	r3, #1
 8011630:	d101      	bne.n	8011636 <HAL_SPI_Receive+0x52>
 8011632:	2302      	movs	r3, #2
 8011634:	e0db      	b.n	80117ee <HAL_SPI_Receive+0x20a>
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	2201      	movs	r2, #1
 801163a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801163e:	f7fd f9db 	bl	800e9f8 <HAL_GetTick>
 8011642:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801164a:	b2db      	uxtb	r3, r3
 801164c:	2b01      	cmp	r3, #1
 801164e:	d002      	beq.n	8011656 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8011650:	2302      	movs	r3, #2
 8011652:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011654:	e0c2      	b.n	80117dc <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8011656:	68bb      	ldr	r3, [r7, #8]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d002      	beq.n	8011662 <HAL_SPI_Receive+0x7e>
 801165c:	88fb      	ldrh	r3, [r7, #6]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d102      	bne.n	8011668 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8011662:	2301      	movs	r3, #1
 8011664:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011666:	e0b9      	b.n	80117dc <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	2204      	movs	r2, #4
 801166c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	2200      	movs	r2, #0
 8011674:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	68ba      	ldr	r2, [r7, #8]
 801167a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	88fa      	ldrh	r2, [r7, #6]
 8011680:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	88fa      	ldrh	r2, [r7, #6]
 8011686:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	2200      	movs	r2, #0
 801168c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	2200      	movs	r2, #0
 8011692:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	2200      	movs	r2, #0
 8011698:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	2200      	movs	r2, #0
 801169e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	2200      	movs	r2, #0
 80116a4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	689b      	ldr	r3, [r3, #8]
 80116aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80116ae:	d107      	bne.n	80116c0 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	681a      	ldr	r2, [r3, #0]
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80116be:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116ca:	2b40      	cmp	r3, #64	; 0x40
 80116cc:	d007      	beq.n	80116de <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	681a      	ldr	r2, [r3, #0]
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80116dc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	68db      	ldr	r3, [r3, #12]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d162      	bne.n	80117ac <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80116e6:	e02e      	b.n	8011746 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	689b      	ldr	r3, [r3, #8]
 80116ee:	f003 0301 	and.w	r3, r3, #1
 80116f2:	2b01      	cmp	r3, #1
 80116f4:	d115      	bne.n	8011722 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	f103 020c 	add.w	r2, r3, #12
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011702:	7812      	ldrb	r2, [r2, #0]
 8011704:	b2d2      	uxtb	r2, r2
 8011706:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801170c:	1c5a      	adds	r2, r3, #1
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011716:	b29b      	uxth	r3, r3
 8011718:	3b01      	subs	r3, #1
 801171a:	b29a      	uxth	r2, r3
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011720:	e011      	b.n	8011746 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011722:	f7fd f969 	bl	800e9f8 <HAL_GetTick>
 8011726:	4602      	mov	r2, r0
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	1ad3      	subs	r3, r2, r3
 801172c:	683a      	ldr	r2, [r7, #0]
 801172e:	429a      	cmp	r2, r3
 8011730:	d803      	bhi.n	801173a <HAL_SPI_Receive+0x156>
 8011732:	683b      	ldr	r3, [r7, #0]
 8011734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011738:	d102      	bne.n	8011740 <HAL_SPI_Receive+0x15c>
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d102      	bne.n	8011746 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8011740:	2303      	movs	r3, #3
 8011742:	75fb      	strb	r3, [r7, #23]
          goto error;
 8011744:	e04a      	b.n	80117dc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801174a:	b29b      	uxth	r3, r3
 801174c:	2b00      	cmp	r3, #0
 801174e:	d1cb      	bne.n	80116e8 <HAL_SPI_Receive+0x104>
 8011750:	e031      	b.n	80117b6 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	689b      	ldr	r3, [r3, #8]
 8011758:	f003 0301 	and.w	r3, r3, #1
 801175c:	2b01      	cmp	r3, #1
 801175e:	d113      	bne.n	8011788 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	68da      	ldr	r2, [r3, #12]
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801176a:	b292      	uxth	r2, r2
 801176c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011772:	1c9a      	adds	r2, r3, #2
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801177c:	b29b      	uxth	r3, r3
 801177e:	3b01      	subs	r3, #1
 8011780:	b29a      	uxth	r2, r3
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011786:	e011      	b.n	80117ac <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011788:	f7fd f936 	bl	800e9f8 <HAL_GetTick>
 801178c:	4602      	mov	r2, r0
 801178e:	693b      	ldr	r3, [r7, #16]
 8011790:	1ad3      	subs	r3, r2, r3
 8011792:	683a      	ldr	r2, [r7, #0]
 8011794:	429a      	cmp	r2, r3
 8011796:	d803      	bhi.n	80117a0 <HAL_SPI_Receive+0x1bc>
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801179e:	d102      	bne.n	80117a6 <HAL_SPI_Receive+0x1c2>
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d102      	bne.n	80117ac <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80117a6:	2303      	movs	r3, #3
 80117a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80117aa:	e017      	b.n	80117dc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80117b0:	b29b      	uxth	r3, r3
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d1cd      	bne.n	8011752 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80117b6:	693a      	ldr	r2, [r7, #16]
 80117b8:	6839      	ldr	r1, [r7, #0]
 80117ba:	68f8      	ldr	r0, [r7, #12]
 80117bc:	f000 fa27 	bl	8011c0e <SPI_EndRxTransaction>
 80117c0:	4603      	mov	r3, r0
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d002      	beq.n	80117cc <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	2220      	movs	r2, #32
 80117ca:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d002      	beq.n	80117da <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80117d4:	2301      	movs	r3, #1
 80117d6:	75fb      	strb	r3, [r7, #23]
 80117d8:	e000      	b.n	80117dc <HAL_SPI_Receive+0x1f8>
  }

error :
 80117da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	2201      	movs	r2, #1
 80117e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	2200      	movs	r2, #0
 80117e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80117ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80117ee:	4618      	mov	r0, r3
 80117f0:	3718      	adds	r7, #24
 80117f2:	46bd      	mov	sp, r7
 80117f4:	bd80      	pop	{r7, pc}

080117f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80117f6:	b580      	push	{r7, lr}
 80117f8:	b08c      	sub	sp, #48	; 0x30
 80117fa:	af00      	add	r7, sp, #0
 80117fc:	60f8      	str	r0, [r7, #12]
 80117fe:	60b9      	str	r1, [r7, #8]
 8011800:	607a      	str	r2, [r7, #4]
 8011802:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011804:	2301      	movs	r3, #1
 8011806:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011808:	2300      	movs	r3, #0
 801180a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011814:	2b01      	cmp	r3, #1
 8011816:	d101      	bne.n	801181c <HAL_SPI_TransmitReceive+0x26>
 8011818:	2302      	movs	r3, #2
 801181a:	e18a      	b.n	8011b32 <HAL_SPI_TransmitReceive+0x33c>
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	2201      	movs	r2, #1
 8011820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011824:	f7fd f8e8 	bl	800e9f8 <HAL_GetTick>
 8011828:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011830:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	685b      	ldr	r3, [r3, #4]
 8011838:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 801183a:	887b      	ldrh	r3, [r7, #2]
 801183c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801183e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011842:	2b01      	cmp	r3, #1
 8011844:	d00f      	beq.n	8011866 <HAL_SPI_TransmitReceive+0x70>
 8011846:	69fb      	ldr	r3, [r7, #28]
 8011848:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801184c:	d107      	bne.n	801185e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	689b      	ldr	r3, [r3, #8]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d103      	bne.n	801185e <HAL_SPI_TransmitReceive+0x68>
 8011856:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801185a:	2b04      	cmp	r3, #4
 801185c:	d003      	beq.n	8011866 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 801185e:	2302      	movs	r3, #2
 8011860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8011864:	e15b      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d005      	beq.n	8011878 <HAL_SPI_TransmitReceive+0x82>
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d002      	beq.n	8011878 <HAL_SPI_TransmitReceive+0x82>
 8011872:	887b      	ldrh	r3, [r7, #2]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d103      	bne.n	8011880 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8011878:	2301      	movs	r3, #1
 801187a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 801187e:	e14e      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011886:	b2db      	uxtb	r3, r3
 8011888:	2b04      	cmp	r3, #4
 801188a:	d003      	beq.n	8011894 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	2205      	movs	r2, #5
 8011890:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2200      	movs	r2, #0
 8011898:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	687a      	ldr	r2, [r7, #4]
 801189e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	887a      	ldrh	r2, [r7, #2]
 80118a4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	887a      	ldrh	r2, [r7, #2]
 80118aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	68ba      	ldr	r2, [r7, #8]
 80118b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	887a      	ldrh	r2, [r7, #2]
 80118b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	887a      	ldrh	r2, [r7, #2]
 80118bc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	2200      	movs	r2, #0
 80118c2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	2200      	movs	r2, #0
 80118c8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80118d4:	2b40      	cmp	r3, #64	; 0x40
 80118d6:	d007      	beq.n	80118e8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	681a      	ldr	r2, [r3, #0]
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80118e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	68db      	ldr	r3, [r3, #12]
 80118ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80118f0:	d178      	bne.n	80119e4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	685b      	ldr	r3, [r3, #4]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d002      	beq.n	8011900 <HAL_SPI_TransmitReceive+0x10a>
 80118fa:	8b7b      	ldrh	r3, [r7, #26]
 80118fc:	2b01      	cmp	r3, #1
 80118fe:	d166      	bne.n	80119ce <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011904:	881a      	ldrh	r2, [r3, #0]
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011910:	1c9a      	adds	r2, r3, #2
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801191a:	b29b      	uxth	r3, r3
 801191c:	3b01      	subs	r3, #1
 801191e:	b29a      	uxth	r2, r3
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011924:	e053      	b.n	80119ce <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	689b      	ldr	r3, [r3, #8]
 801192c:	f003 0302 	and.w	r3, r3, #2
 8011930:	2b02      	cmp	r3, #2
 8011932:	d11b      	bne.n	801196c <HAL_SPI_TransmitReceive+0x176>
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011938:	b29b      	uxth	r3, r3
 801193a:	2b00      	cmp	r3, #0
 801193c:	d016      	beq.n	801196c <HAL_SPI_TransmitReceive+0x176>
 801193e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011940:	2b01      	cmp	r3, #1
 8011942:	d113      	bne.n	801196c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011948:	881a      	ldrh	r2, [r3, #0]
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011954:	1c9a      	adds	r2, r3, #2
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801195e:	b29b      	uxth	r3, r3
 8011960:	3b01      	subs	r3, #1
 8011962:	b29a      	uxth	r2, r3
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011968:	2300      	movs	r3, #0
 801196a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	689b      	ldr	r3, [r3, #8]
 8011972:	f003 0301 	and.w	r3, r3, #1
 8011976:	2b01      	cmp	r3, #1
 8011978:	d119      	bne.n	80119ae <HAL_SPI_TransmitReceive+0x1b8>
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801197e:	b29b      	uxth	r3, r3
 8011980:	2b00      	cmp	r3, #0
 8011982:	d014      	beq.n	80119ae <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	68da      	ldr	r2, [r3, #12]
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801198e:	b292      	uxth	r2, r2
 8011990:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011996:	1c9a      	adds	r2, r3, #2
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80119a0:	b29b      	uxth	r3, r3
 80119a2:	3b01      	subs	r3, #1
 80119a4:	b29a      	uxth	r2, r3
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80119aa:	2301      	movs	r3, #1
 80119ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80119ae:	f7fd f823 	bl	800e9f8 <HAL_GetTick>
 80119b2:	4602      	mov	r2, r0
 80119b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b6:	1ad3      	subs	r3, r2, r3
 80119b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80119ba:	429a      	cmp	r2, r3
 80119bc:	d807      	bhi.n	80119ce <HAL_SPI_TransmitReceive+0x1d8>
 80119be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119c4:	d003      	beq.n	80119ce <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80119c6:	2303      	movs	r3, #3
 80119c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80119cc:	e0a7      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80119d2:	b29b      	uxth	r3, r3
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d1a6      	bne.n	8011926 <HAL_SPI_TransmitReceive+0x130>
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80119dc:	b29b      	uxth	r3, r3
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d1a1      	bne.n	8011926 <HAL_SPI_TransmitReceive+0x130>
 80119e2:	e07c      	b.n	8011ade <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	685b      	ldr	r3, [r3, #4]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d002      	beq.n	80119f2 <HAL_SPI_TransmitReceive+0x1fc>
 80119ec:	8b7b      	ldrh	r3, [r7, #26]
 80119ee:	2b01      	cmp	r3, #1
 80119f0:	d16b      	bne.n	8011aca <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	330c      	adds	r3, #12
 80119fc:	7812      	ldrb	r2, [r2, #0]
 80119fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a04:	1c5a      	adds	r2, r3, #1
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	3b01      	subs	r3, #1
 8011a12:	b29a      	uxth	r2, r3
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011a18:	e057      	b.n	8011aca <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	f003 0302 	and.w	r3, r3, #2
 8011a24:	2b02      	cmp	r3, #2
 8011a26:	d11c      	bne.n	8011a62 <HAL_SPI_TransmitReceive+0x26c>
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d017      	beq.n	8011a62 <HAL_SPI_TransmitReceive+0x26c>
 8011a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a34:	2b01      	cmp	r3, #1
 8011a36:	d114      	bne.n	8011a62 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	330c      	adds	r3, #12
 8011a42:	7812      	ldrb	r2, [r2, #0]
 8011a44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a4a:	1c5a      	adds	r2, r3, #1
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011a54:	b29b      	uxth	r3, r3
 8011a56:	3b01      	subs	r3, #1
 8011a58:	b29a      	uxth	r2, r3
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011a5e:	2300      	movs	r3, #0
 8011a60:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	689b      	ldr	r3, [r3, #8]
 8011a68:	f003 0301 	and.w	r3, r3, #1
 8011a6c:	2b01      	cmp	r3, #1
 8011a6e:	d119      	bne.n	8011aa4 <HAL_SPI_TransmitReceive+0x2ae>
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011a74:	b29b      	uxth	r3, r3
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d014      	beq.n	8011aa4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	68da      	ldr	r2, [r3, #12]
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a84:	b2d2      	uxtb	r2, r2
 8011a86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a8c:	1c5a      	adds	r2, r3, #1
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011a96:	b29b      	uxth	r3, r3
 8011a98:	3b01      	subs	r3, #1
 8011a9a:	b29a      	uxth	r2, r3
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011aa0:	2301      	movs	r3, #1
 8011aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011aa4:	f7fc ffa8 	bl	800e9f8 <HAL_GetTick>
 8011aa8:	4602      	mov	r2, r0
 8011aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aac:	1ad3      	subs	r3, r2, r3
 8011aae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d803      	bhi.n	8011abc <HAL_SPI_TransmitReceive+0x2c6>
 8011ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011aba:	d102      	bne.n	8011ac2 <HAL_SPI_TransmitReceive+0x2cc>
 8011abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d103      	bne.n	8011aca <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8011ac2:	2303      	movs	r3, #3
 8011ac4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011ac8:	e029      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011ace:	b29b      	uxth	r3, r3
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d1a2      	bne.n	8011a1a <HAL_SPI_TransmitReceive+0x224>
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011ad8:	b29b      	uxth	r3, r3
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d19d      	bne.n	8011a1a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ae0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011ae2:	68f8      	ldr	r0, [r7, #12]
 8011ae4:	f000 f8f8 	bl	8011cd8 <SPI_EndRxTxTransaction>
 8011ae8:	4603      	mov	r3, r0
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d006      	beq.n	8011afc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8011aee:	2301      	movs	r3, #1
 8011af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	2220      	movs	r2, #32
 8011af8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8011afa:	e010      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	689b      	ldr	r3, [r3, #8]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d10b      	bne.n	8011b1c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011b04:	2300      	movs	r3, #0
 8011b06:	617b      	str	r3, [r7, #20]
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	68db      	ldr	r3, [r3, #12]
 8011b0e:	617b      	str	r3, [r7, #20]
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	689b      	ldr	r3, [r3, #8]
 8011b16:	617b      	str	r3, [r7, #20]
 8011b18:	697b      	ldr	r3, [r7, #20]
 8011b1a:	e000      	b.n	8011b1e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8011b1c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	2201      	movs	r2, #1
 8011b22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	2200      	movs	r2, #0
 8011b2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011b2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8011b32:	4618      	mov	r0, r3
 8011b34:	3730      	adds	r7, #48	; 0x30
 8011b36:	46bd      	mov	sp, r7
 8011b38:	bd80      	pop	{r7, pc}

08011b3a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8011b3a:	b580      	push	{r7, lr}
 8011b3c:	b084      	sub	sp, #16
 8011b3e:	af00      	add	r7, sp, #0
 8011b40:	60f8      	str	r0, [r7, #12]
 8011b42:	60b9      	str	r1, [r7, #8]
 8011b44:	603b      	str	r3, [r7, #0]
 8011b46:	4613      	mov	r3, r2
 8011b48:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011b4a:	e04c      	b.n	8011be6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b52:	d048      	beq.n	8011be6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8011b54:	f7fc ff50 	bl	800e9f8 <HAL_GetTick>
 8011b58:	4602      	mov	r2, r0
 8011b5a:	69bb      	ldr	r3, [r7, #24]
 8011b5c:	1ad3      	subs	r3, r2, r3
 8011b5e:	683a      	ldr	r2, [r7, #0]
 8011b60:	429a      	cmp	r2, r3
 8011b62:	d902      	bls.n	8011b6a <SPI_WaitFlagStateUntilTimeout+0x30>
 8011b64:	683b      	ldr	r3, [r7, #0]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d13d      	bne.n	8011be6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	685a      	ldr	r2, [r3, #4]
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8011b78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	685b      	ldr	r3, [r3, #4]
 8011b7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011b82:	d111      	bne.n	8011ba8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	689b      	ldr	r3, [r3, #8]
 8011b88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011b8c:	d004      	beq.n	8011b98 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	689b      	ldr	r3, [r3, #8]
 8011b92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011b96:	d107      	bne.n	8011ba8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	681a      	ldr	r2, [r3, #0]
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011ba6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011bac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011bb0:	d10f      	bne.n	8011bd2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	681a      	ldr	r2, [r3, #0]
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011bc0:	601a      	str	r2, [r3, #0]
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	681a      	ldr	r2, [r3, #0]
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011bd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	2201      	movs	r2, #1
 8011bd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	2200      	movs	r2, #0
 8011bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8011be2:	2303      	movs	r3, #3
 8011be4:	e00f      	b.n	8011c06 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	689a      	ldr	r2, [r3, #8]
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	4013      	ands	r3, r2
 8011bf0:	68ba      	ldr	r2, [r7, #8]
 8011bf2:	429a      	cmp	r2, r3
 8011bf4:	bf0c      	ite	eq
 8011bf6:	2301      	moveq	r3, #1
 8011bf8:	2300      	movne	r3, #0
 8011bfa:	b2db      	uxtb	r3, r3
 8011bfc:	461a      	mov	r2, r3
 8011bfe:	79fb      	ldrb	r3, [r7, #7]
 8011c00:	429a      	cmp	r2, r3
 8011c02:	d1a3      	bne.n	8011b4c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8011c04:	2300      	movs	r3, #0
}
 8011c06:	4618      	mov	r0, r3
 8011c08:	3710      	adds	r7, #16
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	bd80      	pop	{r7, pc}

08011c0e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8011c0e:	b580      	push	{r7, lr}
 8011c10:	b086      	sub	sp, #24
 8011c12:	af02      	add	r7, sp, #8
 8011c14:	60f8      	str	r0, [r7, #12]
 8011c16:	60b9      	str	r1, [r7, #8]
 8011c18:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	685b      	ldr	r3, [r3, #4]
 8011c1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011c22:	d111      	bne.n	8011c48 <SPI_EndRxTransaction+0x3a>
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	689b      	ldr	r3, [r3, #8]
 8011c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011c2c:	d004      	beq.n	8011c38 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	689b      	ldr	r3, [r3, #8]
 8011c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011c36:	d107      	bne.n	8011c48 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	681a      	ldr	r2, [r3, #0]
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011c46:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	685b      	ldr	r3, [r3, #4]
 8011c4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011c50:	d12a      	bne.n	8011ca8 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	689b      	ldr	r3, [r3, #8]
 8011c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011c5a:	d012      	beq.n	8011c82 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	9300      	str	r3, [sp, #0]
 8011c60:	68bb      	ldr	r3, [r7, #8]
 8011c62:	2200      	movs	r2, #0
 8011c64:	2180      	movs	r1, #128	; 0x80
 8011c66:	68f8      	ldr	r0, [r7, #12]
 8011c68:	f7ff ff67 	bl	8011b3a <SPI_WaitFlagStateUntilTimeout>
 8011c6c:	4603      	mov	r3, r0
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d02d      	beq.n	8011cce <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c76:	f043 0220 	orr.w	r2, r3, #32
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8011c7e:	2303      	movs	r3, #3
 8011c80:	e026      	b.n	8011cd0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	9300      	str	r3, [sp, #0]
 8011c86:	68bb      	ldr	r3, [r7, #8]
 8011c88:	2200      	movs	r2, #0
 8011c8a:	2101      	movs	r1, #1
 8011c8c:	68f8      	ldr	r0, [r7, #12]
 8011c8e:	f7ff ff54 	bl	8011b3a <SPI_WaitFlagStateUntilTimeout>
 8011c92:	4603      	mov	r3, r0
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d01a      	beq.n	8011cce <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c9c:	f043 0220 	orr.w	r2, r3, #32
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8011ca4:	2303      	movs	r3, #3
 8011ca6:	e013      	b.n	8011cd0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	9300      	str	r3, [sp, #0]
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	2200      	movs	r2, #0
 8011cb0:	2101      	movs	r1, #1
 8011cb2:	68f8      	ldr	r0, [r7, #12]
 8011cb4:	f7ff ff41 	bl	8011b3a <SPI_WaitFlagStateUntilTimeout>
 8011cb8:	4603      	mov	r3, r0
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d007      	beq.n	8011cce <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011cc2:	f043 0220 	orr.w	r2, r3, #32
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011cca:	2303      	movs	r3, #3
 8011ccc:	e000      	b.n	8011cd0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8011cce:	2300      	movs	r3, #0
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3710      	adds	r7, #16
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}

08011cd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b088      	sub	sp, #32
 8011cdc:	af02      	add	r7, sp, #8
 8011cde:	60f8      	str	r0, [r7, #12]
 8011ce0:	60b9      	str	r1, [r7, #8]
 8011ce2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011ce4:	4b1b      	ldr	r3, [pc, #108]	; (8011d54 <SPI_EndRxTxTransaction+0x7c>)
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	4a1b      	ldr	r2, [pc, #108]	; (8011d58 <SPI_EndRxTxTransaction+0x80>)
 8011cea:	fba2 2303 	umull	r2, r3, r2, r3
 8011cee:	0d5b      	lsrs	r3, r3, #21
 8011cf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011cf4:	fb02 f303 	mul.w	r3, r2, r3
 8011cf8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	685b      	ldr	r3, [r3, #4]
 8011cfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011d02:	d112      	bne.n	8011d2a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	9300      	str	r3, [sp, #0]
 8011d08:	68bb      	ldr	r3, [r7, #8]
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	2180      	movs	r1, #128	; 0x80
 8011d0e:	68f8      	ldr	r0, [r7, #12]
 8011d10:	f7ff ff13 	bl	8011b3a <SPI_WaitFlagStateUntilTimeout>
 8011d14:	4603      	mov	r3, r0
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d016      	beq.n	8011d48 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d1e:	f043 0220 	orr.w	r2, r3, #32
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011d26:	2303      	movs	r3, #3
 8011d28:	e00f      	b.n	8011d4a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8011d2a:	697b      	ldr	r3, [r7, #20]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d00a      	beq.n	8011d46 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8011d30:	697b      	ldr	r3, [r7, #20]
 8011d32:	3b01      	subs	r3, #1
 8011d34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	689b      	ldr	r3, [r3, #8]
 8011d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011d40:	2b80      	cmp	r3, #128	; 0x80
 8011d42:	d0f2      	beq.n	8011d2a <SPI_EndRxTxTransaction+0x52>
 8011d44:	e000      	b.n	8011d48 <SPI_EndRxTxTransaction+0x70>
        break;
 8011d46:	bf00      	nop
  }

  return HAL_OK;
 8011d48:	2300      	movs	r3, #0
}
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	3718      	adds	r7, #24
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bd80      	pop	{r7, pc}
 8011d52:	bf00      	nop
 8011d54:	20000cf4 	.word	0x20000cf4
 8011d58:	165e9f81 	.word	0x165e9f81

08011d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011d5c:	b580      	push	{r7, lr}
 8011d5e:	b082      	sub	sp, #8
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d101      	bne.n	8011d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011d6a:	2301      	movs	r3, #1
 8011d6c:	e01d      	b.n	8011daa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011d74:	b2db      	uxtb	r3, r3
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d106      	bne.n	8011d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2200      	movs	r2, #0
 8011d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011d82:	6878      	ldr	r0, [r7, #4]
 8011d84:	f7fc fa42 	bl	800e20c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	2202      	movs	r2, #2
 8011d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	681a      	ldr	r2, [r3, #0]
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	3304      	adds	r3, #4
 8011d98:	4619      	mov	r1, r3
 8011d9a:	4610      	mov	r0, r2
 8011d9c:	f000 fe50 	bl	8012a40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	2201      	movs	r2, #1
 8011da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011da8:	2300      	movs	r3, #0
}
 8011daa:	4618      	mov	r0, r3
 8011dac:	3708      	adds	r7, #8
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}

08011db2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011db2:	b480      	push	{r7}
 8011db4:	b085      	sub	sp, #20
 8011db6:	af00      	add	r7, sp, #0
 8011db8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	68da      	ldr	r2, [r3, #12]
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	f042 0201 	orr.w	r2, r2, #1
 8011dc8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	689b      	ldr	r3, [r3, #8]
 8011dd0:	f003 0307 	and.w	r3, r3, #7
 8011dd4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011dd6:	68fb      	ldr	r3, [r7, #12]
 8011dd8:	2b06      	cmp	r3, #6
 8011dda:	d007      	beq.n	8011dec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	681a      	ldr	r2, [r3, #0]
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	f042 0201 	orr.w	r2, r2, #1
 8011dea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011dec:	2300      	movs	r3, #0
}
 8011dee:	4618      	mov	r0, r3
 8011df0:	3714      	adds	r7, #20
 8011df2:	46bd      	mov	sp, r7
 8011df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df8:	4770      	bx	lr

08011dfa <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8011dfa:	b480      	push	{r7}
 8011dfc:	b083      	sub	sp, #12
 8011dfe:	af00      	add	r7, sp, #0
 8011e00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	68da      	ldr	r2, [r3, #12]
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	f022 0201 	bic.w	r2, r2, #1
 8011e10:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	6a1a      	ldr	r2, [r3, #32]
 8011e18:	f241 1311 	movw	r3, #4369	; 0x1111
 8011e1c:	4013      	ands	r3, r2
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d10f      	bne.n	8011e42 <HAL_TIM_Base_Stop_IT+0x48>
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	6a1a      	ldr	r2, [r3, #32]
 8011e28:	f240 4344 	movw	r3, #1092	; 0x444
 8011e2c:	4013      	ands	r3, r2
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d107      	bne.n	8011e42 <HAL_TIM_Base_Stop_IT+0x48>
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	681a      	ldr	r2, [r3, #0]
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	f022 0201 	bic.w	r2, r2, #1
 8011e40:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011e42:	2300      	movs	r3, #0
}
 8011e44:	4618      	mov	r0, r3
 8011e46:	370c      	adds	r7, #12
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4e:	4770      	bx	lr

08011e50 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b082      	sub	sp, #8
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d101      	bne.n	8011e62 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8011e5e:	2301      	movs	r3, #1
 8011e60:	e01d      	b.n	8011e9e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011e68:	b2db      	uxtb	r3, r3
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d106      	bne.n	8011e7c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2200      	movs	r2, #0
 8011e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 f815 	bl	8011ea6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	2202      	movs	r2, #2
 8011e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	681a      	ldr	r2, [r3, #0]
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	3304      	adds	r3, #4
 8011e8c:	4619      	mov	r1, r3
 8011e8e:	4610      	mov	r0, r2
 8011e90:	f000 fdd6 	bl	8012a40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	2201      	movs	r2, #1
 8011e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011e9c:	2300      	movs	r3, #0
}
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	3708      	adds	r7, #8
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	bd80      	pop	{r7, pc}

08011ea6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8011ea6:	b480      	push	{r7}
 8011ea8:	b083      	sub	sp, #12
 8011eaa:	af00      	add	r7, sp, #0
 8011eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8011eae:	bf00      	nop
 8011eb0:	370c      	adds	r7, #12
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr
	...

08011ebc <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	b084      	sub	sp, #16
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
 8011ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	2b0c      	cmp	r3, #12
 8011eca:	d841      	bhi.n	8011f50 <HAL_TIM_OC_Start_IT+0x94>
 8011ecc:	a201      	add	r2, pc, #4	; (adr r2, 8011ed4 <HAL_TIM_OC_Start_IT+0x18>)
 8011ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ed2:	bf00      	nop
 8011ed4:	08011f09 	.word	0x08011f09
 8011ed8:	08011f51 	.word	0x08011f51
 8011edc:	08011f51 	.word	0x08011f51
 8011ee0:	08011f51 	.word	0x08011f51
 8011ee4:	08011f1b 	.word	0x08011f1b
 8011ee8:	08011f51 	.word	0x08011f51
 8011eec:	08011f51 	.word	0x08011f51
 8011ef0:	08011f51 	.word	0x08011f51
 8011ef4:	08011f2d 	.word	0x08011f2d
 8011ef8:	08011f51 	.word	0x08011f51
 8011efc:	08011f51 	.word	0x08011f51
 8011f00:	08011f51 	.word	0x08011f51
 8011f04:	08011f3f 	.word	0x08011f3f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	68da      	ldr	r2, [r3, #12]
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	f042 0202 	orr.w	r2, r2, #2
 8011f16:	60da      	str	r2, [r3, #12]
      break;
 8011f18:	e01b      	b.n	8011f52 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	68da      	ldr	r2, [r3, #12]
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	f042 0204 	orr.w	r2, r2, #4
 8011f28:	60da      	str	r2, [r3, #12]
      break;
 8011f2a:	e012      	b.n	8011f52 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	68da      	ldr	r2, [r3, #12]
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	f042 0208 	orr.w	r2, r2, #8
 8011f3a:	60da      	str	r2, [r3, #12]
      break;
 8011f3c:	e009      	b.n	8011f52 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	68da      	ldr	r2, [r3, #12]
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	f042 0210 	orr.w	r2, r2, #16
 8011f4c:	60da      	str	r2, [r3, #12]
      break;
 8011f4e:	e000      	b.n	8011f52 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8011f50:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	2201      	movs	r2, #1
 8011f58:	6839      	ldr	r1, [r7, #0]
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f001 f85a 	bl	8013014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	4a15      	ldr	r2, [pc, #84]	; (8011fbc <HAL_TIM_OC_Start_IT+0x100>)
 8011f66:	4293      	cmp	r3, r2
 8011f68:	d004      	beq.n	8011f74 <HAL_TIM_OC_Start_IT+0xb8>
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	4a14      	ldr	r2, [pc, #80]	; (8011fc0 <HAL_TIM_OC_Start_IT+0x104>)
 8011f70:	4293      	cmp	r3, r2
 8011f72:	d101      	bne.n	8011f78 <HAL_TIM_OC_Start_IT+0xbc>
 8011f74:	2301      	movs	r3, #1
 8011f76:	e000      	b.n	8011f7a <HAL_TIM_OC_Start_IT+0xbe>
 8011f78:	2300      	movs	r3, #0
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d007      	beq.n	8011f8e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011f8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	689b      	ldr	r3, [r3, #8]
 8011f94:	f003 0307 	and.w	r3, r3, #7
 8011f98:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	2b06      	cmp	r3, #6
 8011f9e:	d007      	beq.n	8011fb0 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	681a      	ldr	r2, [r3, #0]
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	f042 0201 	orr.w	r2, r2, #1
 8011fae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011fb0:	2300      	movs	r3, #0
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3710      	adds	r7, #16
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
 8011fba:	bf00      	nop
 8011fbc:	40010000 	.word	0x40010000
 8011fc0:	40010400 	.word	0x40010400

08011fc4 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b082      	sub	sp, #8
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]
 8011fcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	2b0c      	cmp	r3, #12
 8011fd2:	d841      	bhi.n	8012058 <HAL_TIM_OC_Stop_IT+0x94>
 8011fd4:	a201      	add	r2, pc, #4	; (adr r2, 8011fdc <HAL_TIM_OC_Stop_IT+0x18>)
 8011fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fda:	bf00      	nop
 8011fdc:	08012011 	.word	0x08012011
 8011fe0:	08012059 	.word	0x08012059
 8011fe4:	08012059 	.word	0x08012059
 8011fe8:	08012059 	.word	0x08012059
 8011fec:	08012023 	.word	0x08012023
 8011ff0:	08012059 	.word	0x08012059
 8011ff4:	08012059 	.word	0x08012059
 8011ff8:	08012059 	.word	0x08012059
 8011ffc:	08012035 	.word	0x08012035
 8012000:	08012059 	.word	0x08012059
 8012004:	08012059 	.word	0x08012059
 8012008:	08012059 	.word	0x08012059
 801200c:	08012047 	.word	0x08012047
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	68da      	ldr	r2, [r3, #12]
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	f022 0202 	bic.w	r2, r2, #2
 801201e:	60da      	str	r2, [r3, #12]
      break;
 8012020:	e01b      	b.n	801205a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	68da      	ldr	r2, [r3, #12]
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	f022 0204 	bic.w	r2, r2, #4
 8012030:	60da      	str	r2, [r3, #12]
      break;
 8012032:	e012      	b.n	801205a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	68da      	ldr	r2, [r3, #12]
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	f022 0208 	bic.w	r2, r2, #8
 8012042:	60da      	str	r2, [r3, #12]
      break;
 8012044:	e009      	b.n	801205a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	68da      	ldr	r2, [r3, #12]
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	f022 0210 	bic.w	r2, r2, #16
 8012054:	60da      	str	r2, [r3, #12]
      break;
 8012056:	e000      	b.n	801205a <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8012058:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	681b      	ldr	r3, [r3, #0]
 801205e:	2200      	movs	r2, #0
 8012060:	6839      	ldr	r1, [r7, #0]
 8012062:	4618      	mov	r0, r3
 8012064:	f000 ffd6 	bl	8013014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4a20      	ldr	r2, [pc, #128]	; (80120f0 <HAL_TIM_OC_Stop_IT+0x12c>)
 801206e:	4293      	cmp	r3, r2
 8012070:	d004      	beq.n	801207c <HAL_TIM_OC_Stop_IT+0xb8>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	4a1f      	ldr	r2, [pc, #124]	; (80120f4 <HAL_TIM_OC_Stop_IT+0x130>)
 8012078:	4293      	cmp	r3, r2
 801207a:	d101      	bne.n	8012080 <HAL_TIM_OC_Stop_IT+0xbc>
 801207c:	2301      	movs	r3, #1
 801207e:	e000      	b.n	8012082 <HAL_TIM_OC_Stop_IT+0xbe>
 8012080:	2300      	movs	r3, #0
 8012082:	2b00      	cmp	r3, #0
 8012084:	d017      	beq.n	80120b6 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	6a1a      	ldr	r2, [r3, #32]
 801208c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012090:	4013      	ands	r3, r2
 8012092:	2b00      	cmp	r3, #0
 8012094:	d10f      	bne.n	80120b6 <HAL_TIM_OC_Stop_IT+0xf2>
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	6a1a      	ldr	r2, [r3, #32]
 801209c:	f240 4344 	movw	r3, #1092	; 0x444
 80120a0:	4013      	ands	r3, r2
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d107      	bne.n	80120b6 <HAL_TIM_OC_Stop_IT+0xf2>
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80120b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	6a1a      	ldr	r2, [r3, #32]
 80120bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80120c0:	4013      	ands	r3, r2
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d10f      	bne.n	80120e6 <HAL_TIM_OC_Stop_IT+0x122>
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	6a1a      	ldr	r2, [r3, #32]
 80120cc:	f240 4344 	movw	r3, #1092	; 0x444
 80120d0:	4013      	ands	r3, r2
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d107      	bne.n	80120e6 <HAL_TIM_OC_Stop_IT+0x122>
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	681a      	ldr	r2, [r3, #0]
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	f022 0201 	bic.w	r2, r2, #1
 80120e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80120e6:	2300      	movs	r3, #0
}
 80120e8:	4618      	mov	r0, r3
 80120ea:	3708      	adds	r7, #8
 80120ec:	46bd      	mov	sp, r7
 80120ee:	bd80      	pop	{r7, pc}
 80120f0:	40010000 	.word	0x40010000
 80120f4:	40010400 	.word	0x40010400

080120f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b082      	sub	sp, #8
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d101      	bne.n	801210a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012106:	2301      	movs	r3, #1
 8012108:	e01d      	b.n	8012146 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012110:	b2db      	uxtb	r3, r3
 8012112:	2b00      	cmp	r3, #0
 8012114:	d106      	bne.n	8012124 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2200      	movs	r2, #0
 801211a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801211e:	6878      	ldr	r0, [r7, #4]
 8012120:	f000 f815 	bl	801214e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2202      	movs	r2, #2
 8012128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	681a      	ldr	r2, [r3, #0]
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	3304      	adds	r3, #4
 8012134:	4619      	mov	r1, r3
 8012136:	4610      	mov	r0, r2
 8012138:	f000 fc82 	bl	8012a40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2201      	movs	r2, #1
 8012140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	4618      	mov	r0, r3
 8012148:	3708      	adds	r7, #8
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}

0801214e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801214e:	b480      	push	{r7}
 8012150:	b083      	sub	sp, #12
 8012152:	af00      	add	r7, sp, #0
 8012154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8012156:	bf00      	nop
 8012158:	370c      	adds	r7, #12
 801215a:	46bd      	mov	sp, r7
 801215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012160:	4770      	bx	lr
	...

08012164 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b084      	sub	sp, #16
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
 801216c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	2201      	movs	r2, #1
 8012174:	6839      	ldr	r1, [r7, #0]
 8012176:	4618      	mov	r0, r3
 8012178:	f000 ff4c 	bl	8013014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	4a15      	ldr	r2, [pc, #84]	; (80121d8 <HAL_TIM_PWM_Start+0x74>)
 8012182:	4293      	cmp	r3, r2
 8012184:	d004      	beq.n	8012190 <HAL_TIM_PWM_Start+0x2c>
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	4a14      	ldr	r2, [pc, #80]	; (80121dc <HAL_TIM_PWM_Start+0x78>)
 801218c:	4293      	cmp	r3, r2
 801218e:	d101      	bne.n	8012194 <HAL_TIM_PWM_Start+0x30>
 8012190:	2301      	movs	r3, #1
 8012192:	e000      	b.n	8012196 <HAL_TIM_PWM_Start+0x32>
 8012194:	2300      	movs	r3, #0
 8012196:	2b00      	cmp	r3, #0
 8012198:	d007      	beq.n	80121aa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80121a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	689b      	ldr	r3, [r3, #8]
 80121b0:	f003 0307 	and.w	r3, r3, #7
 80121b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	2b06      	cmp	r3, #6
 80121ba:	d007      	beq.n	80121cc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	681a      	ldr	r2, [r3, #0]
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	f042 0201 	orr.w	r2, r2, #1
 80121ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80121cc:	2300      	movs	r3, #0
}
 80121ce:	4618      	mov	r0, r3
 80121d0:	3710      	adds	r7, #16
 80121d2:	46bd      	mov	sp, r7
 80121d4:	bd80      	pop	{r7, pc}
 80121d6:	bf00      	nop
 80121d8:	40010000 	.word	0x40010000
 80121dc:	40010400 	.word	0x40010400

080121e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b082      	sub	sp, #8
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	6078      	str	r0, [r7, #4]
 80121e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	2200      	movs	r2, #0
 80121f0:	6839      	ldr	r1, [r7, #0]
 80121f2:	4618      	mov	r0, r3
 80121f4:	f000 ff0e 	bl	8013014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	4a22      	ldr	r2, [pc, #136]	; (8012288 <HAL_TIM_PWM_Stop+0xa8>)
 80121fe:	4293      	cmp	r3, r2
 8012200:	d004      	beq.n	801220c <HAL_TIM_PWM_Stop+0x2c>
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	4a21      	ldr	r2, [pc, #132]	; (801228c <HAL_TIM_PWM_Stop+0xac>)
 8012208:	4293      	cmp	r3, r2
 801220a:	d101      	bne.n	8012210 <HAL_TIM_PWM_Stop+0x30>
 801220c:	2301      	movs	r3, #1
 801220e:	e000      	b.n	8012212 <HAL_TIM_PWM_Stop+0x32>
 8012210:	2300      	movs	r3, #0
 8012212:	2b00      	cmp	r3, #0
 8012214:	d017      	beq.n	8012246 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	6a1a      	ldr	r2, [r3, #32]
 801221c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012220:	4013      	ands	r3, r2
 8012222:	2b00      	cmp	r3, #0
 8012224:	d10f      	bne.n	8012246 <HAL_TIM_PWM_Stop+0x66>
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	6a1a      	ldr	r2, [r3, #32]
 801222c:	f240 4344 	movw	r3, #1092	; 0x444
 8012230:	4013      	ands	r3, r2
 8012232:	2b00      	cmp	r3, #0
 8012234:	d107      	bne.n	8012246 <HAL_TIM_PWM_Stop+0x66>
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012244:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	6a1a      	ldr	r2, [r3, #32]
 801224c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012250:	4013      	ands	r3, r2
 8012252:	2b00      	cmp	r3, #0
 8012254:	d10f      	bne.n	8012276 <HAL_TIM_PWM_Stop+0x96>
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	6a1a      	ldr	r2, [r3, #32]
 801225c:	f240 4344 	movw	r3, #1092	; 0x444
 8012260:	4013      	ands	r3, r2
 8012262:	2b00      	cmp	r3, #0
 8012264:	d107      	bne.n	8012276 <HAL_TIM_PWM_Stop+0x96>
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	681a      	ldr	r2, [r3, #0]
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	f022 0201 	bic.w	r2, r2, #1
 8012274:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	2201      	movs	r2, #1
 801227a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 801227e:	2300      	movs	r3, #0
}
 8012280:	4618      	mov	r0, r3
 8012282:	3708      	adds	r7, #8
 8012284:	46bd      	mov	sp, r7
 8012286:	bd80      	pop	{r7, pc}
 8012288:	40010000 	.word	0x40010000
 801228c:	40010400 	.word	0x40010400

08012290 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b086      	sub	sp, #24
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d101      	bne.n	80122a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80122a0:	2301      	movs	r3, #1
 80122a2:	e083      	b.n	80123ac <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80122aa:	b2db      	uxtb	r3, r3
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d106      	bne.n	80122be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	2200      	movs	r2, #0
 80122b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80122b8:	6878      	ldr	r0, [r7, #4]
 80122ba:	f7fc f837 	bl	800e32c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2202      	movs	r2, #2
 80122c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	689b      	ldr	r3, [r3, #8]
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	6812      	ldr	r2, [r2, #0]
 80122d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80122d4:	f023 0307 	bic.w	r3, r3, #7
 80122d8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	681a      	ldr	r2, [r3, #0]
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	3304      	adds	r3, #4
 80122e2:	4619      	mov	r1, r3
 80122e4:	4610      	mov	r0, r2
 80122e6:	f000 fbab 	bl	8012a40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	689b      	ldr	r3, [r3, #8]
 80122f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	699b      	ldr	r3, [r3, #24]
 80122f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	6a1b      	ldr	r3, [r3, #32]
 8012300:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	697a      	ldr	r2, [r7, #20]
 8012308:	4313      	orrs	r3, r2
 801230a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801230c:	693b      	ldr	r3, [r7, #16]
 801230e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012312:	f023 0303 	bic.w	r3, r3, #3
 8012316:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8012318:	683b      	ldr	r3, [r7, #0]
 801231a:	689a      	ldr	r2, [r3, #8]
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	699b      	ldr	r3, [r3, #24]
 8012320:	021b      	lsls	r3, r3, #8
 8012322:	4313      	orrs	r3, r2
 8012324:	693a      	ldr	r2, [r7, #16]
 8012326:	4313      	orrs	r3, r2
 8012328:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 801232a:	693b      	ldr	r3, [r7, #16]
 801232c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8012330:	f023 030c 	bic.w	r3, r3, #12
 8012334:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8012336:	693b      	ldr	r3, [r7, #16]
 8012338:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801233c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012340:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8012342:	683b      	ldr	r3, [r7, #0]
 8012344:	68da      	ldr	r2, [r3, #12]
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	69db      	ldr	r3, [r3, #28]
 801234a:	021b      	lsls	r3, r3, #8
 801234c:	4313      	orrs	r3, r2
 801234e:	693a      	ldr	r2, [r7, #16]
 8012350:	4313      	orrs	r3, r2
 8012352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8012354:	683b      	ldr	r3, [r7, #0]
 8012356:	691b      	ldr	r3, [r3, #16]
 8012358:	011a      	lsls	r2, r3, #4
 801235a:	683b      	ldr	r3, [r7, #0]
 801235c:	6a1b      	ldr	r3, [r3, #32]
 801235e:	031b      	lsls	r3, r3, #12
 8012360:	4313      	orrs	r3, r2
 8012362:	693a      	ldr	r2, [r7, #16]
 8012364:	4313      	orrs	r3, r2
 8012366:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 801236e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8012376:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8012378:	683b      	ldr	r3, [r7, #0]
 801237a:	685a      	ldr	r2, [r3, #4]
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	695b      	ldr	r3, [r3, #20]
 8012380:	011b      	lsls	r3, r3, #4
 8012382:	4313      	orrs	r3, r2
 8012384:	68fa      	ldr	r2, [r7, #12]
 8012386:	4313      	orrs	r3, r2
 8012388:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	697a      	ldr	r2, [r7, #20]
 8012390:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	693a      	ldr	r2, [r7, #16]
 8012398:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	68fa      	ldr	r2, [r7, #12]
 80123a0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	2201      	movs	r2, #1
 80123a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80123aa:	2300      	movs	r3, #0
}
 80123ac:	4618      	mov	r0, r3
 80123ae:	3718      	adds	r7, #24
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}

080123b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b082      	sub	sp, #8
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
 80123bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80123be:	683b      	ldr	r3, [r7, #0]
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d002      	beq.n	80123ca <HAL_TIM_Encoder_Start+0x16>
 80123c4:	2b04      	cmp	r3, #4
 80123c6:	d008      	beq.n	80123da <HAL_TIM_Encoder_Start+0x26>
 80123c8:	e00f      	b.n	80123ea <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	2201      	movs	r2, #1
 80123d0:	2100      	movs	r1, #0
 80123d2:	4618      	mov	r0, r3
 80123d4:	f000 fe1e 	bl	8013014 <TIM_CCxChannelCmd>
      break;
 80123d8:	e016      	b.n	8012408 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	2201      	movs	r2, #1
 80123e0:	2104      	movs	r1, #4
 80123e2:	4618      	mov	r0, r3
 80123e4:	f000 fe16 	bl	8013014 <TIM_CCxChannelCmd>
      break;
 80123e8:	e00e      	b.n	8012408 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	2201      	movs	r2, #1
 80123f0:	2100      	movs	r1, #0
 80123f2:	4618      	mov	r0, r3
 80123f4:	f000 fe0e 	bl	8013014 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	2201      	movs	r2, #1
 80123fe:	2104      	movs	r1, #4
 8012400:	4618      	mov	r0, r3
 8012402:	f000 fe07 	bl	8013014 <TIM_CCxChannelCmd>
      break;
 8012406:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	681a      	ldr	r2, [r3, #0]
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	f042 0201 	orr.w	r2, r2, #1
 8012416:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012418:	2300      	movs	r3, #0
}
 801241a:	4618      	mov	r0, r3
 801241c:	3708      	adds	r7, #8
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}

08012422 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012422:	b580      	push	{r7, lr}
 8012424:	b082      	sub	sp, #8
 8012426:	af00      	add	r7, sp, #0
 8012428:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	691b      	ldr	r3, [r3, #16]
 8012430:	f003 0302 	and.w	r3, r3, #2
 8012434:	2b02      	cmp	r3, #2
 8012436:	d122      	bne.n	801247e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	68db      	ldr	r3, [r3, #12]
 801243e:	f003 0302 	and.w	r3, r3, #2
 8012442:	2b02      	cmp	r3, #2
 8012444:	d11b      	bne.n	801247e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	f06f 0202 	mvn.w	r2, #2
 801244e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	2201      	movs	r2, #1
 8012454:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	699b      	ldr	r3, [r3, #24]
 801245c:	f003 0303 	and.w	r3, r3, #3
 8012460:	2b00      	cmp	r3, #0
 8012462:	d003      	beq.n	801246c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012464:	6878      	ldr	r0, [r7, #4]
 8012466:	f000 facc 	bl	8012a02 <HAL_TIM_IC_CaptureCallback>
 801246a:	e005      	b.n	8012478 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801246c:	6878      	ldr	r0, [r7, #4]
 801246e:	f000 fabe 	bl	80129ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012472:	6878      	ldr	r0, [r7, #4]
 8012474:	f000 facf 	bl	8012a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	2200      	movs	r2, #0
 801247c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	691b      	ldr	r3, [r3, #16]
 8012484:	f003 0304 	and.w	r3, r3, #4
 8012488:	2b04      	cmp	r3, #4
 801248a:	d122      	bne.n	80124d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	68db      	ldr	r3, [r3, #12]
 8012492:	f003 0304 	and.w	r3, r3, #4
 8012496:	2b04      	cmp	r3, #4
 8012498:	d11b      	bne.n	80124d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	f06f 0204 	mvn.w	r2, #4
 80124a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	2202      	movs	r2, #2
 80124a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	699b      	ldr	r3, [r3, #24]
 80124b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d003      	beq.n	80124c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80124b8:	6878      	ldr	r0, [r7, #4]
 80124ba:	f000 faa2 	bl	8012a02 <HAL_TIM_IC_CaptureCallback>
 80124be:	e005      	b.n	80124cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80124c0:	6878      	ldr	r0, [r7, #4]
 80124c2:	f000 fa94 	bl	80129ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80124c6:	6878      	ldr	r0, [r7, #4]
 80124c8:	f000 faa5 	bl	8012a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	2200      	movs	r2, #0
 80124d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	691b      	ldr	r3, [r3, #16]
 80124d8:	f003 0308 	and.w	r3, r3, #8
 80124dc:	2b08      	cmp	r3, #8
 80124de:	d122      	bne.n	8012526 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	68db      	ldr	r3, [r3, #12]
 80124e6:	f003 0308 	and.w	r3, r3, #8
 80124ea:	2b08      	cmp	r3, #8
 80124ec:	d11b      	bne.n	8012526 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	f06f 0208 	mvn.w	r2, #8
 80124f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	2204      	movs	r2, #4
 80124fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	69db      	ldr	r3, [r3, #28]
 8012504:	f003 0303 	and.w	r3, r3, #3
 8012508:	2b00      	cmp	r3, #0
 801250a:	d003      	beq.n	8012514 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801250c:	6878      	ldr	r0, [r7, #4]
 801250e:	f000 fa78 	bl	8012a02 <HAL_TIM_IC_CaptureCallback>
 8012512:	e005      	b.n	8012520 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f000 fa6a 	bl	80129ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801251a:	6878      	ldr	r0, [r7, #4]
 801251c:	f000 fa7b 	bl	8012a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2200      	movs	r2, #0
 8012524:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	691b      	ldr	r3, [r3, #16]
 801252c:	f003 0310 	and.w	r3, r3, #16
 8012530:	2b10      	cmp	r3, #16
 8012532:	d122      	bne.n	801257a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	68db      	ldr	r3, [r3, #12]
 801253a:	f003 0310 	and.w	r3, r3, #16
 801253e:	2b10      	cmp	r3, #16
 8012540:	d11b      	bne.n	801257a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	f06f 0210 	mvn.w	r2, #16
 801254a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	2208      	movs	r2, #8
 8012550:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	69db      	ldr	r3, [r3, #28]
 8012558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801255c:	2b00      	cmp	r3, #0
 801255e:	d003      	beq.n	8012568 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012560:	6878      	ldr	r0, [r7, #4]
 8012562:	f000 fa4e 	bl	8012a02 <HAL_TIM_IC_CaptureCallback>
 8012566:	e005      	b.n	8012574 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012568:	6878      	ldr	r0, [r7, #4]
 801256a:	f000 fa40 	bl	80129ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801256e:	6878      	ldr	r0, [r7, #4]
 8012570:	f000 fa51 	bl	8012a16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	2200      	movs	r2, #0
 8012578:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	691b      	ldr	r3, [r3, #16]
 8012580:	f003 0301 	and.w	r3, r3, #1
 8012584:	2b01      	cmp	r3, #1
 8012586:	d10e      	bne.n	80125a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	68db      	ldr	r3, [r3, #12]
 801258e:	f003 0301 	and.w	r3, r3, #1
 8012592:	2b01      	cmp	r3, #1
 8012594:	d107      	bne.n	80125a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	f06f 0201 	mvn.w	r2, #1
 801259e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f7fa f929 	bl	800c7f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	691b      	ldr	r3, [r3, #16]
 80125ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80125b0:	2b80      	cmp	r3, #128	; 0x80
 80125b2:	d10e      	bne.n	80125d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	68db      	ldr	r3, [r3, #12]
 80125ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80125be:	2b80      	cmp	r3, #128	; 0x80
 80125c0:	d107      	bne.n	80125d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80125ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80125cc:	6878      	ldr	r0, [r7, #4]
 80125ce:	f000 fee9 	bl	80133a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	691b      	ldr	r3, [r3, #16]
 80125d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125dc:	2b40      	cmp	r3, #64	; 0x40
 80125de:	d10e      	bne.n	80125fe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	68db      	ldr	r3, [r3, #12]
 80125e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125ea:	2b40      	cmp	r3, #64	; 0x40
 80125ec:	d107      	bne.n	80125fe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80125f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f000 fa16 	bl	8012a2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	691b      	ldr	r3, [r3, #16]
 8012604:	f003 0320 	and.w	r3, r3, #32
 8012608:	2b20      	cmp	r3, #32
 801260a:	d10e      	bne.n	801262a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	68db      	ldr	r3, [r3, #12]
 8012612:	f003 0320 	and.w	r3, r3, #32
 8012616:	2b20      	cmp	r3, #32
 8012618:	d107      	bne.n	801262a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	f06f 0220 	mvn.w	r2, #32
 8012622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012624:	6878      	ldr	r0, [r7, #4]
 8012626:	f000 feb3 	bl	8013390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801262a:	bf00      	nop
 801262c:	3708      	adds	r7, #8
 801262e:	46bd      	mov	sp, r7
 8012630:	bd80      	pop	{r7, pc}
	...

08012634 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b084      	sub	sp, #16
 8012638:	af00      	add	r7, sp, #0
 801263a:	60f8      	str	r0, [r7, #12]
 801263c:	60b9      	str	r1, [r7, #8]
 801263e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012646:	2b01      	cmp	r3, #1
 8012648:	d101      	bne.n	801264e <HAL_TIM_OC_ConfigChannel+0x1a>
 801264a:	2302      	movs	r3, #2
 801264c:	e04e      	b.n	80126ec <HAL_TIM_OC_ConfigChannel+0xb8>
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	2201      	movs	r2, #1
 8012652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	2202      	movs	r2, #2
 801265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	2b0c      	cmp	r3, #12
 8012662:	d839      	bhi.n	80126d8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8012664:	a201      	add	r2, pc, #4	; (adr r2, 801266c <HAL_TIM_OC_ConfigChannel+0x38>)
 8012666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801266a:	bf00      	nop
 801266c:	080126a1 	.word	0x080126a1
 8012670:	080126d9 	.word	0x080126d9
 8012674:	080126d9 	.word	0x080126d9
 8012678:	080126d9 	.word	0x080126d9
 801267c:	080126af 	.word	0x080126af
 8012680:	080126d9 	.word	0x080126d9
 8012684:	080126d9 	.word	0x080126d9
 8012688:	080126d9 	.word	0x080126d9
 801268c:	080126bd 	.word	0x080126bd
 8012690:	080126d9 	.word	0x080126d9
 8012694:	080126d9 	.word	0x080126d9
 8012698:	080126d9 	.word	0x080126d9
 801269c:	080126cb 	.word	0x080126cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	68b9      	ldr	r1, [r7, #8]
 80126a6:	4618      	mov	r0, r3
 80126a8:	f000 fa6a 	bl	8012b80 <TIM_OC1_SetConfig>
      break;
 80126ac:	e015      	b.n	80126da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	68b9      	ldr	r1, [r7, #8]
 80126b4:	4618      	mov	r0, r3
 80126b6:	f000 fad3 	bl	8012c60 <TIM_OC2_SetConfig>
      break;
 80126ba:	e00e      	b.n	80126da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	68b9      	ldr	r1, [r7, #8]
 80126c2:	4618      	mov	r0, r3
 80126c4:	f000 fb42 	bl	8012d4c <TIM_OC3_SetConfig>
      break;
 80126c8:	e007      	b.n	80126da <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80126ca:	68fb      	ldr	r3, [r7, #12]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	68b9      	ldr	r1, [r7, #8]
 80126d0:	4618      	mov	r0, r3
 80126d2:	f000 fbaf 	bl	8012e34 <TIM_OC4_SetConfig>
      break;
 80126d6:	e000      	b.n	80126da <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80126d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	2201      	movs	r2, #1
 80126de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	2200      	movs	r2, #0
 80126e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80126ea:	2300      	movs	r3, #0
}
 80126ec:	4618      	mov	r0, r3
 80126ee:	3710      	adds	r7, #16
 80126f0:	46bd      	mov	sp, r7
 80126f2:	bd80      	pop	{r7, pc}

080126f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80126f4:	b580      	push	{r7, lr}
 80126f6:	b084      	sub	sp, #16
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	60f8      	str	r0, [r7, #12]
 80126fc:	60b9      	str	r1, [r7, #8]
 80126fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012706:	2b01      	cmp	r3, #1
 8012708:	d101      	bne.n	801270e <HAL_TIM_PWM_ConfigChannel+0x1a>
 801270a:	2302      	movs	r3, #2
 801270c:	e0b4      	b.n	8012878 <HAL_TIM_PWM_ConfigChannel+0x184>
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	2201      	movs	r2, #1
 8012712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	2202      	movs	r2, #2
 801271a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	2b0c      	cmp	r3, #12
 8012722:	f200 809f 	bhi.w	8012864 <HAL_TIM_PWM_ConfigChannel+0x170>
 8012726:	a201      	add	r2, pc, #4	; (adr r2, 801272c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8012728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801272c:	08012761 	.word	0x08012761
 8012730:	08012865 	.word	0x08012865
 8012734:	08012865 	.word	0x08012865
 8012738:	08012865 	.word	0x08012865
 801273c:	080127a1 	.word	0x080127a1
 8012740:	08012865 	.word	0x08012865
 8012744:	08012865 	.word	0x08012865
 8012748:	08012865 	.word	0x08012865
 801274c:	080127e3 	.word	0x080127e3
 8012750:	08012865 	.word	0x08012865
 8012754:	08012865 	.word	0x08012865
 8012758:	08012865 	.word	0x08012865
 801275c:	08012823 	.word	0x08012823
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	68b9      	ldr	r1, [r7, #8]
 8012766:	4618      	mov	r0, r3
 8012768:	f000 fa0a 	bl	8012b80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	699a      	ldr	r2, [r3, #24]
 8012772:	68fb      	ldr	r3, [r7, #12]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	f042 0208 	orr.w	r2, r2, #8
 801277a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	699a      	ldr	r2, [r3, #24]
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	f022 0204 	bic.w	r2, r2, #4
 801278a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801278c:	68fb      	ldr	r3, [r7, #12]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	6999      	ldr	r1, [r3, #24]
 8012792:	68bb      	ldr	r3, [r7, #8]
 8012794:	691a      	ldr	r2, [r3, #16]
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	430a      	orrs	r2, r1
 801279c:	619a      	str	r2, [r3, #24]
      break;
 801279e:	e062      	b.n	8012866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	68b9      	ldr	r1, [r7, #8]
 80127a6:	4618      	mov	r0, r3
 80127a8:	f000 fa5a 	bl	8012c60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	699a      	ldr	r2, [r3, #24]
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80127ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	699a      	ldr	r2, [r3, #24]
 80127c2:	68fb      	ldr	r3, [r7, #12]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80127ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	6999      	ldr	r1, [r3, #24]
 80127d2:	68bb      	ldr	r3, [r7, #8]
 80127d4:	691b      	ldr	r3, [r3, #16]
 80127d6:	021a      	lsls	r2, r3, #8
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	430a      	orrs	r2, r1
 80127de:	619a      	str	r2, [r3, #24]
      break;
 80127e0:	e041      	b.n	8012866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	68b9      	ldr	r1, [r7, #8]
 80127e8:	4618      	mov	r0, r3
 80127ea:	f000 faaf 	bl	8012d4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	69da      	ldr	r2, [r3, #28]
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	f042 0208 	orr.w	r2, r2, #8
 80127fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	69da      	ldr	r2, [r3, #28]
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	f022 0204 	bic.w	r2, r2, #4
 801280c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	69d9      	ldr	r1, [r3, #28]
 8012814:	68bb      	ldr	r3, [r7, #8]
 8012816:	691a      	ldr	r2, [r3, #16]
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	430a      	orrs	r2, r1
 801281e:	61da      	str	r2, [r3, #28]
      break;
 8012820:	e021      	b.n	8012866 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	68b9      	ldr	r1, [r7, #8]
 8012828:	4618      	mov	r0, r3
 801282a:	f000 fb03 	bl	8012e34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	69da      	ldr	r2, [r3, #28]
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801283c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	69da      	ldr	r2, [r3, #28]
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801284c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	69d9      	ldr	r1, [r3, #28]
 8012854:	68bb      	ldr	r3, [r7, #8]
 8012856:	691b      	ldr	r3, [r3, #16]
 8012858:	021a      	lsls	r2, r3, #8
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	430a      	orrs	r2, r1
 8012860:	61da      	str	r2, [r3, #28]
      break;
 8012862:	e000      	b.n	8012866 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8012864:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	2201      	movs	r2, #1
 801286a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	2200      	movs	r2, #0
 8012872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012876:	2300      	movs	r3, #0
}
 8012878:	4618      	mov	r0, r3
 801287a:	3710      	adds	r7, #16
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}

08012880 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b084      	sub	sp, #16
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
 8012888:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012890:	2b01      	cmp	r3, #1
 8012892:	d101      	bne.n	8012898 <HAL_TIM_ConfigClockSource+0x18>
 8012894:	2302      	movs	r3, #2
 8012896:	e0a6      	b.n	80129e6 <HAL_TIM_ConfigClockSource+0x166>
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	2201      	movs	r2, #1
 801289c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2202      	movs	r2, #2
 80128a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	689b      	ldr	r3, [r3, #8]
 80128ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80128b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80128be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	68fa      	ldr	r2, [r7, #12]
 80128c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80128c8:	683b      	ldr	r3, [r7, #0]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	2b40      	cmp	r3, #64	; 0x40
 80128ce:	d067      	beq.n	80129a0 <HAL_TIM_ConfigClockSource+0x120>
 80128d0:	2b40      	cmp	r3, #64	; 0x40
 80128d2:	d80b      	bhi.n	80128ec <HAL_TIM_ConfigClockSource+0x6c>
 80128d4:	2b10      	cmp	r3, #16
 80128d6:	d073      	beq.n	80129c0 <HAL_TIM_ConfigClockSource+0x140>
 80128d8:	2b10      	cmp	r3, #16
 80128da:	d802      	bhi.n	80128e2 <HAL_TIM_ConfigClockSource+0x62>
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d06f      	beq.n	80129c0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80128e0:	e078      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80128e2:	2b20      	cmp	r3, #32
 80128e4:	d06c      	beq.n	80129c0 <HAL_TIM_ConfigClockSource+0x140>
 80128e6:	2b30      	cmp	r3, #48	; 0x30
 80128e8:	d06a      	beq.n	80129c0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80128ea:	e073      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80128ec:	2b70      	cmp	r3, #112	; 0x70
 80128ee:	d00d      	beq.n	801290c <HAL_TIM_ConfigClockSource+0x8c>
 80128f0:	2b70      	cmp	r3, #112	; 0x70
 80128f2:	d804      	bhi.n	80128fe <HAL_TIM_ConfigClockSource+0x7e>
 80128f4:	2b50      	cmp	r3, #80	; 0x50
 80128f6:	d033      	beq.n	8012960 <HAL_TIM_ConfigClockSource+0xe0>
 80128f8:	2b60      	cmp	r3, #96	; 0x60
 80128fa:	d041      	beq.n	8012980 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80128fc:	e06a      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80128fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012902:	d066      	beq.n	80129d2 <HAL_TIM_ConfigClockSource+0x152>
 8012904:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012908:	d017      	beq.n	801293a <HAL_TIM_ConfigClockSource+0xba>
      break;
 801290a:	e063      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	6818      	ldr	r0, [r3, #0]
 8012910:	683b      	ldr	r3, [r7, #0]
 8012912:	6899      	ldr	r1, [r3, #8]
 8012914:	683b      	ldr	r3, [r7, #0]
 8012916:	685a      	ldr	r2, [r3, #4]
 8012918:	683b      	ldr	r3, [r7, #0]
 801291a:	68db      	ldr	r3, [r3, #12]
 801291c:	f000 fb5a 	bl	8012fd4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	689b      	ldr	r3, [r3, #8]
 8012926:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 801292e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	68fa      	ldr	r2, [r7, #12]
 8012936:	609a      	str	r2, [r3, #8]
      break;
 8012938:	e04c      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	6818      	ldr	r0, [r3, #0]
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	6899      	ldr	r1, [r3, #8]
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	685a      	ldr	r2, [r3, #4]
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	68db      	ldr	r3, [r3, #12]
 801294a:	f000 fb43 	bl	8012fd4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	689a      	ldr	r2, [r3, #8]
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801295c:	609a      	str	r2, [r3, #8]
      break;
 801295e:	e039      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	6818      	ldr	r0, [r3, #0]
 8012964:	683b      	ldr	r3, [r7, #0]
 8012966:	6859      	ldr	r1, [r3, #4]
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	68db      	ldr	r3, [r3, #12]
 801296c:	461a      	mov	r2, r3
 801296e:	f000 fab7 	bl	8012ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	2150      	movs	r1, #80	; 0x50
 8012978:	4618      	mov	r0, r3
 801297a:	f000 fb10 	bl	8012f9e <TIM_ITRx_SetConfig>
      break;
 801297e:	e029      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	6818      	ldr	r0, [r3, #0]
 8012984:	683b      	ldr	r3, [r7, #0]
 8012986:	6859      	ldr	r1, [r3, #4]
 8012988:	683b      	ldr	r3, [r7, #0]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	461a      	mov	r2, r3
 801298e:	f000 fad6 	bl	8012f3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	2160      	movs	r1, #96	; 0x60
 8012998:	4618      	mov	r0, r3
 801299a:	f000 fb00 	bl	8012f9e <TIM_ITRx_SetConfig>
      break;
 801299e:	e019      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	6818      	ldr	r0, [r3, #0]
 80129a4:	683b      	ldr	r3, [r7, #0]
 80129a6:	6859      	ldr	r1, [r3, #4]
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	68db      	ldr	r3, [r3, #12]
 80129ac:	461a      	mov	r2, r3
 80129ae:	f000 fa97 	bl	8012ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	2140      	movs	r1, #64	; 0x40
 80129b8:	4618      	mov	r0, r3
 80129ba:	f000 faf0 	bl	8012f9e <TIM_ITRx_SetConfig>
      break;
 80129be:	e009      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681a      	ldr	r2, [r3, #0]
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	4619      	mov	r1, r3
 80129ca:	4610      	mov	r0, r2
 80129cc:	f000 fae7 	bl	8012f9e <TIM_ITRx_SetConfig>
      break;
 80129d0:	e000      	b.n	80129d4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80129d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	2201      	movs	r2, #1
 80129d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2200      	movs	r2, #0
 80129e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80129e4:	2300      	movs	r3, #0
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3710      	adds	r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}

080129ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80129ee:	b480      	push	{r7}
 80129f0:	b083      	sub	sp, #12
 80129f2:	af00      	add	r7, sp, #0
 80129f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80129f6:	bf00      	nop
 80129f8:	370c      	adds	r7, #12
 80129fa:	46bd      	mov	sp, r7
 80129fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a00:	4770      	bx	lr

08012a02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012a02:	b480      	push	{r7}
 8012a04:	b083      	sub	sp, #12
 8012a06:	af00      	add	r7, sp, #0
 8012a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012a0a:	bf00      	nop
 8012a0c:	370c      	adds	r7, #12
 8012a0e:	46bd      	mov	sp, r7
 8012a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a14:	4770      	bx	lr

08012a16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012a16:	b480      	push	{r7}
 8012a18:	b083      	sub	sp, #12
 8012a1a:	af00      	add	r7, sp, #0
 8012a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012a1e:	bf00      	nop
 8012a20:	370c      	adds	r7, #12
 8012a22:	46bd      	mov	sp, r7
 8012a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a28:	4770      	bx	lr

08012a2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012a2a:	b480      	push	{r7}
 8012a2c:	b083      	sub	sp, #12
 8012a2e:	af00      	add	r7, sp, #0
 8012a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012a32:	bf00      	nop
 8012a34:	370c      	adds	r7, #12
 8012a36:	46bd      	mov	sp, r7
 8012a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a3c:	4770      	bx	lr
	...

08012a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012a40:	b480      	push	{r7}
 8012a42:	b085      	sub	sp, #20
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
 8012a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	4a40      	ldr	r2, [pc, #256]	; (8012b54 <TIM_Base_SetConfig+0x114>)
 8012a54:	4293      	cmp	r3, r2
 8012a56:	d013      	beq.n	8012a80 <TIM_Base_SetConfig+0x40>
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012a5e:	d00f      	beq.n	8012a80 <TIM_Base_SetConfig+0x40>
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	4a3d      	ldr	r2, [pc, #244]	; (8012b58 <TIM_Base_SetConfig+0x118>)
 8012a64:	4293      	cmp	r3, r2
 8012a66:	d00b      	beq.n	8012a80 <TIM_Base_SetConfig+0x40>
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	4a3c      	ldr	r2, [pc, #240]	; (8012b5c <TIM_Base_SetConfig+0x11c>)
 8012a6c:	4293      	cmp	r3, r2
 8012a6e:	d007      	beq.n	8012a80 <TIM_Base_SetConfig+0x40>
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	4a3b      	ldr	r2, [pc, #236]	; (8012b60 <TIM_Base_SetConfig+0x120>)
 8012a74:	4293      	cmp	r3, r2
 8012a76:	d003      	beq.n	8012a80 <TIM_Base_SetConfig+0x40>
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	4a3a      	ldr	r2, [pc, #232]	; (8012b64 <TIM_Base_SetConfig+0x124>)
 8012a7c:	4293      	cmp	r3, r2
 8012a7e:	d108      	bne.n	8012a92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	685b      	ldr	r3, [r3, #4]
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	4313      	orrs	r3, r2
 8012a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	4a2f      	ldr	r2, [pc, #188]	; (8012b54 <TIM_Base_SetConfig+0x114>)
 8012a96:	4293      	cmp	r3, r2
 8012a98:	d02b      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012aa0:	d027      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	4a2c      	ldr	r2, [pc, #176]	; (8012b58 <TIM_Base_SetConfig+0x118>)
 8012aa6:	4293      	cmp	r3, r2
 8012aa8:	d023      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	4a2b      	ldr	r2, [pc, #172]	; (8012b5c <TIM_Base_SetConfig+0x11c>)
 8012aae:	4293      	cmp	r3, r2
 8012ab0:	d01f      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	4a2a      	ldr	r2, [pc, #168]	; (8012b60 <TIM_Base_SetConfig+0x120>)
 8012ab6:	4293      	cmp	r3, r2
 8012ab8:	d01b      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	4a29      	ldr	r2, [pc, #164]	; (8012b64 <TIM_Base_SetConfig+0x124>)
 8012abe:	4293      	cmp	r3, r2
 8012ac0:	d017      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	4a28      	ldr	r2, [pc, #160]	; (8012b68 <TIM_Base_SetConfig+0x128>)
 8012ac6:	4293      	cmp	r3, r2
 8012ac8:	d013      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	4a27      	ldr	r2, [pc, #156]	; (8012b6c <TIM_Base_SetConfig+0x12c>)
 8012ace:	4293      	cmp	r3, r2
 8012ad0:	d00f      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	4a26      	ldr	r2, [pc, #152]	; (8012b70 <TIM_Base_SetConfig+0x130>)
 8012ad6:	4293      	cmp	r3, r2
 8012ad8:	d00b      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	4a25      	ldr	r2, [pc, #148]	; (8012b74 <TIM_Base_SetConfig+0x134>)
 8012ade:	4293      	cmp	r3, r2
 8012ae0:	d007      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	4a24      	ldr	r2, [pc, #144]	; (8012b78 <TIM_Base_SetConfig+0x138>)
 8012ae6:	4293      	cmp	r3, r2
 8012ae8:	d003      	beq.n	8012af2 <TIM_Base_SetConfig+0xb2>
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	4a23      	ldr	r2, [pc, #140]	; (8012b7c <TIM_Base_SetConfig+0x13c>)
 8012aee:	4293      	cmp	r3, r2
 8012af0:	d108      	bne.n	8012b04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	68db      	ldr	r3, [r3, #12]
 8012afe:	68fa      	ldr	r2, [r7, #12]
 8012b00:	4313      	orrs	r3, r2
 8012b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012b04:	68fb      	ldr	r3, [r7, #12]
 8012b06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012b0a:	683b      	ldr	r3, [r7, #0]
 8012b0c:	695b      	ldr	r3, [r3, #20]
 8012b0e:	4313      	orrs	r3, r2
 8012b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	68fa      	ldr	r2, [r7, #12]
 8012b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	689a      	ldr	r2, [r3, #8]
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012b20:	683b      	ldr	r3, [r7, #0]
 8012b22:	681a      	ldr	r2, [r3, #0]
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	4a0a      	ldr	r2, [pc, #40]	; (8012b54 <TIM_Base_SetConfig+0x114>)
 8012b2c:	4293      	cmp	r3, r2
 8012b2e:	d003      	beq.n	8012b38 <TIM_Base_SetConfig+0xf8>
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	4a0c      	ldr	r2, [pc, #48]	; (8012b64 <TIM_Base_SetConfig+0x124>)
 8012b34:	4293      	cmp	r3, r2
 8012b36:	d103      	bne.n	8012b40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	691a      	ldr	r2, [r3, #16]
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	2201      	movs	r2, #1
 8012b44:	615a      	str	r2, [r3, #20]
}
 8012b46:	bf00      	nop
 8012b48:	3714      	adds	r7, #20
 8012b4a:	46bd      	mov	sp, r7
 8012b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b50:	4770      	bx	lr
 8012b52:	bf00      	nop
 8012b54:	40010000 	.word	0x40010000
 8012b58:	40000400 	.word	0x40000400
 8012b5c:	40000800 	.word	0x40000800
 8012b60:	40000c00 	.word	0x40000c00
 8012b64:	40010400 	.word	0x40010400
 8012b68:	40014000 	.word	0x40014000
 8012b6c:	40014400 	.word	0x40014400
 8012b70:	40014800 	.word	0x40014800
 8012b74:	40001800 	.word	0x40001800
 8012b78:	40001c00 	.word	0x40001c00
 8012b7c:	40002000 	.word	0x40002000

08012b80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012b80:	b480      	push	{r7}
 8012b82:	b087      	sub	sp, #28
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
 8012b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	6a1b      	ldr	r3, [r3, #32]
 8012b8e:	f023 0201 	bic.w	r2, r3, #1
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	6a1b      	ldr	r3, [r3, #32]
 8012b9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	685b      	ldr	r3, [r3, #4]
 8012ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	699b      	ldr	r3, [r3, #24]
 8012ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	f023 0303 	bic.w	r3, r3, #3
 8012bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	68fa      	ldr	r2, [r7, #12]
 8012bbe:	4313      	orrs	r3, r2
 8012bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012bc2:	697b      	ldr	r3, [r7, #20]
 8012bc4:	f023 0302 	bic.w	r3, r3, #2
 8012bc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012bca:	683b      	ldr	r3, [r7, #0]
 8012bcc:	689b      	ldr	r3, [r3, #8]
 8012bce:	697a      	ldr	r2, [r7, #20]
 8012bd0:	4313      	orrs	r3, r2
 8012bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	4a20      	ldr	r2, [pc, #128]	; (8012c58 <TIM_OC1_SetConfig+0xd8>)
 8012bd8:	4293      	cmp	r3, r2
 8012bda:	d003      	beq.n	8012be4 <TIM_OC1_SetConfig+0x64>
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	4a1f      	ldr	r2, [pc, #124]	; (8012c5c <TIM_OC1_SetConfig+0xdc>)
 8012be0:	4293      	cmp	r3, r2
 8012be2:	d10c      	bne.n	8012bfe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012be4:	697b      	ldr	r3, [r7, #20]
 8012be6:	f023 0308 	bic.w	r3, r3, #8
 8012bea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012bec:	683b      	ldr	r3, [r7, #0]
 8012bee:	68db      	ldr	r3, [r3, #12]
 8012bf0:	697a      	ldr	r2, [r7, #20]
 8012bf2:	4313      	orrs	r3, r2
 8012bf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012bf6:	697b      	ldr	r3, [r7, #20]
 8012bf8:	f023 0304 	bic.w	r3, r3, #4
 8012bfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	4a15      	ldr	r2, [pc, #84]	; (8012c58 <TIM_OC1_SetConfig+0xd8>)
 8012c02:	4293      	cmp	r3, r2
 8012c04:	d003      	beq.n	8012c0e <TIM_OC1_SetConfig+0x8e>
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	4a14      	ldr	r2, [pc, #80]	; (8012c5c <TIM_OC1_SetConfig+0xdc>)
 8012c0a:	4293      	cmp	r3, r2
 8012c0c:	d111      	bne.n	8012c32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012c0e:	693b      	ldr	r3, [r7, #16]
 8012c10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012c14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012c16:	693b      	ldr	r3, [r7, #16]
 8012c18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012c1e:	683b      	ldr	r3, [r7, #0]
 8012c20:	695b      	ldr	r3, [r3, #20]
 8012c22:	693a      	ldr	r2, [r7, #16]
 8012c24:	4313      	orrs	r3, r2
 8012c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012c28:	683b      	ldr	r3, [r7, #0]
 8012c2a:	699b      	ldr	r3, [r3, #24]
 8012c2c:	693a      	ldr	r2, [r7, #16]
 8012c2e:	4313      	orrs	r3, r2
 8012c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	693a      	ldr	r2, [r7, #16]
 8012c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	68fa      	ldr	r2, [r7, #12]
 8012c3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012c3e:	683b      	ldr	r3, [r7, #0]
 8012c40:	685a      	ldr	r2, [r3, #4]
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	697a      	ldr	r2, [r7, #20]
 8012c4a:	621a      	str	r2, [r3, #32]
}
 8012c4c:	bf00      	nop
 8012c4e:	371c      	adds	r7, #28
 8012c50:	46bd      	mov	sp, r7
 8012c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c56:	4770      	bx	lr
 8012c58:	40010000 	.word	0x40010000
 8012c5c:	40010400 	.word	0x40010400

08012c60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012c60:	b480      	push	{r7}
 8012c62:	b087      	sub	sp, #28
 8012c64:	af00      	add	r7, sp, #0
 8012c66:	6078      	str	r0, [r7, #4]
 8012c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	6a1b      	ldr	r3, [r3, #32]
 8012c6e:	f023 0210 	bic.w	r2, r3, #16
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	6a1b      	ldr	r3, [r3, #32]
 8012c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	685b      	ldr	r3, [r3, #4]
 8012c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	699b      	ldr	r3, [r3, #24]
 8012c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012c98:	683b      	ldr	r3, [r7, #0]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	021b      	lsls	r3, r3, #8
 8012c9e:	68fa      	ldr	r2, [r7, #12]
 8012ca0:	4313      	orrs	r3, r2
 8012ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012ca4:	697b      	ldr	r3, [r7, #20]
 8012ca6:	f023 0320 	bic.w	r3, r3, #32
 8012caa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	689b      	ldr	r3, [r3, #8]
 8012cb0:	011b      	lsls	r3, r3, #4
 8012cb2:	697a      	ldr	r2, [r7, #20]
 8012cb4:	4313      	orrs	r3, r2
 8012cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	4a22      	ldr	r2, [pc, #136]	; (8012d44 <TIM_OC2_SetConfig+0xe4>)
 8012cbc:	4293      	cmp	r3, r2
 8012cbe:	d003      	beq.n	8012cc8 <TIM_OC2_SetConfig+0x68>
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	4a21      	ldr	r2, [pc, #132]	; (8012d48 <TIM_OC2_SetConfig+0xe8>)
 8012cc4:	4293      	cmp	r3, r2
 8012cc6:	d10d      	bne.n	8012ce4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012cc8:	697b      	ldr	r3, [r7, #20]
 8012cca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	68db      	ldr	r3, [r3, #12]
 8012cd4:	011b      	lsls	r3, r3, #4
 8012cd6:	697a      	ldr	r2, [r7, #20]
 8012cd8:	4313      	orrs	r3, r2
 8012cda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012ce2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	4a17      	ldr	r2, [pc, #92]	; (8012d44 <TIM_OC2_SetConfig+0xe4>)
 8012ce8:	4293      	cmp	r3, r2
 8012cea:	d003      	beq.n	8012cf4 <TIM_OC2_SetConfig+0x94>
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	4a16      	ldr	r2, [pc, #88]	; (8012d48 <TIM_OC2_SetConfig+0xe8>)
 8012cf0:	4293      	cmp	r3, r2
 8012cf2:	d113      	bne.n	8012d1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012cf4:	693b      	ldr	r3, [r7, #16]
 8012cf6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012cfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012d02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	695b      	ldr	r3, [r3, #20]
 8012d08:	009b      	lsls	r3, r3, #2
 8012d0a:	693a      	ldr	r2, [r7, #16]
 8012d0c:	4313      	orrs	r3, r2
 8012d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	699b      	ldr	r3, [r3, #24]
 8012d14:	009b      	lsls	r3, r3, #2
 8012d16:	693a      	ldr	r2, [r7, #16]
 8012d18:	4313      	orrs	r3, r2
 8012d1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	693a      	ldr	r2, [r7, #16]
 8012d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	68fa      	ldr	r2, [r7, #12]
 8012d26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012d28:	683b      	ldr	r3, [r7, #0]
 8012d2a:	685a      	ldr	r2, [r3, #4]
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	697a      	ldr	r2, [r7, #20]
 8012d34:	621a      	str	r2, [r3, #32]
}
 8012d36:	bf00      	nop
 8012d38:	371c      	adds	r7, #28
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d40:	4770      	bx	lr
 8012d42:	bf00      	nop
 8012d44:	40010000 	.word	0x40010000
 8012d48:	40010400 	.word	0x40010400

08012d4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012d4c:	b480      	push	{r7}
 8012d4e:	b087      	sub	sp, #28
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
 8012d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	6a1b      	ldr	r3, [r3, #32]
 8012d5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	6a1b      	ldr	r3, [r3, #32]
 8012d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	685b      	ldr	r3, [r3, #4]
 8012d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	69db      	ldr	r3, [r3, #28]
 8012d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	f023 0303 	bic.w	r3, r3, #3
 8012d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	68fa      	ldr	r2, [r7, #12]
 8012d8a:	4313      	orrs	r3, r2
 8012d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012d8e:	697b      	ldr	r3, [r7, #20]
 8012d90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012d96:	683b      	ldr	r3, [r7, #0]
 8012d98:	689b      	ldr	r3, [r3, #8]
 8012d9a:	021b      	lsls	r3, r3, #8
 8012d9c:	697a      	ldr	r2, [r7, #20]
 8012d9e:	4313      	orrs	r3, r2
 8012da0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	4a21      	ldr	r2, [pc, #132]	; (8012e2c <TIM_OC3_SetConfig+0xe0>)
 8012da6:	4293      	cmp	r3, r2
 8012da8:	d003      	beq.n	8012db2 <TIM_OC3_SetConfig+0x66>
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	4a20      	ldr	r2, [pc, #128]	; (8012e30 <TIM_OC3_SetConfig+0xe4>)
 8012dae:	4293      	cmp	r3, r2
 8012db0:	d10d      	bne.n	8012dce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012db2:	697b      	ldr	r3, [r7, #20]
 8012db4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012db8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012dba:	683b      	ldr	r3, [r7, #0]
 8012dbc:	68db      	ldr	r3, [r3, #12]
 8012dbe:	021b      	lsls	r3, r3, #8
 8012dc0:	697a      	ldr	r2, [r7, #20]
 8012dc2:	4313      	orrs	r3, r2
 8012dc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012dcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	4a16      	ldr	r2, [pc, #88]	; (8012e2c <TIM_OC3_SetConfig+0xe0>)
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d003      	beq.n	8012dde <TIM_OC3_SetConfig+0x92>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	4a15      	ldr	r2, [pc, #84]	; (8012e30 <TIM_OC3_SetConfig+0xe4>)
 8012dda:	4293      	cmp	r3, r2
 8012ddc:	d113      	bne.n	8012e06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012dde:	693b      	ldr	r3, [r7, #16]
 8012de0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012de4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012de6:	693b      	ldr	r3, [r7, #16]
 8012de8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012dec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012dee:	683b      	ldr	r3, [r7, #0]
 8012df0:	695b      	ldr	r3, [r3, #20]
 8012df2:	011b      	lsls	r3, r3, #4
 8012df4:	693a      	ldr	r2, [r7, #16]
 8012df6:	4313      	orrs	r3, r2
 8012df8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012dfa:	683b      	ldr	r3, [r7, #0]
 8012dfc:	699b      	ldr	r3, [r3, #24]
 8012dfe:	011b      	lsls	r3, r3, #4
 8012e00:	693a      	ldr	r2, [r7, #16]
 8012e02:	4313      	orrs	r3, r2
 8012e04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	693a      	ldr	r2, [r7, #16]
 8012e0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	68fa      	ldr	r2, [r7, #12]
 8012e10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012e12:	683b      	ldr	r3, [r7, #0]
 8012e14:	685a      	ldr	r2, [r3, #4]
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	697a      	ldr	r2, [r7, #20]
 8012e1e:	621a      	str	r2, [r3, #32]
}
 8012e20:	bf00      	nop
 8012e22:	371c      	adds	r7, #28
 8012e24:	46bd      	mov	sp, r7
 8012e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e2a:	4770      	bx	lr
 8012e2c:	40010000 	.word	0x40010000
 8012e30:	40010400 	.word	0x40010400

08012e34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012e34:	b480      	push	{r7}
 8012e36:	b087      	sub	sp, #28
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
 8012e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	6a1b      	ldr	r3, [r3, #32]
 8012e42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	6a1b      	ldr	r3, [r3, #32]
 8012e4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	685b      	ldr	r3, [r3, #4]
 8012e54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	69db      	ldr	r3, [r3, #28]
 8012e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012e6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012e6c:	683b      	ldr	r3, [r7, #0]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	021b      	lsls	r3, r3, #8
 8012e72:	68fa      	ldr	r2, [r7, #12]
 8012e74:	4313      	orrs	r3, r2
 8012e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012e78:	693b      	ldr	r3, [r7, #16]
 8012e7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012e7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012e80:	683b      	ldr	r3, [r7, #0]
 8012e82:	689b      	ldr	r3, [r3, #8]
 8012e84:	031b      	lsls	r3, r3, #12
 8012e86:	693a      	ldr	r2, [r7, #16]
 8012e88:	4313      	orrs	r3, r2
 8012e8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	4a12      	ldr	r2, [pc, #72]	; (8012ed8 <TIM_OC4_SetConfig+0xa4>)
 8012e90:	4293      	cmp	r3, r2
 8012e92:	d003      	beq.n	8012e9c <TIM_OC4_SetConfig+0x68>
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	4a11      	ldr	r2, [pc, #68]	; (8012edc <TIM_OC4_SetConfig+0xa8>)
 8012e98:	4293      	cmp	r3, r2
 8012e9a:	d109      	bne.n	8012eb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012e9c:	697b      	ldr	r3, [r7, #20]
 8012e9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012ea2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	695b      	ldr	r3, [r3, #20]
 8012ea8:	019b      	lsls	r3, r3, #6
 8012eaa:	697a      	ldr	r2, [r7, #20]
 8012eac:	4313      	orrs	r3, r2
 8012eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	697a      	ldr	r2, [r7, #20]
 8012eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	68fa      	ldr	r2, [r7, #12]
 8012eba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	685a      	ldr	r2, [r3, #4]
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	693a      	ldr	r2, [r7, #16]
 8012ec8:	621a      	str	r2, [r3, #32]
}
 8012eca:	bf00      	nop
 8012ecc:	371c      	adds	r7, #28
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed4:	4770      	bx	lr
 8012ed6:	bf00      	nop
 8012ed8:	40010000 	.word	0x40010000
 8012edc:	40010400 	.word	0x40010400

08012ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b087      	sub	sp, #28
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	60f8      	str	r0, [r7, #12]
 8012ee8:	60b9      	str	r1, [r7, #8]
 8012eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	6a1b      	ldr	r3, [r3, #32]
 8012ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	6a1b      	ldr	r3, [r3, #32]
 8012ef6:	f023 0201 	bic.w	r2, r3, #1
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	699b      	ldr	r3, [r3, #24]
 8012f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012f04:	693b      	ldr	r3, [r7, #16]
 8012f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	011b      	lsls	r3, r3, #4
 8012f10:	693a      	ldr	r2, [r7, #16]
 8012f12:	4313      	orrs	r3, r2
 8012f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012f16:	697b      	ldr	r3, [r7, #20]
 8012f18:	f023 030a 	bic.w	r3, r3, #10
 8012f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012f1e:	697a      	ldr	r2, [r7, #20]
 8012f20:	68bb      	ldr	r3, [r7, #8]
 8012f22:	4313      	orrs	r3, r2
 8012f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	693a      	ldr	r2, [r7, #16]
 8012f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	697a      	ldr	r2, [r7, #20]
 8012f30:	621a      	str	r2, [r3, #32]
}
 8012f32:	bf00      	nop
 8012f34:	371c      	adds	r7, #28
 8012f36:	46bd      	mov	sp, r7
 8012f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3c:	4770      	bx	lr

08012f3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f3e:	b480      	push	{r7}
 8012f40:	b087      	sub	sp, #28
 8012f42:	af00      	add	r7, sp, #0
 8012f44:	60f8      	str	r0, [r7, #12]
 8012f46:	60b9      	str	r1, [r7, #8]
 8012f48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	6a1b      	ldr	r3, [r3, #32]
 8012f4e:	f023 0210 	bic.w	r2, r3, #16
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	699b      	ldr	r3, [r3, #24]
 8012f5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	6a1b      	ldr	r3, [r3, #32]
 8012f60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012f62:	697b      	ldr	r3, [r7, #20]
 8012f64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012f68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	031b      	lsls	r3, r3, #12
 8012f6e:	697a      	ldr	r2, [r7, #20]
 8012f70:	4313      	orrs	r3, r2
 8012f72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012f74:	693b      	ldr	r3, [r7, #16]
 8012f76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8012f7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012f7c:	68bb      	ldr	r3, [r7, #8]
 8012f7e:	011b      	lsls	r3, r3, #4
 8012f80:	693a      	ldr	r2, [r7, #16]
 8012f82:	4313      	orrs	r3, r2
 8012f84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	697a      	ldr	r2, [r7, #20]
 8012f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	693a      	ldr	r2, [r7, #16]
 8012f90:	621a      	str	r2, [r3, #32]
}
 8012f92:	bf00      	nop
 8012f94:	371c      	adds	r7, #28
 8012f96:	46bd      	mov	sp, r7
 8012f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f9c:	4770      	bx	lr

08012f9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012f9e:	b480      	push	{r7}
 8012fa0:	b085      	sub	sp, #20
 8012fa2:	af00      	add	r7, sp, #0
 8012fa4:	6078      	str	r0, [r7, #4]
 8012fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	689b      	ldr	r3, [r3, #8]
 8012fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012fb6:	683a      	ldr	r2, [r7, #0]
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	4313      	orrs	r3, r2
 8012fbc:	f043 0307 	orr.w	r3, r3, #7
 8012fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	68fa      	ldr	r2, [r7, #12]
 8012fc6:	609a      	str	r2, [r3, #8]
}
 8012fc8:	bf00      	nop
 8012fca:	3714      	adds	r7, #20
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd2:	4770      	bx	lr

08012fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012fd4:	b480      	push	{r7}
 8012fd6:	b087      	sub	sp, #28
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	60f8      	str	r0, [r7, #12]
 8012fdc:	60b9      	str	r1, [r7, #8]
 8012fde:	607a      	str	r2, [r7, #4]
 8012fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	689b      	ldr	r3, [r3, #8]
 8012fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012fe8:	697b      	ldr	r3, [r7, #20]
 8012fea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012ff0:	683b      	ldr	r3, [r7, #0]
 8012ff2:	021a      	lsls	r2, r3, #8
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	431a      	orrs	r2, r3
 8012ff8:	68bb      	ldr	r3, [r7, #8]
 8012ffa:	4313      	orrs	r3, r2
 8012ffc:	697a      	ldr	r2, [r7, #20]
 8012ffe:	4313      	orrs	r3, r2
 8013000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	697a      	ldr	r2, [r7, #20]
 8013006:	609a      	str	r2, [r3, #8]
}
 8013008:	bf00      	nop
 801300a:	371c      	adds	r7, #28
 801300c:	46bd      	mov	sp, r7
 801300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013012:	4770      	bx	lr

08013014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013014:	b480      	push	{r7}
 8013016:	b087      	sub	sp, #28
 8013018:	af00      	add	r7, sp, #0
 801301a:	60f8      	str	r0, [r7, #12]
 801301c:	60b9      	str	r1, [r7, #8]
 801301e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013020:	68bb      	ldr	r3, [r7, #8]
 8013022:	f003 031f 	and.w	r3, r3, #31
 8013026:	2201      	movs	r2, #1
 8013028:	fa02 f303 	lsl.w	r3, r2, r3
 801302c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	6a1a      	ldr	r2, [r3, #32]
 8013032:	697b      	ldr	r3, [r7, #20]
 8013034:	43db      	mvns	r3, r3
 8013036:	401a      	ands	r2, r3
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	6a1a      	ldr	r2, [r3, #32]
 8013040:	68bb      	ldr	r3, [r7, #8]
 8013042:	f003 031f 	and.w	r3, r3, #31
 8013046:	6879      	ldr	r1, [r7, #4]
 8013048:	fa01 f303 	lsl.w	r3, r1, r3
 801304c:	431a      	orrs	r2, r3
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	621a      	str	r2, [r3, #32]
}
 8013052:	bf00      	nop
 8013054:	371c      	adds	r7, #28
 8013056:	46bd      	mov	sp, r7
 8013058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305c:	4770      	bx	lr

0801305e <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801305e:	b580      	push	{r7, lr}
 8013060:	b084      	sub	sp, #16
 8013062:	af00      	add	r7, sp, #0
 8013064:	6078      	str	r0, [r7, #4]
 8013066:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013068:	683b      	ldr	r3, [r7, #0]
 801306a:	2b04      	cmp	r3, #4
 801306c:	d00d      	beq.n	801308a <HAL_TIMEx_OCN_Start_IT+0x2c>
 801306e:	2b08      	cmp	r3, #8
 8013070:	d014      	beq.n	801309c <HAL_TIMEx_OCN_Start_IT+0x3e>
 8013072:	2b00      	cmp	r3, #0
 8013074:	d000      	beq.n	8013078 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8013076:	e01a      	b.n	80130ae <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	68da      	ldr	r2, [r3, #12]
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	f042 0202 	orr.w	r2, r2, #2
 8013086:	60da      	str	r2, [r3, #12]
      break;
 8013088:	e011      	b.n	80130ae <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	68da      	ldr	r2, [r3, #12]
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	f042 0204 	orr.w	r2, r2, #4
 8013098:	60da      	str	r2, [r3, #12]
      break;
 801309a:	e008      	b.n	80130ae <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	68da      	ldr	r2, [r3, #12]
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	f042 0208 	orr.w	r2, r2, #8
 80130aa:	60da      	str	r2, [r3, #12]
      break;
 80130ac:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	68da      	ldr	r2, [r3, #12]
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80130bc:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	2204      	movs	r2, #4
 80130c4:	6839      	ldr	r1, [r7, #0]
 80130c6:	4618      	mov	r0, r3
 80130c8:	f000 f976 	bl	80133b8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80130da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	689b      	ldr	r3, [r3, #8]
 80130e2:	f003 0307 	and.w	r3, r3, #7
 80130e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	2b06      	cmp	r3, #6
 80130ec:	d007      	beq.n	80130fe <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	681a      	ldr	r2, [r3, #0]
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	f042 0201 	orr.w	r2, r2, #1
 80130fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80130fe:	2300      	movs	r3, #0
}
 8013100:	4618      	mov	r0, r3
 8013102:	3710      	adds	r7, #16
 8013104:	46bd      	mov	sp, r7
 8013106:	bd80      	pop	{r7, pc}

08013108 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b084      	sub	sp, #16
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
 8013110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013112:	683b      	ldr	r3, [r7, #0]
 8013114:	2b04      	cmp	r3, #4
 8013116:	d00d      	beq.n	8013134 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8013118:	2b08      	cmp	r3, #8
 801311a:	d014      	beq.n	8013146 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 801311c:	2b00      	cmp	r3, #0
 801311e:	d000      	beq.n	8013122 <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8013120:	e01a      	b.n	8013158 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	68da      	ldr	r2, [r3, #12]
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	f022 0202 	bic.w	r2, r2, #2
 8013130:	60da      	str	r2, [r3, #12]
      break;
 8013132:	e011      	b.n	8013158 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	68da      	ldr	r2, [r3, #12]
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	f022 0204 	bic.w	r2, r2, #4
 8013142:	60da      	str	r2, [r3, #12]
      break;
 8013144:	e008      	b.n	8013158 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	68da      	ldr	r2, [r3, #12]
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	f022 0208 	bic.w	r2, r2, #8
 8013154:	60da      	str	r2, [r3, #12]
      break;
 8013156:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	2200      	movs	r2, #0
 801315e:	6839      	ldr	r1, [r7, #0]
 8013160:	4618      	mov	r0, r3
 8013162:	f000 f929 	bl	80133b8 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	6a1b      	ldr	r3, [r3, #32]
 801316c:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 801316e:	68fa      	ldr	r2, [r7, #12]
 8013170:	f240 4344 	movw	r3, #1092	; 0x444
 8013174:	4013      	ands	r3, r2
 8013176:	2b00      	cmp	r3, #0
 8013178:	d107      	bne.n	801318a <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	68da      	ldr	r2, [r3, #12]
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	681b      	ldr	r3, [r3, #0]
 8013184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013188:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	6a1a      	ldr	r2, [r3, #32]
 8013190:	f241 1311 	movw	r3, #4369	; 0x1111
 8013194:	4013      	ands	r3, r2
 8013196:	2b00      	cmp	r3, #0
 8013198:	d10f      	bne.n	80131ba <HAL_TIMEx_OCN_Stop_IT+0xb2>
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	6a1a      	ldr	r2, [r3, #32]
 80131a0:	f240 4344 	movw	r3, #1092	; 0x444
 80131a4:	4013      	ands	r3, r2
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d107      	bne.n	80131ba <HAL_TIMEx_OCN_Stop_IT+0xb2>
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80131b8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	6a1a      	ldr	r2, [r3, #32]
 80131c0:	f241 1311 	movw	r3, #4369	; 0x1111
 80131c4:	4013      	ands	r3, r2
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d10f      	bne.n	80131ea <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	6a1a      	ldr	r2, [r3, #32]
 80131d0:	f240 4344 	movw	r3, #1092	; 0x444
 80131d4:	4013      	ands	r3, r2
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d107      	bne.n	80131ea <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	681a      	ldr	r2, [r3, #0]
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	f022 0201 	bic.w	r2, r2, #1
 80131e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80131ea:	2300      	movs	r3, #0
}
 80131ec:	4618      	mov	r0, r3
 80131ee:	3710      	adds	r7, #16
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80131f4:	b480      	push	{r7}
 80131f6:	b085      	sub	sp, #20
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
 80131fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013204:	2b01      	cmp	r3, #1
 8013206:	d101      	bne.n	801320c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013208:	2302      	movs	r3, #2
 801320a:	e05a      	b.n	80132c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	2201      	movs	r2, #1
 8013210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2202      	movs	r2, #2
 8013218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	685b      	ldr	r3, [r3, #4]
 8013222:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	689b      	ldr	r3, [r3, #8]
 801322a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013232:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013234:	683b      	ldr	r3, [r7, #0]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	68fa      	ldr	r2, [r7, #12]
 801323a:	4313      	orrs	r3, r2
 801323c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	68fa      	ldr	r2, [r7, #12]
 8013244:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	4a21      	ldr	r2, [pc, #132]	; (80132d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 801324c:	4293      	cmp	r3, r2
 801324e:	d022      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	681b      	ldr	r3, [r3, #0]
 8013254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013258:	d01d      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	4a1d      	ldr	r2, [pc, #116]	; (80132d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8013260:	4293      	cmp	r3, r2
 8013262:	d018      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	4a1b      	ldr	r2, [pc, #108]	; (80132d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 801326a:	4293      	cmp	r3, r2
 801326c:	d013      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	4a1a      	ldr	r2, [pc, #104]	; (80132dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013274:	4293      	cmp	r3, r2
 8013276:	d00e      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	4a18      	ldr	r2, [pc, #96]	; (80132e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801327e:	4293      	cmp	r3, r2
 8013280:	d009      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	4a17      	ldr	r2, [pc, #92]	; (80132e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013288:	4293      	cmp	r3, r2
 801328a:	d004      	beq.n	8013296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	681b      	ldr	r3, [r3, #0]
 8013290:	4a15      	ldr	r2, [pc, #84]	; (80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8013292:	4293      	cmp	r3, r2
 8013294:	d10c      	bne.n	80132b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013296:	68bb      	ldr	r3, [r7, #8]
 8013298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801329c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801329e:	683b      	ldr	r3, [r7, #0]
 80132a0:	685b      	ldr	r3, [r3, #4]
 80132a2:	68ba      	ldr	r2, [r7, #8]
 80132a4:	4313      	orrs	r3, r2
 80132a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	68ba      	ldr	r2, [r7, #8]
 80132ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	2201      	movs	r2, #1
 80132b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2200      	movs	r2, #0
 80132bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80132c0:	2300      	movs	r3, #0
}
 80132c2:	4618      	mov	r0, r3
 80132c4:	3714      	adds	r7, #20
 80132c6:	46bd      	mov	sp, r7
 80132c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132cc:	4770      	bx	lr
 80132ce:	bf00      	nop
 80132d0:	40010000 	.word	0x40010000
 80132d4:	40000400 	.word	0x40000400
 80132d8:	40000800 	.word	0x40000800
 80132dc:	40000c00 	.word	0x40000c00
 80132e0:	40010400 	.word	0x40010400
 80132e4:	40014000 	.word	0x40014000
 80132e8:	40001800 	.word	0x40001800

080132ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80132ec:	b480      	push	{r7}
 80132ee:	b085      	sub	sp, #20
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	6078      	str	r0, [r7, #4]
 80132f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80132f6:	2300      	movs	r3, #0
 80132f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013300:	2b01      	cmp	r3, #1
 8013302:	d101      	bne.n	8013308 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8013304:	2302      	movs	r3, #2
 8013306:	e03d      	b.n	8013384 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	2201      	movs	r2, #1
 801330c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	68db      	ldr	r3, [r3, #12]
 801331a:	4313      	orrs	r3, r2
 801331c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801331e:	68fb      	ldr	r3, [r7, #12]
 8013320:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013324:	683b      	ldr	r3, [r7, #0]
 8013326:	689b      	ldr	r3, [r3, #8]
 8013328:	4313      	orrs	r3, r2
 801332a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8013332:	683b      	ldr	r3, [r7, #0]
 8013334:	685b      	ldr	r3, [r3, #4]
 8013336:	4313      	orrs	r3, r2
 8013338:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	4313      	orrs	r3, r2
 8013346:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801334e:	683b      	ldr	r3, [r7, #0]
 8013350:	691b      	ldr	r3, [r3, #16]
 8013352:	4313      	orrs	r3, r2
 8013354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801335c:	683b      	ldr	r3, [r7, #0]
 801335e:	695b      	ldr	r3, [r3, #20]
 8013360:	4313      	orrs	r3, r2
 8013362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	69db      	ldr	r3, [r3, #28]
 801336e:	4313      	orrs	r3, r2
 8013370:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	68fa      	ldr	r2, [r7, #12]
 8013378:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	2200      	movs	r2, #0
 801337e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013382:	2300      	movs	r3, #0
}
 8013384:	4618      	mov	r0, r3
 8013386:	3714      	adds	r7, #20
 8013388:	46bd      	mov	sp, r7
 801338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801338e:	4770      	bx	lr

08013390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013390:	b480      	push	{r7}
 8013392:	b083      	sub	sp, #12
 8013394:	af00      	add	r7, sp, #0
 8013396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013398:	bf00      	nop
 801339a:	370c      	adds	r7, #12
 801339c:	46bd      	mov	sp, r7
 801339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133a2:	4770      	bx	lr

080133a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80133a4:	b480      	push	{r7}
 80133a6:	b083      	sub	sp, #12
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80133ac:	bf00      	nop
 80133ae:	370c      	adds	r7, #12
 80133b0:	46bd      	mov	sp, r7
 80133b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b6:	4770      	bx	lr

080133b8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80133b8:	b480      	push	{r7}
 80133ba:	b087      	sub	sp, #28
 80133bc:	af00      	add	r7, sp, #0
 80133be:	60f8      	str	r0, [r7, #12]
 80133c0:	60b9      	str	r1, [r7, #8]
 80133c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	f003 031f 	and.w	r3, r3, #31
 80133ca:	2204      	movs	r2, #4
 80133cc:	fa02 f303 	lsl.w	r3, r2, r3
 80133d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	6a1a      	ldr	r2, [r3, #32]
 80133d6:	697b      	ldr	r3, [r7, #20]
 80133d8:	43db      	mvns	r3, r3
 80133da:	401a      	ands	r2, r3
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	6a1a      	ldr	r2, [r3, #32]
 80133e4:	68bb      	ldr	r3, [r7, #8]
 80133e6:	f003 031f 	and.w	r3, r3, #31
 80133ea:	6879      	ldr	r1, [r7, #4]
 80133ec:	fa01 f303 	lsl.w	r3, r1, r3
 80133f0:	431a      	orrs	r2, r3
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	621a      	str	r2, [r3, #32]
}
 80133f6:	bf00      	nop
 80133f8:	371c      	adds	r7, #28
 80133fa:	46bd      	mov	sp, r7
 80133fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013400:	4770      	bx	lr

08013402 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013402:	b580      	push	{r7, lr}
 8013404:	b082      	sub	sp, #8
 8013406:	af00      	add	r7, sp, #0
 8013408:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d101      	bne.n	8013414 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013410:	2301      	movs	r3, #1
 8013412:	e03f      	b.n	8013494 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801341a:	b2db      	uxtb	r3, r3
 801341c:	2b00      	cmp	r3, #0
 801341e:	d106      	bne.n	801342e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	2200      	movs	r2, #0
 8013424:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f7fb f8b1 	bl	800e590 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	2224      	movs	r2, #36	; 0x24
 8013432:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	68da      	ldr	r2, [r3, #12]
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013444:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f000 f90c 	bl	8013664 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	691a      	ldr	r2, [r3, #16]
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	681b      	ldr	r3, [r3, #0]
 8013456:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801345a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	695a      	ldr	r2, [r3, #20]
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801346a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	68da      	ldr	r2, [r3, #12]
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801347a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	2200      	movs	r2, #0
 8013480:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	2220      	movs	r2, #32
 8013486:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	2220      	movs	r2, #32
 801348e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8013492:	2300      	movs	r3, #0
}
 8013494:	4618      	mov	r0, r3
 8013496:	3708      	adds	r7, #8
 8013498:	46bd      	mov	sp, r7
 801349a:	bd80      	pop	{r7, pc}

0801349c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b088      	sub	sp, #32
 80134a0:	af02      	add	r7, sp, #8
 80134a2:	60f8      	str	r0, [r7, #12]
 80134a4:	60b9      	str	r1, [r7, #8]
 80134a6:	603b      	str	r3, [r7, #0]
 80134a8:	4613      	mov	r3, r2
 80134aa:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80134ac:	2300      	movs	r3, #0
 80134ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80134b6:	b2db      	uxtb	r3, r3
 80134b8:	2b20      	cmp	r3, #32
 80134ba:	f040 8083 	bne.w	80135c4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80134be:	68bb      	ldr	r3, [r7, #8]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d002      	beq.n	80134ca <HAL_UART_Transmit+0x2e>
 80134c4:	88fb      	ldrh	r3, [r7, #6]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d101      	bne.n	80134ce <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80134ca:	2301      	movs	r3, #1
 80134cc:	e07b      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80134d4:	2b01      	cmp	r3, #1
 80134d6:	d101      	bne.n	80134dc <HAL_UART_Transmit+0x40>
 80134d8:	2302      	movs	r3, #2
 80134da:	e074      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	2201      	movs	r2, #1
 80134e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	2200      	movs	r2, #0
 80134e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	2221      	movs	r2, #33	; 0x21
 80134ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80134f2:	f7fb fa81 	bl	800e9f8 <HAL_GetTick>
 80134f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	88fa      	ldrh	r2, [r7, #6]
 80134fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	88fa      	ldrh	r2, [r7, #6]
 8013502:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	2200      	movs	r2, #0
 8013508:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 801350c:	e042      	b.n	8013594 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013512:	b29b      	uxth	r3, r3
 8013514:	3b01      	subs	r3, #1
 8013516:	b29a      	uxth	r2, r3
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	689b      	ldr	r3, [r3, #8]
 8013520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013524:	d122      	bne.n	801356c <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013526:	683b      	ldr	r3, [r7, #0]
 8013528:	9300      	str	r3, [sp, #0]
 801352a:	697b      	ldr	r3, [r7, #20]
 801352c:	2200      	movs	r2, #0
 801352e:	2180      	movs	r1, #128	; 0x80
 8013530:	68f8      	ldr	r0, [r7, #12]
 8013532:	f000 f84c 	bl	80135ce <UART_WaitOnFlagUntilTimeout>
 8013536:	4603      	mov	r3, r0
 8013538:	2b00      	cmp	r3, #0
 801353a:	d001      	beq.n	8013540 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 801353c:	2303      	movs	r3, #3
 801353e:	e042      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8013540:	68bb      	ldr	r3, [r7, #8]
 8013542:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8013544:	693b      	ldr	r3, [r7, #16]
 8013546:	881b      	ldrh	r3, [r3, #0]
 8013548:	461a      	mov	r2, r3
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013552:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	691b      	ldr	r3, [r3, #16]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d103      	bne.n	8013564 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 801355c:	68bb      	ldr	r3, [r7, #8]
 801355e:	3302      	adds	r3, #2
 8013560:	60bb      	str	r3, [r7, #8]
 8013562:	e017      	b.n	8013594 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8013564:	68bb      	ldr	r3, [r7, #8]
 8013566:	3301      	adds	r3, #1
 8013568:	60bb      	str	r3, [r7, #8]
 801356a:	e013      	b.n	8013594 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801356c:	683b      	ldr	r3, [r7, #0]
 801356e:	9300      	str	r3, [sp, #0]
 8013570:	697b      	ldr	r3, [r7, #20]
 8013572:	2200      	movs	r2, #0
 8013574:	2180      	movs	r1, #128	; 0x80
 8013576:	68f8      	ldr	r0, [r7, #12]
 8013578:	f000 f829 	bl	80135ce <UART_WaitOnFlagUntilTimeout>
 801357c:	4603      	mov	r3, r0
 801357e:	2b00      	cmp	r3, #0
 8013580:	d001      	beq.n	8013586 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8013582:	2303      	movs	r3, #3
 8013584:	e01f      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8013586:	68bb      	ldr	r3, [r7, #8]
 8013588:	1c5a      	adds	r2, r3, #1
 801358a:	60ba      	str	r2, [r7, #8]
 801358c:	781a      	ldrb	r2, [r3, #0]
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013598:	b29b      	uxth	r3, r3
 801359a:	2b00      	cmp	r3, #0
 801359c:	d1b7      	bne.n	801350e <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801359e:	683b      	ldr	r3, [r7, #0]
 80135a0:	9300      	str	r3, [sp, #0]
 80135a2:	697b      	ldr	r3, [r7, #20]
 80135a4:	2200      	movs	r2, #0
 80135a6:	2140      	movs	r1, #64	; 0x40
 80135a8:	68f8      	ldr	r0, [r7, #12]
 80135aa:	f000 f810 	bl	80135ce <UART_WaitOnFlagUntilTimeout>
 80135ae:	4603      	mov	r3, r0
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d001      	beq.n	80135b8 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80135b4:	2303      	movs	r3, #3
 80135b6:	e006      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	2220      	movs	r2, #32
 80135bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80135c0:	2300      	movs	r3, #0
 80135c2:	e000      	b.n	80135c6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80135c4:	2302      	movs	r3, #2
  }
}
 80135c6:	4618      	mov	r0, r3
 80135c8:	3718      	adds	r7, #24
 80135ca:	46bd      	mov	sp, r7
 80135cc:	bd80      	pop	{r7, pc}

080135ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80135ce:	b580      	push	{r7, lr}
 80135d0:	b084      	sub	sp, #16
 80135d2:	af00      	add	r7, sp, #0
 80135d4:	60f8      	str	r0, [r7, #12]
 80135d6:	60b9      	str	r1, [r7, #8]
 80135d8:	603b      	str	r3, [r7, #0]
 80135da:	4613      	mov	r3, r2
 80135dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80135de:	e02c      	b.n	801363a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80135e0:	69bb      	ldr	r3, [r7, #24]
 80135e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135e6:	d028      	beq.n	801363a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80135e8:	69bb      	ldr	r3, [r7, #24]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d007      	beq.n	80135fe <UART_WaitOnFlagUntilTimeout+0x30>
 80135ee:	f7fb fa03 	bl	800e9f8 <HAL_GetTick>
 80135f2:	4602      	mov	r2, r0
 80135f4:	683b      	ldr	r3, [r7, #0]
 80135f6:	1ad3      	subs	r3, r2, r3
 80135f8:	69ba      	ldr	r2, [r7, #24]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d21d      	bcs.n	801363a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	68da      	ldr	r2, [r3, #12]
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801360c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	695a      	ldr	r2, [r3, #20]
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	f022 0201 	bic.w	r2, r2, #1
 801361c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	2220      	movs	r2, #32
 8013622:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	2220      	movs	r2, #32
 801362a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	2200      	movs	r2, #0
 8013632:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8013636:	2303      	movs	r3, #3
 8013638:	e00f      	b.n	801365a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801363a:	68fb      	ldr	r3, [r7, #12]
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	681a      	ldr	r2, [r3, #0]
 8013640:	68bb      	ldr	r3, [r7, #8]
 8013642:	4013      	ands	r3, r2
 8013644:	68ba      	ldr	r2, [r7, #8]
 8013646:	429a      	cmp	r2, r3
 8013648:	bf0c      	ite	eq
 801364a:	2301      	moveq	r3, #1
 801364c:	2300      	movne	r3, #0
 801364e:	b2db      	uxtb	r3, r3
 8013650:	461a      	mov	r2, r3
 8013652:	79fb      	ldrb	r3, [r7, #7]
 8013654:	429a      	cmp	r2, r3
 8013656:	d0c3      	beq.n	80135e0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8013658:	2300      	movs	r3, #0
}
 801365a:	4618      	mov	r0, r3
 801365c:	3710      	adds	r7, #16
 801365e:	46bd      	mov	sp, r7
 8013660:	bd80      	pop	{r7, pc}
	...

08013664 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013668:	b085      	sub	sp, #20
 801366a:	af00      	add	r7, sp, #0
 801366c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	691b      	ldr	r3, [r3, #16]
 8013674:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	68da      	ldr	r2, [r3, #12]
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	430a      	orrs	r2, r1
 8013682:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	689a      	ldr	r2, [r3, #8]
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	691b      	ldr	r3, [r3, #16]
 801368c:	431a      	orrs	r2, r3
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	695b      	ldr	r3, [r3, #20]
 8013692:	431a      	orrs	r2, r3
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	69db      	ldr	r3, [r3, #28]
 8013698:	4313      	orrs	r3, r2
 801369a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	68db      	ldr	r3, [r3, #12]
 80136a2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80136a6:	f023 030c 	bic.w	r3, r3, #12
 80136aa:	687a      	ldr	r2, [r7, #4]
 80136ac:	6812      	ldr	r2, [r2, #0]
 80136ae:	68f9      	ldr	r1, [r7, #12]
 80136b0:	430b      	orrs	r3, r1
 80136b2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	695b      	ldr	r3, [r3, #20]
 80136ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	699a      	ldr	r2, [r3, #24]
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	430a      	orrs	r2, r1
 80136c8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	69db      	ldr	r3, [r3, #28]
 80136ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80136d2:	f040 818b 	bne.w	80139ec <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	4ac1      	ldr	r2, [pc, #772]	; (80139e0 <UART_SetConfig+0x37c>)
 80136dc:	4293      	cmp	r3, r2
 80136de:	d005      	beq.n	80136ec <UART_SetConfig+0x88>
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	4abf      	ldr	r2, [pc, #764]	; (80139e4 <UART_SetConfig+0x380>)
 80136e6:	4293      	cmp	r3, r2
 80136e8:	f040 80bd 	bne.w	8013866 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80136ec:	f7fd fdce 	bl	801128c <HAL_RCC_GetPCLK2Freq>
 80136f0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80136f2:	68bb      	ldr	r3, [r7, #8]
 80136f4:	461d      	mov	r5, r3
 80136f6:	f04f 0600 	mov.w	r6, #0
 80136fa:	46a8      	mov	r8, r5
 80136fc:	46b1      	mov	r9, r6
 80136fe:	eb18 0308 	adds.w	r3, r8, r8
 8013702:	eb49 0409 	adc.w	r4, r9, r9
 8013706:	4698      	mov	r8, r3
 8013708:	46a1      	mov	r9, r4
 801370a:	eb18 0805 	adds.w	r8, r8, r5
 801370e:	eb49 0906 	adc.w	r9, r9, r6
 8013712:	f04f 0100 	mov.w	r1, #0
 8013716:	f04f 0200 	mov.w	r2, #0
 801371a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801371e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013722:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013726:	4688      	mov	r8, r1
 8013728:	4691      	mov	r9, r2
 801372a:	eb18 0005 	adds.w	r0, r8, r5
 801372e:	eb49 0106 	adc.w	r1, r9, r6
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	685b      	ldr	r3, [r3, #4]
 8013736:	461d      	mov	r5, r3
 8013738:	f04f 0600 	mov.w	r6, #0
 801373c:	196b      	adds	r3, r5, r5
 801373e:	eb46 0406 	adc.w	r4, r6, r6
 8013742:	461a      	mov	r2, r3
 8013744:	4623      	mov	r3, r4
 8013746:	f7f5 f9b7 	bl	8008ab8 <__aeabi_uldivmod>
 801374a:	4603      	mov	r3, r0
 801374c:	460c      	mov	r4, r1
 801374e:	461a      	mov	r2, r3
 8013750:	4ba5      	ldr	r3, [pc, #660]	; (80139e8 <UART_SetConfig+0x384>)
 8013752:	fba3 2302 	umull	r2, r3, r3, r2
 8013756:	095b      	lsrs	r3, r3, #5
 8013758:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801375c:	68bb      	ldr	r3, [r7, #8]
 801375e:	461d      	mov	r5, r3
 8013760:	f04f 0600 	mov.w	r6, #0
 8013764:	46a9      	mov	r9, r5
 8013766:	46b2      	mov	sl, r6
 8013768:	eb19 0309 	adds.w	r3, r9, r9
 801376c:	eb4a 040a 	adc.w	r4, sl, sl
 8013770:	4699      	mov	r9, r3
 8013772:	46a2      	mov	sl, r4
 8013774:	eb19 0905 	adds.w	r9, r9, r5
 8013778:	eb4a 0a06 	adc.w	sl, sl, r6
 801377c:	f04f 0100 	mov.w	r1, #0
 8013780:	f04f 0200 	mov.w	r2, #0
 8013784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013788:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801378c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013790:	4689      	mov	r9, r1
 8013792:	4692      	mov	sl, r2
 8013794:	eb19 0005 	adds.w	r0, r9, r5
 8013798:	eb4a 0106 	adc.w	r1, sl, r6
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	685b      	ldr	r3, [r3, #4]
 80137a0:	461d      	mov	r5, r3
 80137a2:	f04f 0600 	mov.w	r6, #0
 80137a6:	196b      	adds	r3, r5, r5
 80137a8:	eb46 0406 	adc.w	r4, r6, r6
 80137ac:	461a      	mov	r2, r3
 80137ae:	4623      	mov	r3, r4
 80137b0:	f7f5 f982 	bl	8008ab8 <__aeabi_uldivmod>
 80137b4:	4603      	mov	r3, r0
 80137b6:	460c      	mov	r4, r1
 80137b8:	461a      	mov	r2, r3
 80137ba:	4b8b      	ldr	r3, [pc, #556]	; (80139e8 <UART_SetConfig+0x384>)
 80137bc:	fba3 1302 	umull	r1, r3, r3, r2
 80137c0:	095b      	lsrs	r3, r3, #5
 80137c2:	2164      	movs	r1, #100	; 0x64
 80137c4:	fb01 f303 	mul.w	r3, r1, r3
 80137c8:	1ad3      	subs	r3, r2, r3
 80137ca:	00db      	lsls	r3, r3, #3
 80137cc:	3332      	adds	r3, #50	; 0x32
 80137ce:	4a86      	ldr	r2, [pc, #536]	; (80139e8 <UART_SetConfig+0x384>)
 80137d0:	fba2 2303 	umull	r2, r3, r2, r3
 80137d4:	095b      	lsrs	r3, r3, #5
 80137d6:	005b      	lsls	r3, r3, #1
 80137d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80137dc:	4498      	add	r8, r3
 80137de:	68bb      	ldr	r3, [r7, #8]
 80137e0:	461d      	mov	r5, r3
 80137e2:	f04f 0600 	mov.w	r6, #0
 80137e6:	46a9      	mov	r9, r5
 80137e8:	46b2      	mov	sl, r6
 80137ea:	eb19 0309 	adds.w	r3, r9, r9
 80137ee:	eb4a 040a 	adc.w	r4, sl, sl
 80137f2:	4699      	mov	r9, r3
 80137f4:	46a2      	mov	sl, r4
 80137f6:	eb19 0905 	adds.w	r9, r9, r5
 80137fa:	eb4a 0a06 	adc.w	sl, sl, r6
 80137fe:	f04f 0100 	mov.w	r1, #0
 8013802:	f04f 0200 	mov.w	r2, #0
 8013806:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801380a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801380e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013812:	4689      	mov	r9, r1
 8013814:	4692      	mov	sl, r2
 8013816:	eb19 0005 	adds.w	r0, r9, r5
 801381a:	eb4a 0106 	adc.w	r1, sl, r6
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	685b      	ldr	r3, [r3, #4]
 8013822:	461d      	mov	r5, r3
 8013824:	f04f 0600 	mov.w	r6, #0
 8013828:	196b      	adds	r3, r5, r5
 801382a:	eb46 0406 	adc.w	r4, r6, r6
 801382e:	461a      	mov	r2, r3
 8013830:	4623      	mov	r3, r4
 8013832:	f7f5 f941 	bl	8008ab8 <__aeabi_uldivmod>
 8013836:	4603      	mov	r3, r0
 8013838:	460c      	mov	r4, r1
 801383a:	461a      	mov	r2, r3
 801383c:	4b6a      	ldr	r3, [pc, #424]	; (80139e8 <UART_SetConfig+0x384>)
 801383e:	fba3 1302 	umull	r1, r3, r3, r2
 8013842:	095b      	lsrs	r3, r3, #5
 8013844:	2164      	movs	r1, #100	; 0x64
 8013846:	fb01 f303 	mul.w	r3, r1, r3
 801384a:	1ad3      	subs	r3, r2, r3
 801384c:	00db      	lsls	r3, r3, #3
 801384e:	3332      	adds	r3, #50	; 0x32
 8013850:	4a65      	ldr	r2, [pc, #404]	; (80139e8 <UART_SetConfig+0x384>)
 8013852:	fba2 2303 	umull	r2, r3, r2, r3
 8013856:	095b      	lsrs	r3, r3, #5
 8013858:	f003 0207 	and.w	r2, r3, #7
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	4442      	add	r2, r8
 8013862:	609a      	str	r2, [r3, #8]
 8013864:	e26f      	b.n	8013d46 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8013866:	f7fd fcfd 	bl	8011264 <HAL_RCC_GetPCLK1Freq>
 801386a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	461d      	mov	r5, r3
 8013870:	f04f 0600 	mov.w	r6, #0
 8013874:	46a8      	mov	r8, r5
 8013876:	46b1      	mov	r9, r6
 8013878:	eb18 0308 	adds.w	r3, r8, r8
 801387c:	eb49 0409 	adc.w	r4, r9, r9
 8013880:	4698      	mov	r8, r3
 8013882:	46a1      	mov	r9, r4
 8013884:	eb18 0805 	adds.w	r8, r8, r5
 8013888:	eb49 0906 	adc.w	r9, r9, r6
 801388c:	f04f 0100 	mov.w	r1, #0
 8013890:	f04f 0200 	mov.w	r2, #0
 8013894:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013898:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801389c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80138a0:	4688      	mov	r8, r1
 80138a2:	4691      	mov	r9, r2
 80138a4:	eb18 0005 	adds.w	r0, r8, r5
 80138a8:	eb49 0106 	adc.w	r1, r9, r6
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	685b      	ldr	r3, [r3, #4]
 80138b0:	461d      	mov	r5, r3
 80138b2:	f04f 0600 	mov.w	r6, #0
 80138b6:	196b      	adds	r3, r5, r5
 80138b8:	eb46 0406 	adc.w	r4, r6, r6
 80138bc:	461a      	mov	r2, r3
 80138be:	4623      	mov	r3, r4
 80138c0:	f7f5 f8fa 	bl	8008ab8 <__aeabi_uldivmod>
 80138c4:	4603      	mov	r3, r0
 80138c6:	460c      	mov	r4, r1
 80138c8:	461a      	mov	r2, r3
 80138ca:	4b47      	ldr	r3, [pc, #284]	; (80139e8 <UART_SetConfig+0x384>)
 80138cc:	fba3 2302 	umull	r2, r3, r3, r2
 80138d0:	095b      	lsrs	r3, r3, #5
 80138d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80138d6:	68bb      	ldr	r3, [r7, #8]
 80138d8:	461d      	mov	r5, r3
 80138da:	f04f 0600 	mov.w	r6, #0
 80138de:	46a9      	mov	r9, r5
 80138e0:	46b2      	mov	sl, r6
 80138e2:	eb19 0309 	adds.w	r3, r9, r9
 80138e6:	eb4a 040a 	adc.w	r4, sl, sl
 80138ea:	4699      	mov	r9, r3
 80138ec:	46a2      	mov	sl, r4
 80138ee:	eb19 0905 	adds.w	r9, r9, r5
 80138f2:	eb4a 0a06 	adc.w	sl, sl, r6
 80138f6:	f04f 0100 	mov.w	r1, #0
 80138fa:	f04f 0200 	mov.w	r2, #0
 80138fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013902:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013906:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801390a:	4689      	mov	r9, r1
 801390c:	4692      	mov	sl, r2
 801390e:	eb19 0005 	adds.w	r0, r9, r5
 8013912:	eb4a 0106 	adc.w	r1, sl, r6
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	685b      	ldr	r3, [r3, #4]
 801391a:	461d      	mov	r5, r3
 801391c:	f04f 0600 	mov.w	r6, #0
 8013920:	196b      	adds	r3, r5, r5
 8013922:	eb46 0406 	adc.w	r4, r6, r6
 8013926:	461a      	mov	r2, r3
 8013928:	4623      	mov	r3, r4
 801392a:	f7f5 f8c5 	bl	8008ab8 <__aeabi_uldivmod>
 801392e:	4603      	mov	r3, r0
 8013930:	460c      	mov	r4, r1
 8013932:	461a      	mov	r2, r3
 8013934:	4b2c      	ldr	r3, [pc, #176]	; (80139e8 <UART_SetConfig+0x384>)
 8013936:	fba3 1302 	umull	r1, r3, r3, r2
 801393a:	095b      	lsrs	r3, r3, #5
 801393c:	2164      	movs	r1, #100	; 0x64
 801393e:	fb01 f303 	mul.w	r3, r1, r3
 8013942:	1ad3      	subs	r3, r2, r3
 8013944:	00db      	lsls	r3, r3, #3
 8013946:	3332      	adds	r3, #50	; 0x32
 8013948:	4a27      	ldr	r2, [pc, #156]	; (80139e8 <UART_SetConfig+0x384>)
 801394a:	fba2 2303 	umull	r2, r3, r2, r3
 801394e:	095b      	lsrs	r3, r3, #5
 8013950:	005b      	lsls	r3, r3, #1
 8013952:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013956:	4498      	add	r8, r3
 8013958:	68bb      	ldr	r3, [r7, #8]
 801395a:	461d      	mov	r5, r3
 801395c:	f04f 0600 	mov.w	r6, #0
 8013960:	46a9      	mov	r9, r5
 8013962:	46b2      	mov	sl, r6
 8013964:	eb19 0309 	adds.w	r3, r9, r9
 8013968:	eb4a 040a 	adc.w	r4, sl, sl
 801396c:	4699      	mov	r9, r3
 801396e:	46a2      	mov	sl, r4
 8013970:	eb19 0905 	adds.w	r9, r9, r5
 8013974:	eb4a 0a06 	adc.w	sl, sl, r6
 8013978:	f04f 0100 	mov.w	r1, #0
 801397c:	f04f 0200 	mov.w	r2, #0
 8013980:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013984:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013988:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801398c:	4689      	mov	r9, r1
 801398e:	4692      	mov	sl, r2
 8013990:	eb19 0005 	adds.w	r0, r9, r5
 8013994:	eb4a 0106 	adc.w	r1, sl, r6
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	685b      	ldr	r3, [r3, #4]
 801399c:	461d      	mov	r5, r3
 801399e:	f04f 0600 	mov.w	r6, #0
 80139a2:	196b      	adds	r3, r5, r5
 80139a4:	eb46 0406 	adc.w	r4, r6, r6
 80139a8:	461a      	mov	r2, r3
 80139aa:	4623      	mov	r3, r4
 80139ac:	f7f5 f884 	bl	8008ab8 <__aeabi_uldivmod>
 80139b0:	4603      	mov	r3, r0
 80139b2:	460c      	mov	r4, r1
 80139b4:	461a      	mov	r2, r3
 80139b6:	4b0c      	ldr	r3, [pc, #48]	; (80139e8 <UART_SetConfig+0x384>)
 80139b8:	fba3 1302 	umull	r1, r3, r3, r2
 80139bc:	095b      	lsrs	r3, r3, #5
 80139be:	2164      	movs	r1, #100	; 0x64
 80139c0:	fb01 f303 	mul.w	r3, r1, r3
 80139c4:	1ad3      	subs	r3, r2, r3
 80139c6:	00db      	lsls	r3, r3, #3
 80139c8:	3332      	adds	r3, #50	; 0x32
 80139ca:	4a07      	ldr	r2, [pc, #28]	; (80139e8 <UART_SetConfig+0x384>)
 80139cc:	fba2 2303 	umull	r2, r3, r2, r3
 80139d0:	095b      	lsrs	r3, r3, #5
 80139d2:	f003 0207 	and.w	r2, r3, #7
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	4442      	add	r2, r8
 80139dc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80139de:	e1b2      	b.n	8013d46 <UART_SetConfig+0x6e2>
 80139e0:	40011000 	.word	0x40011000
 80139e4:	40011400 	.word	0x40011400
 80139e8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4ad7      	ldr	r2, [pc, #860]	; (8013d50 <UART_SetConfig+0x6ec>)
 80139f2:	4293      	cmp	r3, r2
 80139f4:	d005      	beq.n	8013a02 <UART_SetConfig+0x39e>
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	4ad6      	ldr	r2, [pc, #856]	; (8013d54 <UART_SetConfig+0x6f0>)
 80139fc:	4293      	cmp	r3, r2
 80139fe:	f040 80d1 	bne.w	8013ba4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8013a02:	f7fd fc43 	bl	801128c <HAL_RCC_GetPCLK2Freq>
 8013a06:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013a08:	68bb      	ldr	r3, [r7, #8]
 8013a0a:	469a      	mov	sl, r3
 8013a0c:	f04f 0b00 	mov.w	fp, #0
 8013a10:	46d0      	mov	r8, sl
 8013a12:	46d9      	mov	r9, fp
 8013a14:	eb18 0308 	adds.w	r3, r8, r8
 8013a18:	eb49 0409 	adc.w	r4, r9, r9
 8013a1c:	4698      	mov	r8, r3
 8013a1e:	46a1      	mov	r9, r4
 8013a20:	eb18 080a 	adds.w	r8, r8, sl
 8013a24:	eb49 090b 	adc.w	r9, r9, fp
 8013a28:	f04f 0100 	mov.w	r1, #0
 8013a2c:	f04f 0200 	mov.w	r2, #0
 8013a30:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013a34:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013a38:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013a3c:	4688      	mov	r8, r1
 8013a3e:	4691      	mov	r9, r2
 8013a40:	eb1a 0508 	adds.w	r5, sl, r8
 8013a44:	eb4b 0609 	adc.w	r6, fp, r9
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	685b      	ldr	r3, [r3, #4]
 8013a4c:	4619      	mov	r1, r3
 8013a4e:	f04f 0200 	mov.w	r2, #0
 8013a52:	f04f 0300 	mov.w	r3, #0
 8013a56:	f04f 0400 	mov.w	r4, #0
 8013a5a:	0094      	lsls	r4, r2, #2
 8013a5c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013a60:	008b      	lsls	r3, r1, #2
 8013a62:	461a      	mov	r2, r3
 8013a64:	4623      	mov	r3, r4
 8013a66:	4628      	mov	r0, r5
 8013a68:	4631      	mov	r1, r6
 8013a6a:	f7f5 f825 	bl	8008ab8 <__aeabi_uldivmod>
 8013a6e:	4603      	mov	r3, r0
 8013a70:	460c      	mov	r4, r1
 8013a72:	461a      	mov	r2, r3
 8013a74:	4bb8      	ldr	r3, [pc, #736]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013a76:	fba3 2302 	umull	r2, r3, r3, r2
 8013a7a:	095b      	lsrs	r3, r3, #5
 8013a7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013a80:	68bb      	ldr	r3, [r7, #8]
 8013a82:	469b      	mov	fp, r3
 8013a84:	f04f 0c00 	mov.w	ip, #0
 8013a88:	46d9      	mov	r9, fp
 8013a8a:	46e2      	mov	sl, ip
 8013a8c:	eb19 0309 	adds.w	r3, r9, r9
 8013a90:	eb4a 040a 	adc.w	r4, sl, sl
 8013a94:	4699      	mov	r9, r3
 8013a96:	46a2      	mov	sl, r4
 8013a98:	eb19 090b 	adds.w	r9, r9, fp
 8013a9c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013aa0:	f04f 0100 	mov.w	r1, #0
 8013aa4:	f04f 0200 	mov.w	r2, #0
 8013aa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013aac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013ab0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013ab4:	4689      	mov	r9, r1
 8013ab6:	4692      	mov	sl, r2
 8013ab8:	eb1b 0509 	adds.w	r5, fp, r9
 8013abc:	eb4c 060a 	adc.w	r6, ip, sl
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	685b      	ldr	r3, [r3, #4]
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	f04f 0200 	mov.w	r2, #0
 8013aca:	f04f 0300 	mov.w	r3, #0
 8013ace:	f04f 0400 	mov.w	r4, #0
 8013ad2:	0094      	lsls	r4, r2, #2
 8013ad4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013ad8:	008b      	lsls	r3, r1, #2
 8013ada:	461a      	mov	r2, r3
 8013adc:	4623      	mov	r3, r4
 8013ade:	4628      	mov	r0, r5
 8013ae0:	4631      	mov	r1, r6
 8013ae2:	f7f4 ffe9 	bl	8008ab8 <__aeabi_uldivmod>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	460c      	mov	r4, r1
 8013aea:	461a      	mov	r2, r3
 8013aec:	4b9a      	ldr	r3, [pc, #616]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013aee:	fba3 1302 	umull	r1, r3, r3, r2
 8013af2:	095b      	lsrs	r3, r3, #5
 8013af4:	2164      	movs	r1, #100	; 0x64
 8013af6:	fb01 f303 	mul.w	r3, r1, r3
 8013afa:	1ad3      	subs	r3, r2, r3
 8013afc:	011b      	lsls	r3, r3, #4
 8013afe:	3332      	adds	r3, #50	; 0x32
 8013b00:	4a95      	ldr	r2, [pc, #596]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013b02:	fba2 2303 	umull	r2, r3, r2, r3
 8013b06:	095b      	lsrs	r3, r3, #5
 8013b08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013b0c:	4498      	add	r8, r3
 8013b0e:	68bb      	ldr	r3, [r7, #8]
 8013b10:	469b      	mov	fp, r3
 8013b12:	f04f 0c00 	mov.w	ip, #0
 8013b16:	46d9      	mov	r9, fp
 8013b18:	46e2      	mov	sl, ip
 8013b1a:	eb19 0309 	adds.w	r3, r9, r9
 8013b1e:	eb4a 040a 	adc.w	r4, sl, sl
 8013b22:	4699      	mov	r9, r3
 8013b24:	46a2      	mov	sl, r4
 8013b26:	eb19 090b 	adds.w	r9, r9, fp
 8013b2a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013b2e:	f04f 0100 	mov.w	r1, #0
 8013b32:	f04f 0200 	mov.w	r2, #0
 8013b36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013b3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013b3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013b42:	4689      	mov	r9, r1
 8013b44:	4692      	mov	sl, r2
 8013b46:	eb1b 0509 	adds.w	r5, fp, r9
 8013b4a:	eb4c 060a 	adc.w	r6, ip, sl
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	685b      	ldr	r3, [r3, #4]
 8013b52:	4619      	mov	r1, r3
 8013b54:	f04f 0200 	mov.w	r2, #0
 8013b58:	f04f 0300 	mov.w	r3, #0
 8013b5c:	f04f 0400 	mov.w	r4, #0
 8013b60:	0094      	lsls	r4, r2, #2
 8013b62:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013b66:	008b      	lsls	r3, r1, #2
 8013b68:	461a      	mov	r2, r3
 8013b6a:	4623      	mov	r3, r4
 8013b6c:	4628      	mov	r0, r5
 8013b6e:	4631      	mov	r1, r6
 8013b70:	f7f4 ffa2 	bl	8008ab8 <__aeabi_uldivmod>
 8013b74:	4603      	mov	r3, r0
 8013b76:	460c      	mov	r4, r1
 8013b78:	461a      	mov	r2, r3
 8013b7a:	4b77      	ldr	r3, [pc, #476]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8013b80:	095b      	lsrs	r3, r3, #5
 8013b82:	2164      	movs	r1, #100	; 0x64
 8013b84:	fb01 f303 	mul.w	r3, r1, r3
 8013b88:	1ad3      	subs	r3, r2, r3
 8013b8a:	011b      	lsls	r3, r3, #4
 8013b8c:	3332      	adds	r3, #50	; 0x32
 8013b8e:	4a72      	ldr	r2, [pc, #456]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013b90:	fba2 2303 	umull	r2, r3, r2, r3
 8013b94:	095b      	lsrs	r3, r3, #5
 8013b96:	f003 020f 	and.w	r2, r3, #15
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	4442      	add	r2, r8
 8013ba0:	609a      	str	r2, [r3, #8]
 8013ba2:	e0d0      	b.n	8013d46 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8013ba4:	f7fd fb5e 	bl	8011264 <HAL_RCC_GetPCLK1Freq>
 8013ba8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	469a      	mov	sl, r3
 8013bae:	f04f 0b00 	mov.w	fp, #0
 8013bb2:	46d0      	mov	r8, sl
 8013bb4:	46d9      	mov	r9, fp
 8013bb6:	eb18 0308 	adds.w	r3, r8, r8
 8013bba:	eb49 0409 	adc.w	r4, r9, r9
 8013bbe:	4698      	mov	r8, r3
 8013bc0:	46a1      	mov	r9, r4
 8013bc2:	eb18 080a 	adds.w	r8, r8, sl
 8013bc6:	eb49 090b 	adc.w	r9, r9, fp
 8013bca:	f04f 0100 	mov.w	r1, #0
 8013bce:	f04f 0200 	mov.w	r2, #0
 8013bd2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013bd6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013bda:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013bde:	4688      	mov	r8, r1
 8013be0:	4691      	mov	r9, r2
 8013be2:	eb1a 0508 	adds.w	r5, sl, r8
 8013be6:	eb4b 0609 	adc.w	r6, fp, r9
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	685b      	ldr	r3, [r3, #4]
 8013bee:	4619      	mov	r1, r3
 8013bf0:	f04f 0200 	mov.w	r2, #0
 8013bf4:	f04f 0300 	mov.w	r3, #0
 8013bf8:	f04f 0400 	mov.w	r4, #0
 8013bfc:	0094      	lsls	r4, r2, #2
 8013bfe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013c02:	008b      	lsls	r3, r1, #2
 8013c04:	461a      	mov	r2, r3
 8013c06:	4623      	mov	r3, r4
 8013c08:	4628      	mov	r0, r5
 8013c0a:	4631      	mov	r1, r6
 8013c0c:	f7f4 ff54 	bl	8008ab8 <__aeabi_uldivmod>
 8013c10:	4603      	mov	r3, r0
 8013c12:	460c      	mov	r4, r1
 8013c14:	461a      	mov	r2, r3
 8013c16:	4b50      	ldr	r3, [pc, #320]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013c18:	fba3 2302 	umull	r2, r3, r3, r2
 8013c1c:	095b      	lsrs	r3, r3, #5
 8013c1e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013c22:	68bb      	ldr	r3, [r7, #8]
 8013c24:	469b      	mov	fp, r3
 8013c26:	f04f 0c00 	mov.w	ip, #0
 8013c2a:	46d9      	mov	r9, fp
 8013c2c:	46e2      	mov	sl, ip
 8013c2e:	eb19 0309 	adds.w	r3, r9, r9
 8013c32:	eb4a 040a 	adc.w	r4, sl, sl
 8013c36:	4699      	mov	r9, r3
 8013c38:	46a2      	mov	sl, r4
 8013c3a:	eb19 090b 	adds.w	r9, r9, fp
 8013c3e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013c42:	f04f 0100 	mov.w	r1, #0
 8013c46:	f04f 0200 	mov.w	r2, #0
 8013c4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013c4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013c52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013c56:	4689      	mov	r9, r1
 8013c58:	4692      	mov	sl, r2
 8013c5a:	eb1b 0509 	adds.w	r5, fp, r9
 8013c5e:	eb4c 060a 	adc.w	r6, ip, sl
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	685b      	ldr	r3, [r3, #4]
 8013c66:	4619      	mov	r1, r3
 8013c68:	f04f 0200 	mov.w	r2, #0
 8013c6c:	f04f 0300 	mov.w	r3, #0
 8013c70:	f04f 0400 	mov.w	r4, #0
 8013c74:	0094      	lsls	r4, r2, #2
 8013c76:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013c7a:	008b      	lsls	r3, r1, #2
 8013c7c:	461a      	mov	r2, r3
 8013c7e:	4623      	mov	r3, r4
 8013c80:	4628      	mov	r0, r5
 8013c82:	4631      	mov	r1, r6
 8013c84:	f7f4 ff18 	bl	8008ab8 <__aeabi_uldivmod>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	460c      	mov	r4, r1
 8013c8c:	461a      	mov	r2, r3
 8013c8e:	4b32      	ldr	r3, [pc, #200]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013c90:	fba3 1302 	umull	r1, r3, r3, r2
 8013c94:	095b      	lsrs	r3, r3, #5
 8013c96:	2164      	movs	r1, #100	; 0x64
 8013c98:	fb01 f303 	mul.w	r3, r1, r3
 8013c9c:	1ad3      	subs	r3, r2, r3
 8013c9e:	011b      	lsls	r3, r3, #4
 8013ca0:	3332      	adds	r3, #50	; 0x32
 8013ca2:	4a2d      	ldr	r2, [pc, #180]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8013ca8:	095b      	lsrs	r3, r3, #5
 8013caa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013cae:	4498      	add	r8, r3
 8013cb0:	68bb      	ldr	r3, [r7, #8]
 8013cb2:	469b      	mov	fp, r3
 8013cb4:	f04f 0c00 	mov.w	ip, #0
 8013cb8:	46d9      	mov	r9, fp
 8013cba:	46e2      	mov	sl, ip
 8013cbc:	eb19 0309 	adds.w	r3, r9, r9
 8013cc0:	eb4a 040a 	adc.w	r4, sl, sl
 8013cc4:	4699      	mov	r9, r3
 8013cc6:	46a2      	mov	sl, r4
 8013cc8:	eb19 090b 	adds.w	r9, r9, fp
 8013ccc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013cd0:	f04f 0100 	mov.w	r1, #0
 8013cd4:	f04f 0200 	mov.w	r2, #0
 8013cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013cdc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013ce0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013ce4:	4689      	mov	r9, r1
 8013ce6:	4692      	mov	sl, r2
 8013ce8:	eb1b 0509 	adds.w	r5, fp, r9
 8013cec:	eb4c 060a 	adc.w	r6, ip, sl
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	685b      	ldr	r3, [r3, #4]
 8013cf4:	4619      	mov	r1, r3
 8013cf6:	f04f 0200 	mov.w	r2, #0
 8013cfa:	f04f 0300 	mov.w	r3, #0
 8013cfe:	f04f 0400 	mov.w	r4, #0
 8013d02:	0094      	lsls	r4, r2, #2
 8013d04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013d08:	008b      	lsls	r3, r1, #2
 8013d0a:	461a      	mov	r2, r3
 8013d0c:	4623      	mov	r3, r4
 8013d0e:	4628      	mov	r0, r5
 8013d10:	4631      	mov	r1, r6
 8013d12:	f7f4 fed1 	bl	8008ab8 <__aeabi_uldivmod>
 8013d16:	4603      	mov	r3, r0
 8013d18:	460c      	mov	r4, r1
 8013d1a:	461a      	mov	r2, r3
 8013d1c:	4b0e      	ldr	r3, [pc, #56]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013d1e:	fba3 1302 	umull	r1, r3, r3, r2
 8013d22:	095b      	lsrs	r3, r3, #5
 8013d24:	2164      	movs	r1, #100	; 0x64
 8013d26:	fb01 f303 	mul.w	r3, r1, r3
 8013d2a:	1ad3      	subs	r3, r2, r3
 8013d2c:	011b      	lsls	r3, r3, #4
 8013d2e:	3332      	adds	r3, #50	; 0x32
 8013d30:	4a09      	ldr	r2, [pc, #36]	; (8013d58 <UART_SetConfig+0x6f4>)
 8013d32:	fba2 2303 	umull	r2, r3, r2, r3
 8013d36:	095b      	lsrs	r3, r3, #5
 8013d38:	f003 020f 	and.w	r2, r3, #15
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	4442      	add	r2, r8
 8013d42:	609a      	str	r2, [r3, #8]
}
 8013d44:	e7ff      	b.n	8013d46 <UART_SetConfig+0x6e2>
 8013d46:	bf00      	nop
 8013d48:	3714      	adds	r7, #20
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d50:	40011000 	.word	0x40011000
 8013d54:	40011400 	.word	0x40011400
 8013d58:	51eb851f 	.word	0x51eb851f

08013d5c <round>:
 8013d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d5e:	ec57 6b10 	vmov	r6, r7, d0
 8013d62:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8013d66:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013d6a:	2c13      	cmp	r4, #19
 8013d6c:	463b      	mov	r3, r7
 8013d6e:	463d      	mov	r5, r7
 8013d70:	dc17      	bgt.n	8013da2 <round+0x46>
 8013d72:	2c00      	cmp	r4, #0
 8013d74:	da09      	bge.n	8013d8a <round+0x2e>
 8013d76:	3401      	adds	r4, #1
 8013d78:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013d7c:	d103      	bne.n	8013d86 <round+0x2a>
 8013d7e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013d82:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013d86:	2100      	movs	r1, #0
 8013d88:	e02c      	b.n	8013de4 <round+0x88>
 8013d8a:	4a18      	ldr	r2, [pc, #96]	; (8013dec <round+0x90>)
 8013d8c:	4122      	asrs	r2, r4
 8013d8e:	4217      	tst	r7, r2
 8013d90:	d100      	bne.n	8013d94 <round+0x38>
 8013d92:	b19e      	cbz	r6, 8013dbc <round+0x60>
 8013d94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013d98:	4123      	asrs	r3, r4
 8013d9a:	442b      	add	r3, r5
 8013d9c:	ea23 0302 	bic.w	r3, r3, r2
 8013da0:	e7f1      	b.n	8013d86 <round+0x2a>
 8013da2:	2c33      	cmp	r4, #51	; 0x33
 8013da4:	dd0d      	ble.n	8013dc2 <round+0x66>
 8013da6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013daa:	d107      	bne.n	8013dbc <round+0x60>
 8013dac:	4630      	mov	r0, r6
 8013dae:	4639      	mov	r1, r7
 8013db0:	ee10 2a10 	vmov	r2, s0
 8013db4:	f7f4 f9a2 	bl	80080fc <__adddf3>
 8013db8:	4606      	mov	r6, r0
 8013dba:	460f      	mov	r7, r1
 8013dbc:	ec47 6b10 	vmov	d0, r6, r7
 8013dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dc2:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8013dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8013dca:	40d0      	lsrs	r0, r2
 8013dcc:	4206      	tst	r6, r0
 8013dce:	d0f5      	beq.n	8013dbc <round+0x60>
 8013dd0:	2201      	movs	r2, #1
 8013dd2:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8013dd6:	fa02 f404 	lsl.w	r4, r2, r4
 8013dda:	1931      	adds	r1, r6, r4
 8013ddc:	bf28      	it	cs
 8013dde:	189b      	addcs	r3, r3, r2
 8013de0:	ea21 0100 	bic.w	r1, r1, r0
 8013de4:	461f      	mov	r7, r3
 8013de6:	460e      	mov	r6, r1
 8013de8:	e7e8      	b.n	8013dbc <round+0x60>
 8013dea:	bf00      	nop
 8013dec:	000fffff 	.word	0x000fffff

08013df0 <__errno>:
 8013df0:	4b01      	ldr	r3, [pc, #4]	; (8013df8 <__errno+0x8>)
 8013df2:	6818      	ldr	r0, [r3, #0]
 8013df4:	4770      	bx	lr
 8013df6:	bf00      	nop
 8013df8:	20000d00 	.word	0x20000d00

08013dfc <__libc_init_array>:
 8013dfc:	b570      	push	{r4, r5, r6, lr}
 8013dfe:	4e0d      	ldr	r6, [pc, #52]	; (8013e34 <__libc_init_array+0x38>)
 8013e00:	4c0d      	ldr	r4, [pc, #52]	; (8013e38 <__libc_init_array+0x3c>)
 8013e02:	1ba4      	subs	r4, r4, r6
 8013e04:	10a4      	asrs	r4, r4, #2
 8013e06:	2500      	movs	r5, #0
 8013e08:	42a5      	cmp	r5, r4
 8013e0a:	d109      	bne.n	8013e20 <__libc_init_array+0x24>
 8013e0c:	4e0b      	ldr	r6, [pc, #44]	; (8013e3c <__libc_init_array+0x40>)
 8013e0e:	4c0c      	ldr	r4, [pc, #48]	; (8013e40 <__libc_init_array+0x44>)
 8013e10:	f002 fbae 	bl	8016570 <_init>
 8013e14:	1ba4      	subs	r4, r4, r6
 8013e16:	10a4      	asrs	r4, r4, #2
 8013e18:	2500      	movs	r5, #0
 8013e1a:	42a5      	cmp	r5, r4
 8013e1c:	d105      	bne.n	8013e2a <__libc_init_array+0x2e>
 8013e1e:	bd70      	pop	{r4, r5, r6, pc}
 8013e20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013e24:	4798      	blx	r3
 8013e26:	3501      	adds	r5, #1
 8013e28:	e7ee      	b.n	8013e08 <__libc_init_array+0xc>
 8013e2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013e2e:	4798      	blx	r3
 8013e30:	3501      	adds	r5, #1
 8013e32:	e7f2      	b.n	8013e1a <__libc_init_array+0x1e>
 8013e34:	080169c8 	.word	0x080169c8
 8013e38:	080169c8 	.word	0x080169c8
 8013e3c:	080169c8 	.word	0x080169c8
 8013e40:	080169cc 	.word	0x080169cc

08013e44 <memcpy>:
 8013e44:	b510      	push	{r4, lr}
 8013e46:	1e43      	subs	r3, r0, #1
 8013e48:	440a      	add	r2, r1
 8013e4a:	4291      	cmp	r1, r2
 8013e4c:	d100      	bne.n	8013e50 <memcpy+0xc>
 8013e4e:	bd10      	pop	{r4, pc}
 8013e50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013e54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013e58:	e7f7      	b.n	8013e4a <memcpy+0x6>

08013e5a <memset>:
 8013e5a:	4402      	add	r2, r0
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	4293      	cmp	r3, r2
 8013e60:	d100      	bne.n	8013e64 <memset+0xa>
 8013e62:	4770      	bx	lr
 8013e64:	f803 1b01 	strb.w	r1, [r3], #1
 8013e68:	e7f9      	b.n	8013e5e <memset+0x4>

08013e6a <__cvt>:
 8013e6a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013e6e:	ec55 4b10 	vmov	r4, r5, d0
 8013e72:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013e74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013e78:	2d00      	cmp	r5, #0
 8013e7a:	460e      	mov	r6, r1
 8013e7c:	4691      	mov	r9, r2
 8013e7e:	4619      	mov	r1, r3
 8013e80:	bfb8      	it	lt
 8013e82:	4622      	movlt	r2, r4
 8013e84:	462b      	mov	r3, r5
 8013e86:	f027 0720 	bic.w	r7, r7, #32
 8013e8a:	bfbb      	ittet	lt
 8013e8c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013e90:	461d      	movlt	r5, r3
 8013e92:	2300      	movge	r3, #0
 8013e94:	232d      	movlt	r3, #45	; 0x2d
 8013e96:	bfb8      	it	lt
 8013e98:	4614      	movlt	r4, r2
 8013e9a:	2f46      	cmp	r7, #70	; 0x46
 8013e9c:	700b      	strb	r3, [r1, #0]
 8013e9e:	d004      	beq.n	8013eaa <__cvt+0x40>
 8013ea0:	2f45      	cmp	r7, #69	; 0x45
 8013ea2:	d100      	bne.n	8013ea6 <__cvt+0x3c>
 8013ea4:	3601      	adds	r6, #1
 8013ea6:	2102      	movs	r1, #2
 8013ea8:	e000      	b.n	8013eac <__cvt+0x42>
 8013eaa:	2103      	movs	r1, #3
 8013eac:	ab03      	add	r3, sp, #12
 8013eae:	9301      	str	r3, [sp, #4]
 8013eb0:	ab02      	add	r3, sp, #8
 8013eb2:	9300      	str	r3, [sp, #0]
 8013eb4:	4632      	mov	r2, r6
 8013eb6:	4653      	mov	r3, sl
 8013eb8:	ec45 4b10 	vmov	d0, r4, r5
 8013ebc:	f000 fdfc 	bl	8014ab8 <_dtoa_r>
 8013ec0:	2f47      	cmp	r7, #71	; 0x47
 8013ec2:	4680      	mov	r8, r0
 8013ec4:	d102      	bne.n	8013ecc <__cvt+0x62>
 8013ec6:	f019 0f01 	tst.w	r9, #1
 8013eca:	d026      	beq.n	8013f1a <__cvt+0xb0>
 8013ecc:	2f46      	cmp	r7, #70	; 0x46
 8013ece:	eb08 0906 	add.w	r9, r8, r6
 8013ed2:	d111      	bne.n	8013ef8 <__cvt+0x8e>
 8013ed4:	f898 3000 	ldrb.w	r3, [r8]
 8013ed8:	2b30      	cmp	r3, #48	; 0x30
 8013eda:	d10a      	bne.n	8013ef2 <__cvt+0x88>
 8013edc:	2200      	movs	r2, #0
 8013ede:	2300      	movs	r3, #0
 8013ee0:	4620      	mov	r0, r4
 8013ee2:	4629      	mov	r1, r5
 8013ee4:	f7f4 fd28 	bl	8008938 <__aeabi_dcmpeq>
 8013ee8:	b918      	cbnz	r0, 8013ef2 <__cvt+0x88>
 8013eea:	f1c6 0601 	rsb	r6, r6, #1
 8013eee:	f8ca 6000 	str.w	r6, [sl]
 8013ef2:	f8da 3000 	ldr.w	r3, [sl]
 8013ef6:	4499      	add	r9, r3
 8013ef8:	2200      	movs	r2, #0
 8013efa:	2300      	movs	r3, #0
 8013efc:	4620      	mov	r0, r4
 8013efe:	4629      	mov	r1, r5
 8013f00:	f7f4 fd1a 	bl	8008938 <__aeabi_dcmpeq>
 8013f04:	b938      	cbnz	r0, 8013f16 <__cvt+0xac>
 8013f06:	2230      	movs	r2, #48	; 0x30
 8013f08:	9b03      	ldr	r3, [sp, #12]
 8013f0a:	454b      	cmp	r3, r9
 8013f0c:	d205      	bcs.n	8013f1a <__cvt+0xb0>
 8013f0e:	1c59      	adds	r1, r3, #1
 8013f10:	9103      	str	r1, [sp, #12]
 8013f12:	701a      	strb	r2, [r3, #0]
 8013f14:	e7f8      	b.n	8013f08 <__cvt+0x9e>
 8013f16:	f8cd 900c 	str.w	r9, [sp, #12]
 8013f1a:	9b03      	ldr	r3, [sp, #12]
 8013f1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013f1e:	eba3 0308 	sub.w	r3, r3, r8
 8013f22:	4640      	mov	r0, r8
 8013f24:	6013      	str	r3, [r2, #0]
 8013f26:	b004      	add	sp, #16
 8013f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013f2c <__exponent>:
 8013f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013f2e:	2900      	cmp	r1, #0
 8013f30:	4604      	mov	r4, r0
 8013f32:	bfba      	itte	lt
 8013f34:	4249      	neglt	r1, r1
 8013f36:	232d      	movlt	r3, #45	; 0x2d
 8013f38:	232b      	movge	r3, #43	; 0x2b
 8013f3a:	2909      	cmp	r1, #9
 8013f3c:	f804 2b02 	strb.w	r2, [r4], #2
 8013f40:	7043      	strb	r3, [r0, #1]
 8013f42:	dd20      	ble.n	8013f86 <__exponent+0x5a>
 8013f44:	f10d 0307 	add.w	r3, sp, #7
 8013f48:	461f      	mov	r7, r3
 8013f4a:	260a      	movs	r6, #10
 8013f4c:	fb91 f5f6 	sdiv	r5, r1, r6
 8013f50:	fb06 1115 	mls	r1, r6, r5, r1
 8013f54:	3130      	adds	r1, #48	; 0x30
 8013f56:	2d09      	cmp	r5, #9
 8013f58:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013f5c:	f103 32ff 	add.w	r2, r3, #4294967295
 8013f60:	4629      	mov	r1, r5
 8013f62:	dc09      	bgt.n	8013f78 <__exponent+0x4c>
 8013f64:	3130      	adds	r1, #48	; 0x30
 8013f66:	3b02      	subs	r3, #2
 8013f68:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013f6c:	42bb      	cmp	r3, r7
 8013f6e:	4622      	mov	r2, r4
 8013f70:	d304      	bcc.n	8013f7c <__exponent+0x50>
 8013f72:	1a10      	subs	r0, r2, r0
 8013f74:	b003      	add	sp, #12
 8013f76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f78:	4613      	mov	r3, r2
 8013f7a:	e7e7      	b.n	8013f4c <__exponent+0x20>
 8013f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f80:	f804 2b01 	strb.w	r2, [r4], #1
 8013f84:	e7f2      	b.n	8013f6c <__exponent+0x40>
 8013f86:	2330      	movs	r3, #48	; 0x30
 8013f88:	4419      	add	r1, r3
 8013f8a:	7083      	strb	r3, [r0, #2]
 8013f8c:	1d02      	adds	r2, r0, #4
 8013f8e:	70c1      	strb	r1, [r0, #3]
 8013f90:	e7ef      	b.n	8013f72 <__exponent+0x46>
	...

08013f94 <_printf_float>:
 8013f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f98:	b08d      	sub	sp, #52	; 0x34
 8013f9a:	460c      	mov	r4, r1
 8013f9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8013fa0:	4616      	mov	r6, r2
 8013fa2:	461f      	mov	r7, r3
 8013fa4:	4605      	mov	r5, r0
 8013fa6:	f001 fcb9 	bl	801591c <_localeconv_r>
 8013faa:	6803      	ldr	r3, [r0, #0]
 8013fac:	9304      	str	r3, [sp, #16]
 8013fae:	4618      	mov	r0, r3
 8013fb0:	f7f4 f846 	bl	8008040 <strlen>
 8013fb4:	2300      	movs	r3, #0
 8013fb6:	930a      	str	r3, [sp, #40]	; 0x28
 8013fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8013fbc:	9005      	str	r0, [sp, #20]
 8013fbe:	3307      	adds	r3, #7
 8013fc0:	f023 0307 	bic.w	r3, r3, #7
 8013fc4:	f103 0208 	add.w	r2, r3, #8
 8013fc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013fcc:	f8d4 b000 	ldr.w	fp, [r4]
 8013fd0:	f8c8 2000 	str.w	r2, [r8]
 8013fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013fdc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013fe0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013fe4:	9307      	str	r3, [sp, #28]
 8013fe6:	f8cd 8018 	str.w	r8, [sp, #24]
 8013fea:	f04f 32ff 	mov.w	r2, #4294967295
 8013fee:	4ba7      	ldr	r3, [pc, #668]	; (801428c <_printf_float+0x2f8>)
 8013ff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013ff4:	f7f4 fcd2 	bl	800899c <__aeabi_dcmpun>
 8013ff8:	bb70      	cbnz	r0, 8014058 <_printf_float+0xc4>
 8013ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8013ffe:	4ba3      	ldr	r3, [pc, #652]	; (801428c <_printf_float+0x2f8>)
 8014000:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014004:	f7f4 fcac 	bl	8008960 <__aeabi_dcmple>
 8014008:	bb30      	cbnz	r0, 8014058 <_printf_float+0xc4>
 801400a:	2200      	movs	r2, #0
 801400c:	2300      	movs	r3, #0
 801400e:	4640      	mov	r0, r8
 8014010:	4649      	mov	r1, r9
 8014012:	f7f4 fc9b 	bl	800894c <__aeabi_dcmplt>
 8014016:	b110      	cbz	r0, 801401e <_printf_float+0x8a>
 8014018:	232d      	movs	r3, #45	; 0x2d
 801401a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801401e:	4a9c      	ldr	r2, [pc, #624]	; (8014290 <_printf_float+0x2fc>)
 8014020:	4b9c      	ldr	r3, [pc, #624]	; (8014294 <_printf_float+0x300>)
 8014022:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014026:	bf8c      	ite	hi
 8014028:	4690      	movhi	r8, r2
 801402a:	4698      	movls	r8, r3
 801402c:	2303      	movs	r3, #3
 801402e:	f02b 0204 	bic.w	r2, fp, #4
 8014032:	6123      	str	r3, [r4, #16]
 8014034:	6022      	str	r2, [r4, #0]
 8014036:	f04f 0900 	mov.w	r9, #0
 801403a:	9700      	str	r7, [sp, #0]
 801403c:	4633      	mov	r3, r6
 801403e:	aa0b      	add	r2, sp, #44	; 0x2c
 8014040:	4621      	mov	r1, r4
 8014042:	4628      	mov	r0, r5
 8014044:	f000 f9e6 	bl	8014414 <_printf_common>
 8014048:	3001      	adds	r0, #1
 801404a:	f040 808d 	bne.w	8014168 <_printf_float+0x1d4>
 801404e:	f04f 30ff 	mov.w	r0, #4294967295
 8014052:	b00d      	add	sp, #52	; 0x34
 8014054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014058:	4642      	mov	r2, r8
 801405a:	464b      	mov	r3, r9
 801405c:	4640      	mov	r0, r8
 801405e:	4649      	mov	r1, r9
 8014060:	f7f4 fc9c 	bl	800899c <__aeabi_dcmpun>
 8014064:	b110      	cbz	r0, 801406c <_printf_float+0xd8>
 8014066:	4a8c      	ldr	r2, [pc, #560]	; (8014298 <_printf_float+0x304>)
 8014068:	4b8c      	ldr	r3, [pc, #560]	; (801429c <_printf_float+0x308>)
 801406a:	e7da      	b.n	8014022 <_printf_float+0x8e>
 801406c:	6861      	ldr	r1, [r4, #4]
 801406e:	1c4b      	adds	r3, r1, #1
 8014070:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014074:	a80a      	add	r0, sp, #40	; 0x28
 8014076:	d13e      	bne.n	80140f6 <_printf_float+0x162>
 8014078:	2306      	movs	r3, #6
 801407a:	6063      	str	r3, [r4, #4]
 801407c:	2300      	movs	r3, #0
 801407e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014082:	ab09      	add	r3, sp, #36	; 0x24
 8014084:	9300      	str	r3, [sp, #0]
 8014086:	ec49 8b10 	vmov	d0, r8, r9
 801408a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801408e:	6022      	str	r2, [r4, #0]
 8014090:	f8cd a004 	str.w	sl, [sp, #4]
 8014094:	6861      	ldr	r1, [r4, #4]
 8014096:	4628      	mov	r0, r5
 8014098:	f7ff fee7 	bl	8013e6a <__cvt>
 801409c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80140a0:	2b47      	cmp	r3, #71	; 0x47
 80140a2:	4680      	mov	r8, r0
 80140a4:	d109      	bne.n	80140ba <_printf_float+0x126>
 80140a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140a8:	1cd8      	adds	r0, r3, #3
 80140aa:	db02      	blt.n	80140b2 <_printf_float+0x11e>
 80140ac:	6862      	ldr	r2, [r4, #4]
 80140ae:	4293      	cmp	r3, r2
 80140b0:	dd47      	ble.n	8014142 <_printf_float+0x1ae>
 80140b2:	f1aa 0a02 	sub.w	sl, sl, #2
 80140b6:	fa5f fa8a 	uxtb.w	sl, sl
 80140ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80140be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80140c0:	d824      	bhi.n	801410c <_printf_float+0x178>
 80140c2:	3901      	subs	r1, #1
 80140c4:	4652      	mov	r2, sl
 80140c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80140ca:	9109      	str	r1, [sp, #36]	; 0x24
 80140cc:	f7ff ff2e 	bl	8013f2c <__exponent>
 80140d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140d2:	1813      	adds	r3, r2, r0
 80140d4:	2a01      	cmp	r2, #1
 80140d6:	4681      	mov	r9, r0
 80140d8:	6123      	str	r3, [r4, #16]
 80140da:	dc02      	bgt.n	80140e2 <_printf_float+0x14e>
 80140dc:	6822      	ldr	r2, [r4, #0]
 80140de:	07d1      	lsls	r1, r2, #31
 80140e0:	d501      	bpl.n	80140e6 <_printf_float+0x152>
 80140e2:	3301      	adds	r3, #1
 80140e4:	6123      	str	r3, [r4, #16]
 80140e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d0a5      	beq.n	801403a <_printf_float+0xa6>
 80140ee:	232d      	movs	r3, #45	; 0x2d
 80140f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80140f4:	e7a1      	b.n	801403a <_printf_float+0xa6>
 80140f6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80140fa:	f000 8177 	beq.w	80143ec <_printf_float+0x458>
 80140fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014102:	d1bb      	bne.n	801407c <_printf_float+0xe8>
 8014104:	2900      	cmp	r1, #0
 8014106:	d1b9      	bne.n	801407c <_printf_float+0xe8>
 8014108:	2301      	movs	r3, #1
 801410a:	e7b6      	b.n	801407a <_printf_float+0xe6>
 801410c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014110:	d119      	bne.n	8014146 <_printf_float+0x1b2>
 8014112:	2900      	cmp	r1, #0
 8014114:	6863      	ldr	r3, [r4, #4]
 8014116:	dd0c      	ble.n	8014132 <_printf_float+0x19e>
 8014118:	6121      	str	r1, [r4, #16]
 801411a:	b913      	cbnz	r3, 8014122 <_printf_float+0x18e>
 801411c:	6822      	ldr	r2, [r4, #0]
 801411e:	07d2      	lsls	r2, r2, #31
 8014120:	d502      	bpl.n	8014128 <_printf_float+0x194>
 8014122:	3301      	adds	r3, #1
 8014124:	440b      	add	r3, r1
 8014126:	6123      	str	r3, [r4, #16]
 8014128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801412a:	65a3      	str	r3, [r4, #88]	; 0x58
 801412c:	f04f 0900 	mov.w	r9, #0
 8014130:	e7d9      	b.n	80140e6 <_printf_float+0x152>
 8014132:	b913      	cbnz	r3, 801413a <_printf_float+0x1a6>
 8014134:	6822      	ldr	r2, [r4, #0]
 8014136:	07d0      	lsls	r0, r2, #31
 8014138:	d501      	bpl.n	801413e <_printf_float+0x1aa>
 801413a:	3302      	adds	r3, #2
 801413c:	e7f3      	b.n	8014126 <_printf_float+0x192>
 801413e:	2301      	movs	r3, #1
 8014140:	e7f1      	b.n	8014126 <_printf_float+0x192>
 8014142:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8014146:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801414a:	4293      	cmp	r3, r2
 801414c:	db05      	blt.n	801415a <_printf_float+0x1c6>
 801414e:	6822      	ldr	r2, [r4, #0]
 8014150:	6123      	str	r3, [r4, #16]
 8014152:	07d1      	lsls	r1, r2, #31
 8014154:	d5e8      	bpl.n	8014128 <_printf_float+0x194>
 8014156:	3301      	adds	r3, #1
 8014158:	e7e5      	b.n	8014126 <_printf_float+0x192>
 801415a:	2b00      	cmp	r3, #0
 801415c:	bfd4      	ite	le
 801415e:	f1c3 0302 	rsble	r3, r3, #2
 8014162:	2301      	movgt	r3, #1
 8014164:	4413      	add	r3, r2
 8014166:	e7de      	b.n	8014126 <_printf_float+0x192>
 8014168:	6823      	ldr	r3, [r4, #0]
 801416a:	055a      	lsls	r2, r3, #21
 801416c:	d407      	bmi.n	801417e <_printf_float+0x1ea>
 801416e:	6923      	ldr	r3, [r4, #16]
 8014170:	4642      	mov	r2, r8
 8014172:	4631      	mov	r1, r6
 8014174:	4628      	mov	r0, r5
 8014176:	47b8      	blx	r7
 8014178:	3001      	adds	r0, #1
 801417a:	d12b      	bne.n	80141d4 <_printf_float+0x240>
 801417c:	e767      	b.n	801404e <_printf_float+0xba>
 801417e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014182:	f240 80dc 	bls.w	801433e <_printf_float+0x3aa>
 8014186:	2200      	movs	r2, #0
 8014188:	2300      	movs	r3, #0
 801418a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801418e:	f7f4 fbd3 	bl	8008938 <__aeabi_dcmpeq>
 8014192:	2800      	cmp	r0, #0
 8014194:	d033      	beq.n	80141fe <_printf_float+0x26a>
 8014196:	2301      	movs	r3, #1
 8014198:	4a41      	ldr	r2, [pc, #260]	; (80142a0 <_printf_float+0x30c>)
 801419a:	4631      	mov	r1, r6
 801419c:	4628      	mov	r0, r5
 801419e:	47b8      	blx	r7
 80141a0:	3001      	adds	r0, #1
 80141a2:	f43f af54 	beq.w	801404e <_printf_float+0xba>
 80141a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80141aa:	429a      	cmp	r2, r3
 80141ac:	db02      	blt.n	80141b4 <_printf_float+0x220>
 80141ae:	6823      	ldr	r3, [r4, #0]
 80141b0:	07d8      	lsls	r0, r3, #31
 80141b2:	d50f      	bpl.n	80141d4 <_printf_float+0x240>
 80141b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80141b8:	4631      	mov	r1, r6
 80141ba:	4628      	mov	r0, r5
 80141bc:	47b8      	blx	r7
 80141be:	3001      	adds	r0, #1
 80141c0:	f43f af45 	beq.w	801404e <_printf_float+0xba>
 80141c4:	f04f 0800 	mov.w	r8, #0
 80141c8:	f104 091a 	add.w	r9, r4, #26
 80141cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80141ce:	3b01      	subs	r3, #1
 80141d0:	4543      	cmp	r3, r8
 80141d2:	dc09      	bgt.n	80141e8 <_printf_float+0x254>
 80141d4:	6823      	ldr	r3, [r4, #0]
 80141d6:	079b      	lsls	r3, r3, #30
 80141d8:	f100 8103 	bmi.w	80143e2 <_printf_float+0x44e>
 80141dc:	68e0      	ldr	r0, [r4, #12]
 80141de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80141e0:	4298      	cmp	r0, r3
 80141e2:	bfb8      	it	lt
 80141e4:	4618      	movlt	r0, r3
 80141e6:	e734      	b.n	8014052 <_printf_float+0xbe>
 80141e8:	2301      	movs	r3, #1
 80141ea:	464a      	mov	r2, r9
 80141ec:	4631      	mov	r1, r6
 80141ee:	4628      	mov	r0, r5
 80141f0:	47b8      	blx	r7
 80141f2:	3001      	adds	r0, #1
 80141f4:	f43f af2b 	beq.w	801404e <_printf_float+0xba>
 80141f8:	f108 0801 	add.w	r8, r8, #1
 80141fc:	e7e6      	b.n	80141cc <_printf_float+0x238>
 80141fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014200:	2b00      	cmp	r3, #0
 8014202:	dc2b      	bgt.n	801425c <_printf_float+0x2c8>
 8014204:	2301      	movs	r3, #1
 8014206:	4a26      	ldr	r2, [pc, #152]	; (80142a0 <_printf_float+0x30c>)
 8014208:	4631      	mov	r1, r6
 801420a:	4628      	mov	r0, r5
 801420c:	47b8      	blx	r7
 801420e:	3001      	adds	r0, #1
 8014210:	f43f af1d 	beq.w	801404e <_printf_float+0xba>
 8014214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014216:	b923      	cbnz	r3, 8014222 <_printf_float+0x28e>
 8014218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801421a:	b913      	cbnz	r3, 8014222 <_printf_float+0x28e>
 801421c:	6823      	ldr	r3, [r4, #0]
 801421e:	07d9      	lsls	r1, r3, #31
 8014220:	d5d8      	bpl.n	80141d4 <_printf_float+0x240>
 8014222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014226:	4631      	mov	r1, r6
 8014228:	4628      	mov	r0, r5
 801422a:	47b8      	blx	r7
 801422c:	3001      	adds	r0, #1
 801422e:	f43f af0e 	beq.w	801404e <_printf_float+0xba>
 8014232:	f04f 0900 	mov.w	r9, #0
 8014236:	f104 0a1a 	add.w	sl, r4, #26
 801423a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801423c:	425b      	negs	r3, r3
 801423e:	454b      	cmp	r3, r9
 8014240:	dc01      	bgt.n	8014246 <_printf_float+0x2b2>
 8014242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014244:	e794      	b.n	8014170 <_printf_float+0x1dc>
 8014246:	2301      	movs	r3, #1
 8014248:	4652      	mov	r2, sl
 801424a:	4631      	mov	r1, r6
 801424c:	4628      	mov	r0, r5
 801424e:	47b8      	blx	r7
 8014250:	3001      	adds	r0, #1
 8014252:	f43f aefc 	beq.w	801404e <_printf_float+0xba>
 8014256:	f109 0901 	add.w	r9, r9, #1
 801425a:	e7ee      	b.n	801423a <_printf_float+0x2a6>
 801425c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801425e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014260:	429a      	cmp	r2, r3
 8014262:	bfa8      	it	ge
 8014264:	461a      	movge	r2, r3
 8014266:	2a00      	cmp	r2, #0
 8014268:	4691      	mov	r9, r2
 801426a:	dd07      	ble.n	801427c <_printf_float+0x2e8>
 801426c:	4613      	mov	r3, r2
 801426e:	4631      	mov	r1, r6
 8014270:	4642      	mov	r2, r8
 8014272:	4628      	mov	r0, r5
 8014274:	47b8      	blx	r7
 8014276:	3001      	adds	r0, #1
 8014278:	f43f aee9 	beq.w	801404e <_printf_float+0xba>
 801427c:	f104 031a 	add.w	r3, r4, #26
 8014280:	f04f 0b00 	mov.w	fp, #0
 8014284:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014288:	9306      	str	r3, [sp, #24]
 801428a:	e015      	b.n	80142b8 <_printf_float+0x324>
 801428c:	7fefffff 	.word	0x7fefffff
 8014290:	08016708 	.word	0x08016708
 8014294:	08016704 	.word	0x08016704
 8014298:	08016710 	.word	0x08016710
 801429c:	0801670c 	.word	0x0801670c
 80142a0:	08016714 	.word	0x08016714
 80142a4:	2301      	movs	r3, #1
 80142a6:	9a06      	ldr	r2, [sp, #24]
 80142a8:	4631      	mov	r1, r6
 80142aa:	4628      	mov	r0, r5
 80142ac:	47b8      	blx	r7
 80142ae:	3001      	adds	r0, #1
 80142b0:	f43f aecd 	beq.w	801404e <_printf_float+0xba>
 80142b4:	f10b 0b01 	add.w	fp, fp, #1
 80142b8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80142bc:	ebaa 0309 	sub.w	r3, sl, r9
 80142c0:	455b      	cmp	r3, fp
 80142c2:	dcef      	bgt.n	80142a4 <_printf_float+0x310>
 80142c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142c8:	429a      	cmp	r2, r3
 80142ca:	44d0      	add	r8, sl
 80142cc:	db15      	blt.n	80142fa <_printf_float+0x366>
 80142ce:	6823      	ldr	r3, [r4, #0]
 80142d0:	07da      	lsls	r2, r3, #31
 80142d2:	d412      	bmi.n	80142fa <_printf_float+0x366>
 80142d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80142d8:	eba3 020a 	sub.w	r2, r3, sl
 80142dc:	eba3 0a01 	sub.w	sl, r3, r1
 80142e0:	4592      	cmp	sl, r2
 80142e2:	bfa8      	it	ge
 80142e4:	4692      	movge	sl, r2
 80142e6:	f1ba 0f00 	cmp.w	sl, #0
 80142ea:	dc0e      	bgt.n	801430a <_printf_float+0x376>
 80142ec:	f04f 0800 	mov.w	r8, #0
 80142f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80142f4:	f104 091a 	add.w	r9, r4, #26
 80142f8:	e019      	b.n	801432e <_printf_float+0x39a>
 80142fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142fe:	4631      	mov	r1, r6
 8014300:	4628      	mov	r0, r5
 8014302:	47b8      	blx	r7
 8014304:	3001      	adds	r0, #1
 8014306:	d1e5      	bne.n	80142d4 <_printf_float+0x340>
 8014308:	e6a1      	b.n	801404e <_printf_float+0xba>
 801430a:	4653      	mov	r3, sl
 801430c:	4642      	mov	r2, r8
 801430e:	4631      	mov	r1, r6
 8014310:	4628      	mov	r0, r5
 8014312:	47b8      	blx	r7
 8014314:	3001      	adds	r0, #1
 8014316:	d1e9      	bne.n	80142ec <_printf_float+0x358>
 8014318:	e699      	b.n	801404e <_printf_float+0xba>
 801431a:	2301      	movs	r3, #1
 801431c:	464a      	mov	r2, r9
 801431e:	4631      	mov	r1, r6
 8014320:	4628      	mov	r0, r5
 8014322:	47b8      	blx	r7
 8014324:	3001      	adds	r0, #1
 8014326:	f43f ae92 	beq.w	801404e <_printf_float+0xba>
 801432a:	f108 0801 	add.w	r8, r8, #1
 801432e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014332:	1a9b      	subs	r3, r3, r2
 8014334:	eba3 030a 	sub.w	r3, r3, sl
 8014338:	4543      	cmp	r3, r8
 801433a:	dcee      	bgt.n	801431a <_printf_float+0x386>
 801433c:	e74a      	b.n	80141d4 <_printf_float+0x240>
 801433e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014340:	2a01      	cmp	r2, #1
 8014342:	dc01      	bgt.n	8014348 <_printf_float+0x3b4>
 8014344:	07db      	lsls	r3, r3, #31
 8014346:	d53a      	bpl.n	80143be <_printf_float+0x42a>
 8014348:	2301      	movs	r3, #1
 801434a:	4642      	mov	r2, r8
 801434c:	4631      	mov	r1, r6
 801434e:	4628      	mov	r0, r5
 8014350:	47b8      	blx	r7
 8014352:	3001      	adds	r0, #1
 8014354:	f43f ae7b 	beq.w	801404e <_printf_float+0xba>
 8014358:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801435c:	4631      	mov	r1, r6
 801435e:	4628      	mov	r0, r5
 8014360:	47b8      	blx	r7
 8014362:	3001      	adds	r0, #1
 8014364:	f108 0801 	add.w	r8, r8, #1
 8014368:	f43f ae71 	beq.w	801404e <_printf_float+0xba>
 801436c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801436e:	2200      	movs	r2, #0
 8014370:	f103 3aff 	add.w	sl, r3, #4294967295
 8014374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014378:	2300      	movs	r3, #0
 801437a:	f7f4 fadd 	bl	8008938 <__aeabi_dcmpeq>
 801437e:	b9c8      	cbnz	r0, 80143b4 <_printf_float+0x420>
 8014380:	4653      	mov	r3, sl
 8014382:	4642      	mov	r2, r8
 8014384:	4631      	mov	r1, r6
 8014386:	4628      	mov	r0, r5
 8014388:	47b8      	blx	r7
 801438a:	3001      	adds	r0, #1
 801438c:	d10e      	bne.n	80143ac <_printf_float+0x418>
 801438e:	e65e      	b.n	801404e <_printf_float+0xba>
 8014390:	2301      	movs	r3, #1
 8014392:	4652      	mov	r2, sl
 8014394:	4631      	mov	r1, r6
 8014396:	4628      	mov	r0, r5
 8014398:	47b8      	blx	r7
 801439a:	3001      	adds	r0, #1
 801439c:	f43f ae57 	beq.w	801404e <_printf_float+0xba>
 80143a0:	f108 0801 	add.w	r8, r8, #1
 80143a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80143a6:	3b01      	subs	r3, #1
 80143a8:	4543      	cmp	r3, r8
 80143aa:	dcf1      	bgt.n	8014390 <_printf_float+0x3fc>
 80143ac:	464b      	mov	r3, r9
 80143ae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80143b2:	e6de      	b.n	8014172 <_printf_float+0x1de>
 80143b4:	f04f 0800 	mov.w	r8, #0
 80143b8:	f104 0a1a 	add.w	sl, r4, #26
 80143bc:	e7f2      	b.n	80143a4 <_printf_float+0x410>
 80143be:	2301      	movs	r3, #1
 80143c0:	e7df      	b.n	8014382 <_printf_float+0x3ee>
 80143c2:	2301      	movs	r3, #1
 80143c4:	464a      	mov	r2, r9
 80143c6:	4631      	mov	r1, r6
 80143c8:	4628      	mov	r0, r5
 80143ca:	47b8      	blx	r7
 80143cc:	3001      	adds	r0, #1
 80143ce:	f43f ae3e 	beq.w	801404e <_printf_float+0xba>
 80143d2:	f108 0801 	add.w	r8, r8, #1
 80143d6:	68e3      	ldr	r3, [r4, #12]
 80143d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80143da:	1a9b      	subs	r3, r3, r2
 80143dc:	4543      	cmp	r3, r8
 80143de:	dcf0      	bgt.n	80143c2 <_printf_float+0x42e>
 80143e0:	e6fc      	b.n	80141dc <_printf_float+0x248>
 80143e2:	f04f 0800 	mov.w	r8, #0
 80143e6:	f104 0919 	add.w	r9, r4, #25
 80143ea:	e7f4      	b.n	80143d6 <_printf_float+0x442>
 80143ec:	2900      	cmp	r1, #0
 80143ee:	f43f ae8b 	beq.w	8014108 <_printf_float+0x174>
 80143f2:	2300      	movs	r3, #0
 80143f4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80143f8:	ab09      	add	r3, sp, #36	; 0x24
 80143fa:	9300      	str	r3, [sp, #0]
 80143fc:	ec49 8b10 	vmov	d0, r8, r9
 8014400:	6022      	str	r2, [r4, #0]
 8014402:	f8cd a004 	str.w	sl, [sp, #4]
 8014406:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801440a:	4628      	mov	r0, r5
 801440c:	f7ff fd2d 	bl	8013e6a <__cvt>
 8014410:	4680      	mov	r8, r0
 8014412:	e648      	b.n	80140a6 <_printf_float+0x112>

08014414 <_printf_common>:
 8014414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014418:	4691      	mov	r9, r2
 801441a:	461f      	mov	r7, r3
 801441c:	688a      	ldr	r2, [r1, #8]
 801441e:	690b      	ldr	r3, [r1, #16]
 8014420:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014424:	4293      	cmp	r3, r2
 8014426:	bfb8      	it	lt
 8014428:	4613      	movlt	r3, r2
 801442a:	f8c9 3000 	str.w	r3, [r9]
 801442e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014432:	4606      	mov	r6, r0
 8014434:	460c      	mov	r4, r1
 8014436:	b112      	cbz	r2, 801443e <_printf_common+0x2a>
 8014438:	3301      	adds	r3, #1
 801443a:	f8c9 3000 	str.w	r3, [r9]
 801443e:	6823      	ldr	r3, [r4, #0]
 8014440:	0699      	lsls	r1, r3, #26
 8014442:	bf42      	ittt	mi
 8014444:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014448:	3302      	addmi	r3, #2
 801444a:	f8c9 3000 	strmi.w	r3, [r9]
 801444e:	6825      	ldr	r5, [r4, #0]
 8014450:	f015 0506 	ands.w	r5, r5, #6
 8014454:	d107      	bne.n	8014466 <_printf_common+0x52>
 8014456:	f104 0a19 	add.w	sl, r4, #25
 801445a:	68e3      	ldr	r3, [r4, #12]
 801445c:	f8d9 2000 	ldr.w	r2, [r9]
 8014460:	1a9b      	subs	r3, r3, r2
 8014462:	42ab      	cmp	r3, r5
 8014464:	dc28      	bgt.n	80144b8 <_printf_common+0xa4>
 8014466:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801446a:	6822      	ldr	r2, [r4, #0]
 801446c:	3300      	adds	r3, #0
 801446e:	bf18      	it	ne
 8014470:	2301      	movne	r3, #1
 8014472:	0692      	lsls	r2, r2, #26
 8014474:	d42d      	bmi.n	80144d2 <_printf_common+0xbe>
 8014476:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801447a:	4639      	mov	r1, r7
 801447c:	4630      	mov	r0, r6
 801447e:	47c0      	blx	r8
 8014480:	3001      	adds	r0, #1
 8014482:	d020      	beq.n	80144c6 <_printf_common+0xb2>
 8014484:	6823      	ldr	r3, [r4, #0]
 8014486:	68e5      	ldr	r5, [r4, #12]
 8014488:	f8d9 2000 	ldr.w	r2, [r9]
 801448c:	f003 0306 	and.w	r3, r3, #6
 8014490:	2b04      	cmp	r3, #4
 8014492:	bf08      	it	eq
 8014494:	1aad      	subeq	r5, r5, r2
 8014496:	68a3      	ldr	r3, [r4, #8]
 8014498:	6922      	ldr	r2, [r4, #16]
 801449a:	bf0c      	ite	eq
 801449c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80144a0:	2500      	movne	r5, #0
 80144a2:	4293      	cmp	r3, r2
 80144a4:	bfc4      	itt	gt
 80144a6:	1a9b      	subgt	r3, r3, r2
 80144a8:	18ed      	addgt	r5, r5, r3
 80144aa:	f04f 0900 	mov.w	r9, #0
 80144ae:	341a      	adds	r4, #26
 80144b0:	454d      	cmp	r5, r9
 80144b2:	d11a      	bne.n	80144ea <_printf_common+0xd6>
 80144b4:	2000      	movs	r0, #0
 80144b6:	e008      	b.n	80144ca <_printf_common+0xb6>
 80144b8:	2301      	movs	r3, #1
 80144ba:	4652      	mov	r2, sl
 80144bc:	4639      	mov	r1, r7
 80144be:	4630      	mov	r0, r6
 80144c0:	47c0      	blx	r8
 80144c2:	3001      	adds	r0, #1
 80144c4:	d103      	bne.n	80144ce <_printf_common+0xba>
 80144c6:	f04f 30ff 	mov.w	r0, #4294967295
 80144ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144ce:	3501      	adds	r5, #1
 80144d0:	e7c3      	b.n	801445a <_printf_common+0x46>
 80144d2:	18e1      	adds	r1, r4, r3
 80144d4:	1c5a      	adds	r2, r3, #1
 80144d6:	2030      	movs	r0, #48	; 0x30
 80144d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80144dc:	4422      	add	r2, r4
 80144de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80144e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80144e6:	3302      	adds	r3, #2
 80144e8:	e7c5      	b.n	8014476 <_printf_common+0x62>
 80144ea:	2301      	movs	r3, #1
 80144ec:	4622      	mov	r2, r4
 80144ee:	4639      	mov	r1, r7
 80144f0:	4630      	mov	r0, r6
 80144f2:	47c0      	blx	r8
 80144f4:	3001      	adds	r0, #1
 80144f6:	d0e6      	beq.n	80144c6 <_printf_common+0xb2>
 80144f8:	f109 0901 	add.w	r9, r9, #1
 80144fc:	e7d8      	b.n	80144b0 <_printf_common+0x9c>
	...

08014500 <_printf_i>:
 8014500:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014504:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014508:	460c      	mov	r4, r1
 801450a:	7e09      	ldrb	r1, [r1, #24]
 801450c:	b085      	sub	sp, #20
 801450e:	296e      	cmp	r1, #110	; 0x6e
 8014510:	4617      	mov	r7, r2
 8014512:	4606      	mov	r6, r0
 8014514:	4698      	mov	r8, r3
 8014516:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014518:	f000 80b3 	beq.w	8014682 <_printf_i+0x182>
 801451c:	d822      	bhi.n	8014564 <_printf_i+0x64>
 801451e:	2963      	cmp	r1, #99	; 0x63
 8014520:	d036      	beq.n	8014590 <_printf_i+0x90>
 8014522:	d80a      	bhi.n	801453a <_printf_i+0x3a>
 8014524:	2900      	cmp	r1, #0
 8014526:	f000 80b9 	beq.w	801469c <_printf_i+0x19c>
 801452a:	2958      	cmp	r1, #88	; 0x58
 801452c:	f000 8083 	beq.w	8014636 <_printf_i+0x136>
 8014530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014534:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014538:	e032      	b.n	80145a0 <_printf_i+0xa0>
 801453a:	2964      	cmp	r1, #100	; 0x64
 801453c:	d001      	beq.n	8014542 <_printf_i+0x42>
 801453e:	2969      	cmp	r1, #105	; 0x69
 8014540:	d1f6      	bne.n	8014530 <_printf_i+0x30>
 8014542:	6820      	ldr	r0, [r4, #0]
 8014544:	6813      	ldr	r3, [r2, #0]
 8014546:	0605      	lsls	r5, r0, #24
 8014548:	f103 0104 	add.w	r1, r3, #4
 801454c:	d52a      	bpl.n	80145a4 <_printf_i+0xa4>
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	6011      	str	r1, [r2, #0]
 8014552:	2b00      	cmp	r3, #0
 8014554:	da03      	bge.n	801455e <_printf_i+0x5e>
 8014556:	222d      	movs	r2, #45	; 0x2d
 8014558:	425b      	negs	r3, r3
 801455a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801455e:	486f      	ldr	r0, [pc, #444]	; (801471c <_printf_i+0x21c>)
 8014560:	220a      	movs	r2, #10
 8014562:	e039      	b.n	80145d8 <_printf_i+0xd8>
 8014564:	2973      	cmp	r1, #115	; 0x73
 8014566:	f000 809d 	beq.w	80146a4 <_printf_i+0x1a4>
 801456a:	d808      	bhi.n	801457e <_printf_i+0x7e>
 801456c:	296f      	cmp	r1, #111	; 0x6f
 801456e:	d020      	beq.n	80145b2 <_printf_i+0xb2>
 8014570:	2970      	cmp	r1, #112	; 0x70
 8014572:	d1dd      	bne.n	8014530 <_printf_i+0x30>
 8014574:	6823      	ldr	r3, [r4, #0]
 8014576:	f043 0320 	orr.w	r3, r3, #32
 801457a:	6023      	str	r3, [r4, #0]
 801457c:	e003      	b.n	8014586 <_printf_i+0x86>
 801457e:	2975      	cmp	r1, #117	; 0x75
 8014580:	d017      	beq.n	80145b2 <_printf_i+0xb2>
 8014582:	2978      	cmp	r1, #120	; 0x78
 8014584:	d1d4      	bne.n	8014530 <_printf_i+0x30>
 8014586:	2378      	movs	r3, #120	; 0x78
 8014588:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801458c:	4864      	ldr	r0, [pc, #400]	; (8014720 <_printf_i+0x220>)
 801458e:	e055      	b.n	801463c <_printf_i+0x13c>
 8014590:	6813      	ldr	r3, [r2, #0]
 8014592:	1d19      	adds	r1, r3, #4
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	6011      	str	r1, [r2, #0]
 8014598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801459c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80145a0:	2301      	movs	r3, #1
 80145a2:	e08c      	b.n	80146be <_printf_i+0x1be>
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	6011      	str	r1, [r2, #0]
 80145a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80145ac:	bf18      	it	ne
 80145ae:	b21b      	sxthne	r3, r3
 80145b0:	e7cf      	b.n	8014552 <_printf_i+0x52>
 80145b2:	6813      	ldr	r3, [r2, #0]
 80145b4:	6825      	ldr	r5, [r4, #0]
 80145b6:	1d18      	adds	r0, r3, #4
 80145b8:	6010      	str	r0, [r2, #0]
 80145ba:	0628      	lsls	r0, r5, #24
 80145bc:	d501      	bpl.n	80145c2 <_printf_i+0xc2>
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	e002      	b.n	80145c8 <_printf_i+0xc8>
 80145c2:	0668      	lsls	r0, r5, #25
 80145c4:	d5fb      	bpl.n	80145be <_printf_i+0xbe>
 80145c6:	881b      	ldrh	r3, [r3, #0]
 80145c8:	4854      	ldr	r0, [pc, #336]	; (801471c <_printf_i+0x21c>)
 80145ca:	296f      	cmp	r1, #111	; 0x6f
 80145cc:	bf14      	ite	ne
 80145ce:	220a      	movne	r2, #10
 80145d0:	2208      	moveq	r2, #8
 80145d2:	2100      	movs	r1, #0
 80145d4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80145d8:	6865      	ldr	r5, [r4, #4]
 80145da:	60a5      	str	r5, [r4, #8]
 80145dc:	2d00      	cmp	r5, #0
 80145de:	f2c0 8095 	blt.w	801470c <_printf_i+0x20c>
 80145e2:	6821      	ldr	r1, [r4, #0]
 80145e4:	f021 0104 	bic.w	r1, r1, #4
 80145e8:	6021      	str	r1, [r4, #0]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d13d      	bne.n	801466a <_printf_i+0x16a>
 80145ee:	2d00      	cmp	r5, #0
 80145f0:	f040 808e 	bne.w	8014710 <_printf_i+0x210>
 80145f4:	4665      	mov	r5, ip
 80145f6:	2a08      	cmp	r2, #8
 80145f8:	d10b      	bne.n	8014612 <_printf_i+0x112>
 80145fa:	6823      	ldr	r3, [r4, #0]
 80145fc:	07db      	lsls	r3, r3, #31
 80145fe:	d508      	bpl.n	8014612 <_printf_i+0x112>
 8014600:	6923      	ldr	r3, [r4, #16]
 8014602:	6862      	ldr	r2, [r4, #4]
 8014604:	429a      	cmp	r2, r3
 8014606:	bfde      	ittt	le
 8014608:	2330      	movle	r3, #48	; 0x30
 801460a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801460e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014612:	ebac 0305 	sub.w	r3, ip, r5
 8014616:	6123      	str	r3, [r4, #16]
 8014618:	f8cd 8000 	str.w	r8, [sp]
 801461c:	463b      	mov	r3, r7
 801461e:	aa03      	add	r2, sp, #12
 8014620:	4621      	mov	r1, r4
 8014622:	4630      	mov	r0, r6
 8014624:	f7ff fef6 	bl	8014414 <_printf_common>
 8014628:	3001      	adds	r0, #1
 801462a:	d14d      	bne.n	80146c8 <_printf_i+0x1c8>
 801462c:	f04f 30ff 	mov.w	r0, #4294967295
 8014630:	b005      	add	sp, #20
 8014632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014636:	4839      	ldr	r0, [pc, #228]	; (801471c <_printf_i+0x21c>)
 8014638:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801463c:	6813      	ldr	r3, [r2, #0]
 801463e:	6821      	ldr	r1, [r4, #0]
 8014640:	1d1d      	adds	r5, r3, #4
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	6015      	str	r5, [r2, #0]
 8014646:	060a      	lsls	r2, r1, #24
 8014648:	d50b      	bpl.n	8014662 <_printf_i+0x162>
 801464a:	07ca      	lsls	r2, r1, #31
 801464c:	bf44      	itt	mi
 801464e:	f041 0120 	orrmi.w	r1, r1, #32
 8014652:	6021      	strmi	r1, [r4, #0]
 8014654:	b91b      	cbnz	r3, 801465e <_printf_i+0x15e>
 8014656:	6822      	ldr	r2, [r4, #0]
 8014658:	f022 0220 	bic.w	r2, r2, #32
 801465c:	6022      	str	r2, [r4, #0]
 801465e:	2210      	movs	r2, #16
 8014660:	e7b7      	b.n	80145d2 <_printf_i+0xd2>
 8014662:	064d      	lsls	r5, r1, #25
 8014664:	bf48      	it	mi
 8014666:	b29b      	uxthmi	r3, r3
 8014668:	e7ef      	b.n	801464a <_printf_i+0x14a>
 801466a:	4665      	mov	r5, ip
 801466c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014670:	fb02 3311 	mls	r3, r2, r1, r3
 8014674:	5cc3      	ldrb	r3, [r0, r3]
 8014676:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801467a:	460b      	mov	r3, r1
 801467c:	2900      	cmp	r1, #0
 801467e:	d1f5      	bne.n	801466c <_printf_i+0x16c>
 8014680:	e7b9      	b.n	80145f6 <_printf_i+0xf6>
 8014682:	6813      	ldr	r3, [r2, #0]
 8014684:	6825      	ldr	r5, [r4, #0]
 8014686:	6961      	ldr	r1, [r4, #20]
 8014688:	1d18      	adds	r0, r3, #4
 801468a:	6010      	str	r0, [r2, #0]
 801468c:	0628      	lsls	r0, r5, #24
 801468e:	681b      	ldr	r3, [r3, #0]
 8014690:	d501      	bpl.n	8014696 <_printf_i+0x196>
 8014692:	6019      	str	r1, [r3, #0]
 8014694:	e002      	b.n	801469c <_printf_i+0x19c>
 8014696:	066a      	lsls	r2, r5, #25
 8014698:	d5fb      	bpl.n	8014692 <_printf_i+0x192>
 801469a:	8019      	strh	r1, [r3, #0]
 801469c:	2300      	movs	r3, #0
 801469e:	6123      	str	r3, [r4, #16]
 80146a0:	4665      	mov	r5, ip
 80146a2:	e7b9      	b.n	8014618 <_printf_i+0x118>
 80146a4:	6813      	ldr	r3, [r2, #0]
 80146a6:	1d19      	adds	r1, r3, #4
 80146a8:	6011      	str	r1, [r2, #0]
 80146aa:	681d      	ldr	r5, [r3, #0]
 80146ac:	6862      	ldr	r2, [r4, #4]
 80146ae:	2100      	movs	r1, #0
 80146b0:	4628      	mov	r0, r5
 80146b2:	f7f3 fccd 	bl	8008050 <memchr>
 80146b6:	b108      	cbz	r0, 80146bc <_printf_i+0x1bc>
 80146b8:	1b40      	subs	r0, r0, r5
 80146ba:	6060      	str	r0, [r4, #4]
 80146bc:	6863      	ldr	r3, [r4, #4]
 80146be:	6123      	str	r3, [r4, #16]
 80146c0:	2300      	movs	r3, #0
 80146c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80146c6:	e7a7      	b.n	8014618 <_printf_i+0x118>
 80146c8:	6923      	ldr	r3, [r4, #16]
 80146ca:	462a      	mov	r2, r5
 80146cc:	4639      	mov	r1, r7
 80146ce:	4630      	mov	r0, r6
 80146d0:	47c0      	blx	r8
 80146d2:	3001      	adds	r0, #1
 80146d4:	d0aa      	beq.n	801462c <_printf_i+0x12c>
 80146d6:	6823      	ldr	r3, [r4, #0]
 80146d8:	079b      	lsls	r3, r3, #30
 80146da:	d413      	bmi.n	8014704 <_printf_i+0x204>
 80146dc:	68e0      	ldr	r0, [r4, #12]
 80146de:	9b03      	ldr	r3, [sp, #12]
 80146e0:	4298      	cmp	r0, r3
 80146e2:	bfb8      	it	lt
 80146e4:	4618      	movlt	r0, r3
 80146e6:	e7a3      	b.n	8014630 <_printf_i+0x130>
 80146e8:	2301      	movs	r3, #1
 80146ea:	464a      	mov	r2, r9
 80146ec:	4639      	mov	r1, r7
 80146ee:	4630      	mov	r0, r6
 80146f0:	47c0      	blx	r8
 80146f2:	3001      	adds	r0, #1
 80146f4:	d09a      	beq.n	801462c <_printf_i+0x12c>
 80146f6:	3501      	adds	r5, #1
 80146f8:	68e3      	ldr	r3, [r4, #12]
 80146fa:	9a03      	ldr	r2, [sp, #12]
 80146fc:	1a9b      	subs	r3, r3, r2
 80146fe:	42ab      	cmp	r3, r5
 8014700:	dcf2      	bgt.n	80146e8 <_printf_i+0x1e8>
 8014702:	e7eb      	b.n	80146dc <_printf_i+0x1dc>
 8014704:	2500      	movs	r5, #0
 8014706:	f104 0919 	add.w	r9, r4, #25
 801470a:	e7f5      	b.n	80146f8 <_printf_i+0x1f8>
 801470c:	2b00      	cmp	r3, #0
 801470e:	d1ac      	bne.n	801466a <_printf_i+0x16a>
 8014710:	7803      	ldrb	r3, [r0, #0]
 8014712:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014716:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801471a:	e76c      	b.n	80145f6 <_printf_i+0xf6>
 801471c:	08016716 	.word	0x08016716
 8014720:	08016727 	.word	0x08016727

08014724 <iprintf>:
 8014724:	b40f      	push	{r0, r1, r2, r3}
 8014726:	4b0a      	ldr	r3, [pc, #40]	; (8014750 <iprintf+0x2c>)
 8014728:	b513      	push	{r0, r1, r4, lr}
 801472a:	681c      	ldr	r4, [r3, #0]
 801472c:	b124      	cbz	r4, 8014738 <iprintf+0x14>
 801472e:	69a3      	ldr	r3, [r4, #24]
 8014730:	b913      	cbnz	r3, 8014738 <iprintf+0x14>
 8014732:	4620      	mov	r0, r4
 8014734:	f001 f868 	bl	8015808 <__sinit>
 8014738:	ab05      	add	r3, sp, #20
 801473a:	9a04      	ldr	r2, [sp, #16]
 801473c:	68a1      	ldr	r1, [r4, #8]
 801473e:	9301      	str	r3, [sp, #4]
 8014740:	4620      	mov	r0, r4
 8014742:	f001 fd21 	bl	8016188 <_vfiprintf_r>
 8014746:	b002      	add	sp, #8
 8014748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801474c:	b004      	add	sp, #16
 801474e:	4770      	bx	lr
 8014750:	20000d00 	.word	0x20000d00

08014754 <_puts_r>:
 8014754:	b570      	push	{r4, r5, r6, lr}
 8014756:	460e      	mov	r6, r1
 8014758:	4605      	mov	r5, r0
 801475a:	b118      	cbz	r0, 8014764 <_puts_r+0x10>
 801475c:	6983      	ldr	r3, [r0, #24]
 801475e:	b90b      	cbnz	r3, 8014764 <_puts_r+0x10>
 8014760:	f001 f852 	bl	8015808 <__sinit>
 8014764:	69ab      	ldr	r3, [r5, #24]
 8014766:	68ac      	ldr	r4, [r5, #8]
 8014768:	b913      	cbnz	r3, 8014770 <_puts_r+0x1c>
 801476a:	4628      	mov	r0, r5
 801476c:	f001 f84c 	bl	8015808 <__sinit>
 8014770:	4b23      	ldr	r3, [pc, #140]	; (8014800 <_puts_r+0xac>)
 8014772:	429c      	cmp	r4, r3
 8014774:	d117      	bne.n	80147a6 <_puts_r+0x52>
 8014776:	686c      	ldr	r4, [r5, #4]
 8014778:	89a3      	ldrh	r3, [r4, #12]
 801477a:	071b      	lsls	r3, r3, #28
 801477c:	d51d      	bpl.n	80147ba <_puts_r+0x66>
 801477e:	6923      	ldr	r3, [r4, #16]
 8014780:	b1db      	cbz	r3, 80147ba <_puts_r+0x66>
 8014782:	3e01      	subs	r6, #1
 8014784:	68a3      	ldr	r3, [r4, #8]
 8014786:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801478a:	3b01      	subs	r3, #1
 801478c:	60a3      	str	r3, [r4, #8]
 801478e:	b9e9      	cbnz	r1, 80147cc <_puts_r+0x78>
 8014790:	2b00      	cmp	r3, #0
 8014792:	da2e      	bge.n	80147f2 <_puts_r+0x9e>
 8014794:	4622      	mov	r2, r4
 8014796:	210a      	movs	r1, #10
 8014798:	4628      	mov	r0, r5
 801479a:	f000 f83f 	bl	801481c <__swbuf_r>
 801479e:	3001      	adds	r0, #1
 80147a0:	d011      	beq.n	80147c6 <_puts_r+0x72>
 80147a2:	200a      	movs	r0, #10
 80147a4:	e011      	b.n	80147ca <_puts_r+0x76>
 80147a6:	4b17      	ldr	r3, [pc, #92]	; (8014804 <_puts_r+0xb0>)
 80147a8:	429c      	cmp	r4, r3
 80147aa:	d101      	bne.n	80147b0 <_puts_r+0x5c>
 80147ac:	68ac      	ldr	r4, [r5, #8]
 80147ae:	e7e3      	b.n	8014778 <_puts_r+0x24>
 80147b0:	4b15      	ldr	r3, [pc, #84]	; (8014808 <_puts_r+0xb4>)
 80147b2:	429c      	cmp	r4, r3
 80147b4:	bf08      	it	eq
 80147b6:	68ec      	ldreq	r4, [r5, #12]
 80147b8:	e7de      	b.n	8014778 <_puts_r+0x24>
 80147ba:	4621      	mov	r1, r4
 80147bc:	4628      	mov	r0, r5
 80147be:	f000 f87f 	bl	80148c0 <__swsetup_r>
 80147c2:	2800      	cmp	r0, #0
 80147c4:	d0dd      	beq.n	8014782 <_puts_r+0x2e>
 80147c6:	f04f 30ff 	mov.w	r0, #4294967295
 80147ca:	bd70      	pop	{r4, r5, r6, pc}
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	da04      	bge.n	80147da <_puts_r+0x86>
 80147d0:	69a2      	ldr	r2, [r4, #24]
 80147d2:	429a      	cmp	r2, r3
 80147d4:	dc06      	bgt.n	80147e4 <_puts_r+0x90>
 80147d6:	290a      	cmp	r1, #10
 80147d8:	d004      	beq.n	80147e4 <_puts_r+0x90>
 80147da:	6823      	ldr	r3, [r4, #0]
 80147dc:	1c5a      	adds	r2, r3, #1
 80147de:	6022      	str	r2, [r4, #0]
 80147e0:	7019      	strb	r1, [r3, #0]
 80147e2:	e7cf      	b.n	8014784 <_puts_r+0x30>
 80147e4:	4622      	mov	r2, r4
 80147e6:	4628      	mov	r0, r5
 80147e8:	f000 f818 	bl	801481c <__swbuf_r>
 80147ec:	3001      	adds	r0, #1
 80147ee:	d1c9      	bne.n	8014784 <_puts_r+0x30>
 80147f0:	e7e9      	b.n	80147c6 <_puts_r+0x72>
 80147f2:	6823      	ldr	r3, [r4, #0]
 80147f4:	200a      	movs	r0, #10
 80147f6:	1c5a      	adds	r2, r3, #1
 80147f8:	6022      	str	r2, [r4, #0]
 80147fa:	7018      	strb	r0, [r3, #0]
 80147fc:	e7e5      	b.n	80147ca <_puts_r+0x76>
 80147fe:	bf00      	nop
 8014800:	08016768 	.word	0x08016768
 8014804:	08016788 	.word	0x08016788
 8014808:	08016748 	.word	0x08016748

0801480c <puts>:
 801480c:	4b02      	ldr	r3, [pc, #8]	; (8014818 <puts+0xc>)
 801480e:	4601      	mov	r1, r0
 8014810:	6818      	ldr	r0, [r3, #0]
 8014812:	f7ff bf9f 	b.w	8014754 <_puts_r>
 8014816:	bf00      	nop
 8014818:	20000d00 	.word	0x20000d00

0801481c <__swbuf_r>:
 801481c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801481e:	460e      	mov	r6, r1
 8014820:	4614      	mov	r4, r2
 8014822:	4605      	mov	r5, r0
 8014824:	b118      	cbz	r0, 801482e <__swbuf_r+0x12>
 8014826:	6983      	ldr	r3, [r0, #24]
 8014828:	b90b      	cbnz	r3, 801482e <__swbuf_r+0x12>
 801482a:	f000 ffed 	bl	8015808 <__sinit>
 801482e:	4b21      	ldr	r3, [pc, #132]	; (80148b4 <__swbuf_r+0x98>)
 8014830:	429c      	cmp	r4, r3
 8014832:	d12a      	bne.n	801488a <__swbuf_r+0x6e>
 8014834:	686c      	ldr	r4, [r5, #4]
 8014836:	69a3      	ldr	r3, [r4, #24]
 8014838:	60a3      	str	r3, [r4, #8]
 801483a:	89a3      	ldrh	r3, [r4, #12]
 801483c:	071a      	lsls	r2, r3, #28
 801483e:	d52e      	bpl.n	801489e <__swbuf_r+0x82>
 8014840:	6923      	ldr	r3, [r4, #16]
 8014842:	b363      	cbz	r3, 801489e <__swbuf_r+0x82>
 8014844:	6923      	ldr	r3, [r4, #16]
 8014846:	6820      	ldr	r0, [r4, #0]
 8014848:	1ac0      	subs	r0, r0, r3
 801484a:	6963      	ldr	r3, [r4, #20]
 801484c:	b2f6      	uxtb	r6, r6
 801484e:	4283      	cmp	r3, r0
 8014850:	4637      	mov	r7, r6
 8014852:	dc04      	bgt.n	801485e <__swbuf_r+0x42>
 8014854:	4621      	mov	r1, r4
 8014856:	4628      	mov	r0, r5
 8014858:	f000 ff6c 	bl	8015734 <_fflush_r>
 801485c:	bb28      	cbnz	r0, 80148aa <__swbuf_r+0x8e>
 801485e:	68a3      	ldr	r3, [r4, #8]
 8014860:	3b01      	subs	r3, #1
 8014862:	60a3      	str	r3, [r4, #8]
 8014864:	6823      	ldr	r3, [r4, #0]
 8014866:	1c5a      	adds	r2, r3, #1
 8014868:	6022      	str	r2, [r4, #0]
 801486a:	701e      	strb	r6, [r3, #0]
 801486c:	6963      	ldr	r3, [r4, #20]
 801486e:	3001      	adds	r0, #1
 8014870:	4283      	cmp	r3, r0
 8014872:	d004      	beq.n	801487e <__swbuf_r+0x62>
 8014874:	89a3      	ldrh	r3, [r4, #12]
 8014876:	07db      	lsls	r3, r3, #31
 8014878:	d519      	bpl.n	80148ae <__swbuf_r+0x92>
 801487a:	2e0a      	cmp	r6, #10
 801487c:	d117      	bne.n	80148ae <__swbuf_r+0x92>
 801487e:	4621      	mov	r1, r4
 8014880:	4628      	mov	r0, r5
 8014882:	f000 ff57 	bl	8015734 <_fflush_r>
 8014886:	b190      	cbz	r0, 80148ae <__swbuf_r+0x92>
 8014888:	e00f      	b.n	80148aa <__swbuf_r+0x8e>
 801488a:	4b0b      	ldr	r3, [pc, #44]	; (80148b8 <__swbuf_r+0x9c>)
 801488c:	429c      	cmp	r4, r3
 801488e:	d101      	bne.n	8014894 <__swbuf_r+0x78>
 8014890:	68ac      	ldr	r4, [r5, #8]
 8014892:	e7d0      	b.n	8014836 <__swbuf_r+0x1a>
 8014894:	4b09      	ldr	r3, [pc, #36]	; (80148bc <__swbuf_r+0xa0>)
 8014896:	429c      	cmp	r4, r3
 8014898:	bf08      	it	eq
 801489a:	68ec      	ldreq	r4, [r5, #12]
 801489c:	e7cb      	b.n	8014836 <__swbuf_r+0x1a>
 801489e:	4621      	mov	r1, r4
 80148a0:	4628      	mov	r0, r5
 80148a2:	f000 f80d 	bl	80148c0 <__swsetup_r>
 80148a6:	2800      	cmp	r0, #0
 80148a8:	d0cc      	beq.n	8014844 <__swbuf_r+0x28>
 80148aa:	f04f 37ff 	mov.w	r7, #4294967295
 80148ae:	4638      	mov	r0, r7
 80148b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148b2:	bf00      	nop
 80148b4:	08016768 	.word	0x08016768
 80148b8:	08016788 	.word	0x08016788
 80148bc:	08016748 	.word	0x08016748

080148c0 <__swsetup_r>:
 80148c0:	4b32      	ldr	r3, [pc, #200]	; (801498c <__swsetup_r+0xcc>)
 80148c2:	b570      	push	{r4, r5, r6, lr}
 80148c4:	681d      	ldr	r5, [r3, #0]
 80148c6:	4606      	mov	r6, r0
 80148c8:	460c      	mov	r4, r1
 80148ca:	b125      	cbz	r5, 80148d6 <__swsetup_r+0x16>
 80148cc:	69ab      	ldr	r3, [r5, #24]
 80148ce:	b913      	cbnz	r3, 80148d6 <__swsetup_r+0x16>
 80148d0:	4628      	mov	r0, r5
 80148d2:	f000 ff99 	bl	8015808 <__sinit>
 80148d6:	4b2e      	ldr	r3, [pc, #184]	; (8014990 <__swsetup_r+0xd0>)
 80148d8:	429c      	cmp	r4, r3
 80148da:	d10f      	bne.n	80148fc <__swsetup_r+0x3c>
 80148dc:	686c      	ldr	r4, [r5, #4]
 80148de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148e2:	b29a      	uxth	r2, r3
 80148e4:	0715      	lsls	r5, r2, #28
 80148e6:	d42c      	bmi.n	8014942 <__swsetup_r+0x82>
 80148e8:	06d0      	lsls	r0, r2, #27
 80148ea:	d411      	bmi.n	8014910 <__swsetup_r+0x50>
 80148ec:	2209      	movs	r2, #9
 80148ee:	6032      	str	r2, [r6, #0]
 80148f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80148f4:	81a3      	strh	r3, [r4, #12]
 80148f6:	f04f 30ff 	mov.w	r0, #4294967295
 80148fa:	e03e      	b.n	801497a <__swsetup_r+0xba>
 80148fc:	4b25      	ldr	r3, [pc, #148]	; (8014994 <__swsetup_r+0xd4>)
 80148fe:	429c      	cmp	r4, r3
 8014900:	d101      	bne.n	8014906 <__swsetup_r+0x46>
 8014902:	68ac      	ldr	r4, [r5, #8]
 8014904:	e7eb      	b.n	80148de <__swsetup_r+0x1e>
 8014906:	4b24      	ldr	r3, [pc, #144]	; (8014998 <__swsetup_r+0xd8>)
 8014908:	429c      	cmp	r4, r3
 801490a:	bf08      	it	eq
 801490c:	68ec      	ldreq	r4, [r5, #12]
 801490e:	e7e6      	b.n	80148de <__swsetup_r+0x1e>
 8014910:	0751      	lsls	r1, r2, #29
 8014912:	d512      	bpl.n	801493a <__swsetup_r+0x7a>
 8014914:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014916:	b141      	cbz	r1, 801492a <__swsetup_r+0x6a>
 8014918:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801491c:	4299      	cmp	r1, r3
 801491e:	d002      	beq.n	8014926 <__swsetup_r+0x66>
 8014920:	4630      	mov	r0, r6
 8014922:	f001 fb5f 	bl	8015fe4 <_free_r>
 8014926:	2300      	movs	r3, #0
 8014928:	6363      	str	r3, [r4, #52]	; 0x34
 801492a:	89a3      	ldrh	r3, [r4, #12]
 801492c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014930:	81a3      	strh	r3, [r4, #12]
 8014932:	2300      	movs	r3, #0
 8014934:	6063      	str	r3, [r4, #4]
 8014936:	6923      	ldr	r3, [r4, #16]
 8014938:	6023      	str	r3, [r4, #0]
 801493a:	89a3      	ldrh	r3, [r4, #12]
 801493c:	f043 0308 	orr.w	r3, r3, #8
 8014940:	81a3      	strh	r3, [r4, #12]
 8014942:	6923      	ldr	r3, [r4, #16]
 8014944:	b94b      	cbnz	r3, 801495a <__swsetup_r+0x9a>
 8014946:	89a3      	ldrh	r3, [r4, #12]
 8014948:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801494c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014950:	d003      	beq.n	801495a <__swsetup_r+0x9a>
 8014952:	4621      	mov	r1, r4
 8014954:	4630      	mov	r0, r6
 8014956:	f001 f813 	bl	8015980 <__smakebuf_r>
 801495a:	89a2      	ldrh	r2, [r4, #12]
 801495c:	f012 0301 	ands.w	r3, r2, #1
 8014960:	d00c      	beq.n	801497c <__swsetup_r+0xbc>
 8014962:	2300      	movs	r3, #0
 8014964:	60a3      	str	r3, [r4, #8]
 8014966:	6963      	ldr	r3, [r4, #20]
 8014968:	425b      	negs	r3, r3
 801496a:	61a3      	str	r3, [r4, #24]
 801496c:	6923      	ldr	r3, [r4, #16]
 801496e:	b953      	cbnz	r3, 8014986 <__swsetup_r+0xc6>
 8014970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014974:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014978:	d1ba      	bne.n	80148f0 <__swsetup_r+0x30>
 801497a:	bd70      	pop	{r4, r5, r6, pc}
 801497c:	0792      	lsls	r2, r2, #30
 801497e:	bf58      	it	pl
 8014980:	6963      	ldrpl	r3, [r4, #20]
 8014982:	60a3      	str	r3, [r4, #8]
 8014984:	e7f2      	b.n	801496c <__swsetup_r+0xac>
 8014986:	2000      	movs	r0, #0
 8014988:	e7f7      	b.n	801497a <__swsetup_r+0xba>
 801498a:	bf00      	nop
 801498c:	20000d00 	.word	0x20000d00
 8014990:	08016768 	.word	0x08016768
 8014994:	08016788 	.word	0x08016788
 8014998:	08016748 	.word	0x08016748

0801499c <quorem>:
 801499c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149a0:	6903      	ldr	r3, [r0, #16]
 80149a2:	690c      	ldr	r4, [r1, #16]
 80149a4:	42a3      	cmp	r3, r4
 80149a6:	4680      	mov	r8, r0
 80149a8:	f2c0 8082 	blt.w	8014ab0 <quorem+0x114>
 80149ac:	3c01      	subs	r4, #1
 80149ae:	f101 0714 	add.w	r7, r1, #20
 80149b2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80149b6:	f100 0614 	add.w	r6, r0, #20
 80149ba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80149be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80149c2:	eb06 030c 	add.w	r3, r6, ip
 80149c6:	3501      	adds	r5, #1
 80149c8:	eb07 090c 	add.w	r9, r7, ip
 80149cc:	9301      	str	r3, [sp, #4]
 80149ce:	fbb0 f5f5 	udiv	r5, r0, r5
 80149d2:	b395      	cbz	r5, 8014a3a <quorem+0x9e>
 80149d4:	f04f 0a00 	mov.w	sl, #0
 80149d8:	4638      	mov	r0, r7
 80149da:	46b6      	mov	lr, r6
 80149dc:	46d3      	mov	fp, sl
 80149de:	f850 2b04 	ldr.w	r2, [r0], #4
 80149e2:	b293      	uxth	r3, r2
 80149e4:	fb05 a303 	mla	r3, r5, r3, sl
 80149e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80149ec:	b29b      	uxth	r3, r3
 80149ee:	ebab 0303 	sub.w	r3, fp, r3
 80149f2:	0c12      	lsrs	r2, r2, #16
 80149f4:	f8de b000 	ldr.w	fp, [lr]
 80149f8:	fb05 a202 	mla	r2, r5, r2, sl
 80149fc:	fa13 f38b 	uxtah	r3, r3, fp
 8014a00:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014a04:	fa1f fb82 	uxth.w	fp, r2
 8014a08:	f8de 2000 	ldr.w	r2, [lr]
 8014a0c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014a10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a14:	b29b      	uxth	r3, r3
 8014a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a1a:	4581      	cmp	r9, r0
 8014a1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014a20:	f84e 3b04 	str.w	r3, [lr], #4
 8014a24:	d2db      	bcs.n	80149de <quorem+0x42>
 8014a26:	f856 300c 	ldr.w	r3, [r6, ip]
 8014a2a:	b933      	cbnz	r3, 8014a3a <quorem+0x9e>
 8014a2c:	9b01      	ldr	r3, [sp, #4]
 8014a2e:	3b04      	subs	r3, #4
 8014a30:	429e      	cmp	r6, r3
 8014a32:	461a      	mov	r2, r3
 8014a34:	d330      	bcc.n	8014a98 <quorem+0xfc>
 8014a36:	f8c8 4010 	str.w	r4, [r8, #16]
 8014a3a:	4640      	mov	r0, r8
 8014a3c:	f001 f9fe 	bl	8015e3c <__mcmp>
 8014a40:	2800      	cmp	r0, #0
 8014a42:	db25      	blt.n	8014a90 <quorem+0xf4>
 8014a44:	3501      	adds	r5, #1
 8014a46:	4630      	mov	r0, r6
 8014a48:	f04f 0c00 	mov.w	ip, #0
 8014a4c:	f857 2b04 	ldr.w	r2, [r7], #4
 8014a50:	f8d0 e000 	ldr.w	lr, [r0]
 8014a54:	b293      	uxth	r3, r2
 8014a56:	ebac 0303 	sub.w	r3, ip, r3
 8014a5a:	0c12      	lsrs	r2, r2, #16
 8014a5c:	fa13 f38e 	uxtah	r3, r3, lr
 8014a60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014a64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a68:	b29b      	uxth	r3, r3
 8014a6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a6e:	45b9      	cmp	r9, r7
 8014a70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014a74:	f840 3b04 	str.w	r3, [r0], #4
 8014a78:	d2e8      	bcs.n	8014a4c <quorem+0xb0>
 8014a7a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014a7e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014a82:	b92a      	cbnz	r2, 8014a90 <quorem+0xf4>
 8014a84:	3b04      	subs	r3, #4
 8014a86:	429e      	cmp	r6, r3
 8014a88:	461a      	mov	r2, r3
 8014a8a:	d30b      	bcc.n	8014aa4 <quorem+0x108>
 8014a8c:	f8c8 4010 	str.w	r4, [r8, #16]
 8014a90:	4628      	mov	r0, r5
 8014a92:	b003      	add	sp, #12
 8014a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a98:	6812      	ldr	r2, [r2, #0]
 8014a9a:	3b04      	subs	r3, #4
 8014a9c:	2a00      	cmp	r2, #0
 8014a9e:	d1ca      	bne.n	8014a36 <quorem+0x9a>
 8014aa0:	3c01      	subs	r4, #1
 8014aa2:	e7c5      	b.n	8014a30 <quorem+0x94>
 8014aa4:	6812      	ldr	r2, [r2, #0]
 8014aa6:	3b04      	subs	r3, #4
 8014aa8:	2a00      	cmp	r2, #0
 8014aaa:	d1ef      	bne.n	8014a8c <quorem+0xf0>
 8014aac:	3c01      	subs	r4, #1
 8014aae:	e7ea      	b.n	8014a86 <quorem+0xea>
 8014ab0:	2000      	movs	r0, #0
 8014ab2:	e7ee      	b.n	8014a92 <quorem+0xf6>
 8014ab4:	0000      	movs	r0, r0
	...

08014ab8 <_dtoa_r>:
 8014ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014abc:	ec57 6b10 	vmov	r6, r7, d0
 8014ac0:	b097      	sub	sp, #92	; 0x5c
 8014ac2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014ac4:	9106      	str	r1, [sp, #24]
 8014ac6:	4604      	mov	r4, r0
 8014ac8:	920b      	str	r2, [sp, #44]	; 0x2c
 8014aca:	9312      	str	r3, [sp, #72]	; 0x48
 8014acc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014ad0:	e9cd 6700 	strd	r6, r7, [sp]
 8014ad4:	b93d      	cbnz	r5, 8014ae6 <_dtoa_r+0x2e>
 8014ad6:	2010      	movs	r0, #16
 8014ad8:	f000 ff92 	bl	8015a00 <malloc>
 8014adc:	6260      	str	r0, [r4, #36]	; 0x24
 8014ade:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014ae2:	6005      	str	r5, [r0, #0]
 8014ae4:	60c5      	str	r5, [r0, #12]
 8014ae6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ae8:	6819      	ldr	r1, [r3, #0]
 8014aea:	b151      	cbz	r1, 8014b02 <_dtoa_r+0x4a>
 8014aec:	685a      	ldr	r2, [r3, #4]
 8014aee:	604a      	str	r2, [r1, #4]
 8014af0:	2301      	movs	r3, #1
 8014af2:	4093      	lsls	r3, r2
 8014af4:	608b      	str	r3, [r1, #8]
 8014af6:	4620      	mov	r0, r4
 8014af8:	f000 ffbe 	bl	8015a78 <_Bfree>
 8014afc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014afe:	2200      	movs	r2, #0
 8014b00:	601a      	str	r2, [r3, #0]
 8014b02:	1e3b      	subs	r3, r7, #0
 8014b04:	bfbb      	ittet	lt
 8014b06:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014b0a:	9301      	strlt	r3, [sp, #4]
 8014b0c:	2300      	movge	r3, #0
 8014b0e:	2201      	movlt	r2, #1
 8014b10:	bfac      	ite	ge
 8014b12:	f8c8 3000 	strge.w	r3, [r8]
 8014b16:	f8c8 2000 	strlt.w	r2, [r8]
 8014b1a:	4baf      	ldr	r3, [pc, #700]	; (8014dd8 <_dtoa_r+0x320>)
 8014b1c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b20:	ea33 0308 	bics.w	r3, r3, r8
 8014b24:	d114      	bne.n	8014b50 <_dtoa_r+0x98>
 8014b26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014b28:	f242 730f 	movw	r3, #9999	; 0x270f
 8014b2c:	6013      	str	r3, [r2, #0]
 8014b2e:	9b00      	ldr	r3, [sp, #0]
 8014b30:	b923      	cbnz	r3, 8014b3c <_dtoa_r+0x84>
 8014b32:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014b36:	2800      	cmp	r0, #0
 8014b38:	f000 8542 	beq.w	80155c0 <_dtoa_r+0xb08>
 8014b3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b3e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014dec <_dtoa_r+0x334>
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	f000 8544 	beq.w	80155d0 <_dtoa_r+0xb18>
 8014b48:	f10b 0303 	add.w	r3, fp, #3
 8014b4c:	f000 bd3e 	b.w	80155cc <_dtoa_r+0xb14>
 8014b50:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014b54:	2200      	movs	r2, #0
 8014b56:	2300      	movs	r3, #0
 8014b58:	4630      	mov	r0, r6
 8014b5a:	4639      	mov	r1, r7
 8014b5c:	f7f3 feec 	bl	8008938 <__aeabi_dcmpeq>
 8014b60:	4681      	mov	r9, r0
 8014b62:	b168      	cbz	r0, 8014b80 <_dtoa_r+0xc8>
 8014b64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014b66:	2301      	movs	r3, #1
 8014b68:	6013      	str	r3, [r2, #0]
 8014b6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	f000 8524 	beq.w	80155ba <_dtoa_r+0xb02>
 8014b72:	4b9a      	ldr	r3, [pc, #616]	; (8014ddc <_dtoa_r+0x324>)
 8014b74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014b76:	f103 3bff 	add.w	fp, r3, #4294967295
 8014b7a:	6013      	str	r3, [r2, #0]
 8014b7c:	f000 bd28 	b.w	80155d0 <_dtoa_r+0xb18>
 8014b80:	aa14      	add	r2, sp, #80	; 0x50
 8014b82:	a915      	add	r1, sp, #84	; 0x54
 8014b84:	ec47 6b10 	vmov	d0, r6, r7
 8014b88:	4620      	mov	r0, r4
 8014b8a:	f001 f9ce 	bl	8015f2a <__d2b>
 8014b8e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014b92:	9004      	str	r0, [sp, #16]
 8014b94:	2d00      	cmp	r5, #0
 8014b96:	d07c      	beq.n	8014c92 <_dtoa_r+0x1da>
 8014b98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014b9c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014ba0:	46b2      	mov	sl, r6
 8014ba2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014ba6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014baa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014bae:	2200      	movs	r2, #0
 8014bb0:	4b8b      	ldr	r3, [pc, #556]	; (8014de0 <_dtoa_r+0x328>)
 8014bb2:	4650      	mov	r0, sl
 8014bb4:	4659      	mov	r1, fp
 8014bb6:	f7f3 fa9f 	bl	80080f8 <__aeabi_dsub>
 8014bba:	a381      	add	r3, pc, #516	; (adr r3, 8014dc0 <_dtoa_r+0x308>)
 8014bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc0:	f7f3 fc52 	bl	8008468 <__aeabi_dmul>
 8014bc4:	a380      	add	r3, pc, #512	; (adr r3, 8014dc8 <_dtoa_r+0x310>)
 8014bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bca:	f7f3 fa97 	bl	80080fc <__adddf3>
 8014bce:	4606      	mov	r6, r0
 8014bd0:	4628      	mov	r0, r5
 8014bd2:	460f      	mov	r7, r1
 8014bd4:	f7f3 fbde 	bl	8008394 <__aeabi_i2d>
 8014bd8:	a37d      	add	r3, pc, #500	; (adr r3, 8014dd0 <_dtoa_r+0x318>)
 8014bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bde:	f7f3 fc43 	bl	8008468 <__aeabi_dmul>
 8014be2:	4602      	mov	r2, r0
 8014be4:	460b      	mov	r3, r1
 8014be6:	4630      	mov	r0, r6
 8014be8:	4639      	mov	r1, r7
 8014bea:	f7f3 fa87 	bl	80080fc <__adddf3>
 8014bee:	4606      	mov	r6, r0
 8014bf0:	460f      	mov	r7, r1
 8014bf2:	f7f3 fee9 	bl	80089c8 <__aeabi_d2iz>
 8014bf6:	2200      	movs	r2, #0
 8014bf8:	4682      	mov	sl, r0
 8014bfa:	2300      	movs	r3, #0
 8014bfc:	4630      	mov	r0, r6
 8014bfe:	4639      	mov	r1, r7
 8014c00:	f7f3 fea4 	bl	800894c <__aeabi_dcmplt>
 8014c04:	b148      	cbz	r0, 8014c1a <_dtoa_r+0x162>
 8014c06:	4650      	mov	r0, sl
 8014c08:	f7f3 fbc4 	bl	8008394 <__aeabi_i2d>
 8014c0c:	4632      	mov	r2, r6
 8014c0e:	463b      	mov	r3, r7
 8014c10:	f7f3 fe92 	bl	8008938 <__aeabi_dcmpeq>
 8014c14:	b908      	cbnz	r0, 8014c1a <_dtoa_r+0x162>
 8014c16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c1a:	f1ba 0f16 	cmp.w	sl, #22
 8014c1e:	d859      	bhi.n	8014cd4 <_dtoa_r+0x21c>
 8014c20:	4970      	ldr	r1, [pc, #448]	; (8014de4 <_dtoa_r+0x32c>)
 8014c22:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014c26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014c2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c2e:	f7f3 feab 	bl	8008988 <__aeabi_dcmpgt>
 8014c32:	2800      	cmp	r0, #0
 8014c34:	d050      	beq.n	8014cd8 <_dtoa_r+0x220>
 8014c36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8014c3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014c40:	1b5d      	subs	r5, r3, r5
 8014c42:	f1b5 0801 	subs.w	r8, r5, #1
 8014c46:	bf49      	itett	mi
 8014c48:	f1c5 0301 	rsbmi	r3, r5, #1
 8014c4c:	2300      	movpl	r3, #0
 8014c4e:	9305      	strmi	r3, [sp, #20]
 8014c50:	f04f 0800 	movmi.w	r8, #0
 8014c54:	bf58      	it	pl
 8014c56:	9305      	strpl	r3, [sp, #20]
 8014c58:	f1ba 0f00 	cmp.w	sl, #0
 8014c5c:	db3e      	blt.n	8014cdc <_dtoa_r+0x224>
 8014c5e:	2300      	movs	r3, #0
 8014c60:	44d0      	add	r8, sl
 8014c62:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014c66:	9307      	str	r3, [sp, #28]
 8014c68:	9b06      	ldr	r3, [sp, #24]
 8014c6a:	2b09      	cmp	r3, #9
 8014c6c:	f200 8090 	bhi.w	8014d90 <_dtoa_r+0x2d8>
 8014c70:	2b05      	cmp	r3, #5
 8014c72:	bfc4      	itt	gt
 8014c74:	3b04      	subgt	r3, #4
 8014c76:	9306      	strgt	r3, [sp, #24]
 8014c78:	9b06      	ldr	r3, [sp, #24]
 8014c7a:	f1a3 0302 	sub.w	r3, r3, #2
 8014c7e:	bfcc      	ite	gt
 8014c80:	2500      	movgt	r5, #0
 8014c82:	2501      	movle	r5, #1
 8014c84:	2b03      	cmp	r3, #3
 8014c86:	f200 808f 	bhi.w	8014da8 <_dtoa_r+0x2f0>
 8014c8a:	e8df f003 	tbb	[pc, r3]
 8014c8e:	7f7d      	.short	0x7f7d
 8014c90:	7131      	.short	0x7131
 8014c92:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014c96:	441d      	add	r5, r3
 8014c98:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014c9c:	2820      	cmp	r0, #32
 8014c9e:	dd13      	ble.n	8014cc8 <_dtoa_r+0x210>
 8014ca0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014ca4:	9b00      	ldr	r3, [sp, #0]
 8014ca6:	fa08 f800 	lsl.w	r8, r8, r0
 8014caa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014cae:	fa23 f000 	lsr.w	r0, r3, r0
 8014cb2:	ea48 0000 	orr.w	r0, r8, r0
 8014cb6:	f7f3 fb5d 	bl	8008374 <__aeabi_ui2d>
 8014cba:	2301      	movs	r3, #1
 8014cbc:	4682      	mov	sl, r0
 8014cbe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014cc2:	3d01      	subs	r5, #1
 8014cc4:	9313      	str	r3, [sp, #76]	; 0x4c
 8014cc6:	e772      	b.n	8014bae <_dtoa_r+0xf6>
 8014cc8:	9b00      	ldr	r3, [sp, #0]
 8014cca:	f1c0 0020 	rsb	r0, r0, #32
 8014cce:	fa03 f000 	lsl.w	r0, r3, r0
 8014cd2:	e7f0      	b.n	8014cb6 <_dtoa_r+0x1fe>
 8014cd4:	2301      	movs	r3, #1
 8014cd6:	e7b1      	b.n	8014c3c <_dtoa_r+0x184>
 8014cd8:	900f      	str	r0, [sp, #60]	; 0x3c
 8014cda:	e7b0      	b.n	8014c3e <_dtoa_r+0x186>
 8014cdc:	9b05      	ldr	r3, [sp, #20]
 8014cde:	eba3 030a 	sub.w	r3, r3, sl
 8014ce2:	9305      	str	r3, [sp, #20]
 8014ce4:	f1ca 0300 	rsb	r3, sl, #0
 8014ce8:	9307      	str	r3, [sp, #28]
 8014cea:	2300      	movs	r3, #0
 8014cec:	930e      	str	r3, [sp, #56]	; 0x38
 8014cee:	e7bb      	b.n	8014c68 <_dtoa_r+0x1b0>
 8014cf0:	2301      	movs	r3, #1
 8014cf2:	930a      	str	r3, [sp, #40]	; 0x28
 8014cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	dd59      	ble.n	8014dae <_dtoa_r+0x2f6>
 8014cfa:	9302      	str	r3, [sp, #8]
 8014cfc:	4699      	mov	r9, r3
 8014cfe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014d00:	2200      	movs	r2, #0
 8014d02:	6072      	str	r2, [r6, #4]
 8014d04:	2204      	movs	r2, #4
 8014d06:	f102 0014 	add.w	r0, r2, #20
 8014d0a:	4298      	cmp	r0, r3
 8014d0c:	6871      	ldr	r1, [r6, #4]
 8014d0e:	d953      	bls.n	8014db8 <_dtoa_r+0x300>
 8014d10:	4620      	mov	r0, r4
 8014d12:	f000 fe7d 	bl	8015a10 <_Balloc>
 8014d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014d18:	6030      	str	r0, [r6, #0]
 8014d1a:	f1b9 0f0e 	cmp.w	r9, #14
 8014d1e:	f8d3 b000 	ldr.w	fp, [r3]
 8014d22:	f200 80e6 	bhi.w	8014ef2 <_dtoa_r+0x43a>
 8014d26:	2d00      	cmp	r5, #0
 8014d28:	f000 80e3 	beq.w	8014ef2 <_dtoa_r+0x43a>
 8014d2c:	ed9d 7b00 	vldr	d7, [sp]
 8014d30:	f1ba 0f00 	cmp.w	sl, #0
 8014d34:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014d38:	dd74      	ble.n	8014e24 <_dtoa_r+0x36c>
 8014d3a:	4a2a      	ldr	r2, [pc, #168]	; (8014de4 <_dtoa_r+0x32c>)
 8014d3c:	f00a 030f 	and.w	r3, sl, #15
 8014d40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014d44:	ed93 7b00 	vldr	d7, [r3]
 8014d48:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014d4c:	06f0      	lsls	r0, r6, #27
 8014d4e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014d52:	d565      	bpl.n	8014e20 <_dtoa_r+0x368>
 8014d54:	4b24      	ldr	r3, [pc, #144]	; (8014de8 <_dtoa_r+0x330>)
 8014d56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014d5a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014d5e:	f7f3 fcad 	bl	80086bc <__aeabi_ddiv>
 8014d62:	e9cd 0100 	strd	r0, r1, [sp]
 8014d66:	f006 060f 	and.w	r6, r6, #15
 8014d6a:	2503      	movs	r5, #3
 8014d6c:	4f1e      	ldr	r7, [pc, #120]	; (8014de8 <_dtoa_r+0x330>)
 8014d6e:	e04c      	b.n	8014e0a <_dtoa_r+0x352>
 8014d70:	2301      	movs	r3, #1
 8014d72:	930a      	str	r3, [sp, #40]	; 0x28
 8014d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d76:	4453      	add	r3, sl
 8014d78:	f103 0901 	add.w	r9, r3, #1
 8014d7c:	9302      	str	r3, [sp, #8]
 8014d7e:	464b      	mov	r3, r9
 8014d80:	2b01      	cmp	r3, #1
 8014d82:	bfb8      	it	lt
 8014d84:	2301      	movlt	r3, #1
 8014d86:	e7ba      	b.n	8014cfe <_dtoa_r+0x246>
 8014d88:	2300      	movs	r3, #0
 8014d8a:	e7b2      	b.n	8014cf2 <_dtoa_r+0x23a>
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	e7f0      	b.n	8014d72 <_dtoa_r+0x2ba>
 8014d90:	2501      	movs	r5, #1
 8014d92:	2300      	movs	r3, #0
 8014d94:	9306      	str	r3, [sp, #24]
 8014d96:	950a      	str	r5, [sp, #40]	; 0x28
 8014d98:	f04f 33ff 	mov.w	r3, #4294967295
 8014d9c:	9302      	str	r3, [sp, #8]
 8014d9e:	4699      	mov	r9, r3
 8014da0:	2200      	movs	r2, #0
 8014da2:	2312      	movs	r3, #18
 8014da4:	920b      	str	r2, [sp, #44]	; 0x2c
 8014da6:	e7aa      	b.n	8014cfe <_dtoa_r+0x246>
 8014da8:	2301      	movs	r3, #1
 8014daa:	930a      	str	r3, [sp, #40]	; 0x28
 8014dac:	e7f4      	b.n	8014d98 <_dtoa_r+0x2e0>
 8014dae:	2301      	movs	r3, #1
 8014db0:	9302      	str	r3, [sp, #8]
 8014db2:	4699      	mov	r9, r3
 8014db4:	461a      	mov	r2, r3
 8014db6:	e7f5      	b.n	8014da4 <_dtoa_r+0x2ec>
 8014db8:	3101      	adds	r1, #1
 8014dba:	6071      	str	r1, [r6, #4]
 8014dbc:	0052      	lsls	r2, r2, #1
 8014dbe:	e7a2      	b.n	8014d06 <_dtoa_r+0x24e>
 8014dc0:	636f4361 	.word	0x636f4361
 8014dc4:	3fd287a7 	.word	0x3fd287a7
 8014dc8:	8b60c8b3 	.word	0x8b60c8b3
 8014dcc:	3fc68a28 	.word	0x3fc68a28
 8014dd0:	509f79fb 	.word	0x509f79fb
 8014dd4:	3fd34413 	.word	0x3fd34413
 8014dd8:	7ff00000 	.word	0x7ff00000
 8014ddc:	08016715 	.word	0x08016715
 8014de0:	3ff80000 	.word	0x3ff80000
 8014de4:	080167d0 	.word	0x080167d0
 8014de8:	080167a8 	.word	0x080167a8
 8014dec:	08016741 	.word	0x08016741
 8014df0:	07f1      	lsls	r1, r6, #31
 8014df2:	d508      	bpl.n	8014e06 <_dtoa_r+0x34e>
 8014df4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014df8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014dfc:	f7f3 fb34 	bl	8008468 <__aeabi_dmul>
 8014e00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014e04:	3501      	adds	r5, #1
 8014e06:	1076      	asrs	r6, r6, #1
 8014e08:	3708      	adds	r7, #8
 8014e0a:	2e00      	cmp	r6, #0
 8014e0c:	d1f0      	bne.n	8014df0 <_dtoa_r+0x338>
 8014e0e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014e12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e16:	f7f3 fc51 	bl	80086bc <__aeabi_ddiv>
 8014e1a:	e9cd 0100 	strd	r0, r1, [sp]
 8014e1e:	e01a      	b.n	8014e56 <_dtoa_r+0x39e>
 8014e20:	2502      	movs	r5, #2
 8014e22:	e7a3      	b.n	8014d6c <_dtoa_r+0x2b4>
 8014e24:	f000 80a0 	beq.w	8014f68 <_dtoa_r+0x4b0>
 8014e28:	f1ca 0600 	rsb	r6, sl, #0
 8014e2c:	4b9f      	ldr	r3, [pc, #636]	; (80150ac <_dtoa_r+0x5f4>)
 8014e2e:	4fa0      	ldr	r7, [pc, #640]	; (80150b0 <_dtoa_r+0x5f8>)
 8014e30:	f006 020f 	and.w	r2, r6, #15
 8014e34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014e40:	f7f3 fb12 	bl	8008468 <__aeabi_dmul>
 8014e44:	e9cd 0100 	strd	r0, r1, [sp]
 8014e48:	1136      	asrs	r6, r6, #4
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	2502      	movs	r5, #2
 8014e4e:	2e00      	cmp	r6, #0
 8014e50:	d17f      	bne.n	8014f52 <_dtoa_r+0x49a>
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d1e1      	bne.n	8014e1a <_dtoa_r+0x362>
 8014e56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	f000 8087 	beq.w	8014f6c <_dtoa_r+0x4b4>
 8014e5e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014e62:	2200      	movs	r2, #0
 8014e64:	4b93      	ldr	r3, [pc, #588]	; (80150b4 <_dtoa_r+0x5fc>)
 8014e66:	4630      	mov	r0, r6
 8014e68:	4639      	mov	r1, r7
 8014e6a:	f7f3 fd6f 	bl	800894c <__aeabi_dcmplt>
 8014e6e:	2800      	cmp	r0, #0
 8014e70:	d07c      	beq.n	8014f6c <_dtoa_r+0x4b4>
 8014e72:	f1b9 0f00 	cmp.w	r9, #0
 8014e76:	d079      	beq.n	8014f6c <_dtoa_r+0x4b4>
 8014e78:	9b02      	ldr	r3, [sp, #8]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	dd35      	ble.n	8014eea <_dtoa_r+0x432>
 8014e7e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014e82:	9308      	str	r3, [sp, #32]
 8014e84:	4639      	mov	r1, r7
 8014e86:	2200      	movs	r2, #0
 8014e88:	4b8b      	ldr	r3, [pc, #556]	; (80150b8 <_dtoa_r+0x600>)
 8014e8a:	4630      	mov	r0, r6
 8014e8c:	f7f3 faec 	bl	8008468 <__aeabi_dmul>
 8014e90:	e9cd 0100 	strd	r0, r1, [sp]
 8014e94:	9f02      	ldr	r7, [sp, #8]
 8014e96:	3501      	adds	r5, #1
 8014e98:	4628      	mov	r0, r5
 8014e9a:	f7f3 fa7b 	bl	8008394 <__aeabi_i2d>
 8014e9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014ea2:	f7f3 fae1 	bl	8008468 <__aeabi_dmul>
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	4b84      	ldr	r3, [pc, #528]	; (80150bc <_dtoa_r+0x604>)
 8014eaa:	f7f3 f927 	bl	80080fc <__adddf3>
 8014eae:	4605      	mov	r5, r0
 8014eb0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014eb4:	2f00      	cmp	r7, #0
 8014eb6:	d15d      	bne.n	8014f74 <_dtoa_r+0x4bc>
 8014eb8:	2200      	movs	r2, #0
 8014eba:	4b81      	ldr	r3, [pc, #516]	; (80150c0 <_dtoa_r+0x608>)
 8014ebc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ec0:	f7f3 f91a 	bl	80080f8 <__aeabi_dsub>
 8014ec4:	462a      	mov	r2, r5
 8014ec6:	4633      	mov	r3, r6
 8014ec8:	e9cd 0100 	strd	r0, r1, [sp]
 8014ecc:	f7f3 fd5c 	bl	8008988 <__aeabi_dcmpgt>
 8014ed0:	2800      	cmp	r0, #0
 8014ed2:	f040 8288 	bne.w	80153e6 <_dtoa_r+0x92e>
 8014ed6:	462a      	mov	r2, r5
 8014ed8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014edc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ee0:	f7f3 fd34 	bl	800894c <__aeabi_dcmplt>
 8014ee4:	2800      	cmp	r0, #0
 8014ee6:	f040 827c 	bne.w	80153e2 <_dtoa_r+0x92a>
 8014eea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014eee:	e9cd 2300 	strd	r2, r3, [sp]
 8014ef2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	f2c0 8150 	blt.w	801519a <_dtoa_r+0x6e2>
 8014efa:	f1ba 0f0e 	cmp.w	sl, #14
 8014efe:	f300 814c 	bgt.w	801519a <_dtoa_r+0x6e2>
 8014f02:	4b6a      	ldr	r3, [pc, #424]	; (80150ac <_dtoa_r+0x5f4>)
 8014f04:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014f08:	ed93 7b00 	vldr	d7, [r3]
 8014f0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014f14:	f280 80d8 	bge.w	80150c8 <_dtoa_r+0x610>
 8014f18:	f1b9 0f00 	cmp.w	r9, #0
 8014f1c:	f300 80d4 	bgt.w	80150c8 <_dtoa_r+0x610>
 8014f20:	f040 825e 	bne.w	80153e0 <_dtoa_r+0x928>
 8014f24:	2200      	movs	r2, #0
 8014f26:	4b66      	ldr	r3, [pc, #408]	; (80150c0 <_dtoa_r+0x608>)
 8014f28:	ec51 0b17 	vmov	r0, r1, d7
 8014f2c:	f7f3 fa9c 	bl	8008468 <__aeabi_dmul>
 8014f30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f34:	f7f3 fd1e 	bl	8008974 <__aeabi_dcmpge>
 8014f38:	464f      	mov	r7, r9
 8014f3a:	464e      	mov	r6, r9
 8014f3c:	2800      	cmp	r0, #0
 8014f3e:	f040 8234 	bne.w	80153aa <_dtoa_r+0x8f2>
 8014f42:	2331      	movs	r3, #49	; 0x31
 8014f44:	f10b 0501 	add.w	r5, fp, #1
 8014f48:	f88b 3000 	strb.w	r3, [fp]
 8014f4c:	f10a 0a01 	add.w	sl, sl, #1
 8014f50:	e22f      	b.n	80153b2 <_dtoa_r+0x8fa>
 8014f52:	07f2      	lsls	r2, r6, #31
 8014f54:	d505      	bpl.n	8014f62 <_dtoa_r+0x4aa>
 8014f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f5a:	f7f3 fa85 	bl	8008468 <__aeabi_dmul>
 8014f5e:	3501      	adds	r5, #1
 8014f60:	2301      	movs	r3, #1
 8014f62:	1076      	asrs	r6, r6, #1
 8014f64:	3708      	adds	r7, #8
 8014f66:	e772      	b.n	8014e4e <_dtoa_r+0x396>
 8014f68:	2502      	movs	r5, #2
 8014f6a:	e774      	b.n	8014e56 <_dtoa_r+0x39e>
 8014f6c:	f8cd a020 	str.w	sl, [sp, #32]
 8014f70:	464f      	mov	r7, r9
 8014f72:	e791      	b.n	8014e98 <_dtoa_r+0x3e0>
 8014f74:	4b4d      	ldr	r3, [pc, #308]	; (80150ac <_dtoa_r+0x5f4>)
 8014f76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014f7a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d047      	beq.n	8015014 <_dtoa_r+0x55c>
 8014f84:	4602      	mov	r2, r0
 8014f86:	460b      	mov	r3, r1
 8014f88:	2000      	movs	r0, #0
 8014f8a:	494e      	ldr	r1, [pc, #312]	; (80150c4 <_dtoa_r+0x60c>)
 8014f8c:	f7f3 fb96 	bl	80086bc <__aeabi_ddiv>
 8014f90:	462a      	mov	r2, r5
 8014f92:	4633      	mov	r3, r6
 8014f94:	f7f3 f8b0 	bl	80080f8 <__aeabi_dsub>
 8014f98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014f9c:	465d      	mov	r5, fp
 8014f9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fa2:	f7f3 fd11 	bl	80089c8 <__aeabi_d2iz>
 8014fa6:	4606      	mov	r6, r0
 8014fa8:	f7f3 f9f4 	bl	8008394 <__aeabi_i2d>
 8014fac:	4602      	mov	r2, r0
 8014fae:	460b      	mov	r3, r1
 8014fb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fb4:	f7f3 f8a0 	bl	80080f8 <__aeabi_dsub>
 8014fb8:	3630      	adds	r6, #48	; 0x30
 8014fba:	f805 6b01 	strb.w	r6, [r5], #1
 8014fbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014fc2:	e9cd 0100 	strd	r0, r1, [sp]
 8014fc6:	f7f3 fcc1 	bl	800894c <__aeabi_dcmplt>
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	d163      	bne.n	8015096 <_dtoa_r+0x5de>
 8014fce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014fd2:	2000      	movs	r0, #0
 8014fd4:	4937      	ldr	r1, [pc, #220]	; (80150b4 <_dtoa_r+0x5fc>)
 8014fd6:	f7f3 f88f 	bl	80080f8 <__aeabi_dsub>
 8014fda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014fde:	f7f3 fcb5 	bl	800894c <__aeabi_dcmplt>
 8014fe2:	2800      	cmp	r0, #0
 8014fe4:	f040 80b7 	bne.w	8015156 <_dtoa_r+0x69e>
 8014fe8:	eba5 030b 	sub.w	r3, r5, fp
 8014fec:	429f      	cmp	r7, r3
 8014fee:	f77f af7c 	ble.w	8014eea <_dtoa_r+0x432>
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	4b30      	ldr	r3, [pc, #192]	; (80150b8 <_dtoa_r+0x600>)
 8014ff6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014ffa:	f7f3 fa35 	bl	8008468 <__aeabi_dmul>
 8014ffe:	2200      	movs	r2, #0
 8015000:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015004:	4b2c      	ldr	r3, [pc, #176]	; (80150b8 <_dtoa_r+0x600>)
 8015006:	e9dd 0100 	ldrd	r0, r1, [sp]
 801500a:	f7f3 fa2d 	bl	8008468 <__aeabi_dmul>
 801500e:	e9cd 0100 	strd	r0, r1, [sp]
 8015012:	e7c4      	b.n	8014f9e <_dtoa_r+0x4e6>
 8015014:	462a      	mov	r2, r5
 8015016:	4633      	mov	r3, r6
 8015018:	f7f3 fa26 	bl	8008468 <__aeabi_dmul>
 801501c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015020:	eb0b 0507 	add.w	r5, fp, r7
 8015024:	465e      	mov	r6, fp
 8015026:	e9dd 0100 	ldrd	r0, r1, [sp]
 801502a:	f7f3 fccd 	bl	80089c8 <__aeabi_d2iz>
 801502e:	4607      	mov	r7, r0
 8015030:	f7f3 f9b0 	bl	8008394 <__aeabi_i2d>
 8015034:	3730      	adds	r7, #48	; 0x30
 8015036:	4602      	mov	r2, r0
 8015038:	460b      	mov	r3, r1
 801503a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801503e:	f7f3 f85b 	bl	80080f8 <__aeabi_dsub>
 8015042:	f806 7b01 	strb.w	r7, [r6], #1
 8015046:	42ae      	cmp	r6, r5
 8015048:	e9cd 0100 	strd	r0, r1, [sp]
 801504c:	f04f 0200 	mov.w	r2, #0
 8015050:	d126      	bne.n	80150a0 <_dtoa_r+0x5e8>
 8015052:	4b1c      	ldr	r3, [pc, #112]	; (80150c4 <_dtoa_r+0x60c>)
 8015054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015058:	f7f3 f850 	bl	80080fc <__adddf3>
 801505c:	4602      	mov	r2, r0
 801505e:	460b      	mov	r3, r1
 8015060:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015064:	f7f3 fc90 	bl	8008988 <__aeabi_dcmpgt>
 8015068:	2800      	cmp	r0, #0
 801506a:	d174      	bne.n	8015156 <_dtoa_r+0x69e>
 801506c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015070:	2000      	movs	r0, #0
 8015072:	4914      	ldr	r1, [pc, #80]	; (80150c4 <_dtoa_r+0x60c>)
 8015074:	f7f3 f840 	bl	80080f8 <__aeabi_dsub>
 8015078:	4602      	mov	r2, r0
 801507a:	460b      	mov	r3, r1
 801507c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015080:	f7f3 fc64 	bl	800894c <__aeabi_dcmplt>
 8015084:	2800      	cmp	r0, #0
 8015086:	f43f af30 	beq.w	8014eea <_dtoa_r+0x432>
 801508a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801508e:	2b30      	cmp	r3, #48	; 0x30
 8015090:	f105 32ff 	add.w	r2, r5, #4294967295
 8015094:	d002      	beq.n	801509c <_dtoa_r+0x5e4>
 8015096:	f8dd a020 	ldr.w	sl, [sp, #32]
 801509a:	e04a      	b.n	8015132 <_dtoa_r+0x67a>
 801509c:	4615      	mov	r5, r2
 801509e:	e7f4      	b.n	801508a <_dtoa_r+0x5d2>
 80150a0:	4b05      	ldr	r3, [pc, #20]	; (80150b8 <_dtoa_r+0x600>)
 80150a2:	f7f3 f9e1 	bl	8008468 <__aeabi_dmul>
 80150a6:	e9cd 0100 	strd	r0, r1, [sp]
 80150aa:	e7bc      	b.n	8015026 <_dtoa_r+0x56e>
 80150ac:	080167d0 	.word	0x080167d0
 80150b0:	080167a8 	.word	0x080167a8
 80150b4:	3ff00000 	.word	0x3ff00000
 80150b8:	40240000 	.word	0x40240000
 80150bc:	401c0000 	.word	0x401c0000
 80150c0:	40140000 	.word	0x40140000
 80150c4:	3fe00000 	.word	0x3fe00000
 80150c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80150cc:	465d      	mov	r5, fp
 80150ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80150d2:	4630      	mov	r0, r6
 80150d4:	4639      	mov	r1, r7
 80150d6:	f7f3 faf1 	bl	80086bc <__aeabi_ddiv>
 80150da:	f7f3 fc75 	bl	80089c8 <__aeabi_d2iz>
 80150de:	4680      	mov	r8, r0
 80150e0:	f7f3 f958 	bl	8008394 <__aeabi_i2d>
 80150e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80150e8:	f7f3 f9be 	bl	8008468 <__aeabi_dmul>
 80150ec:	4602      	mov	r2, r0
 80150ee:	460b      	mov	r3, r1
 80150f0:	4630      	mov	r0, r6
 80150f2:	4639      	mov	r1, r7
 80150f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80150f8:	f7f2 fffe 	bl	80080f8 <__aeabi_dsub>
 80150fc:	f805 6b01 	strb.w	r6, [r5], #1
 8015100:	eba5 060b 	sub.w	r6, r5, fp
 8015104:	45b1      	cmp	r9, r6
 8015106:	4602      	mov	r2, r0
 8015108:	460b      	mov	r3, r1
 801510a:	d139      	bne.n	8015180 <_dtoa_r+0x6c8>
 801510c:	f7f2 fff6 	bl	80080fc <__adddf3>
 8015110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015114:	4606      	mov	r6, r0
 8015116:	460f      	mov	r7, r1
 8015118:	f7f3 fc36 	bl	8008988 <__aeabi_dcmpgt>
 801511c:	b9c8      	cbnz	r0, 8015152 <_dtoa_r+0x69a>
 801511e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015122:	4630      	mov	r0, r6
 8015124:	4639      	mov	r1, r7
 8015126:	f7f3 fc07 	bl	8008938 <__aeabi_dcmpeq>
 801512a:	b110      	cbz	r0, 8015132 <_dtoa_r+0x67a>
 801512c:	f018 0f01 	tst.w	r8, #1
 8015130:	d10f      	bne.n	8015152 <_dtoa_r+0x69a>
 8015132:	9904      	ldr	r1, [sp, #16]
 8015134:	4620      	mov	r0, r4
 8015136:	f000 fc9f 	bl	8015a78 <_Bfree>
 801513a:	2300      	movs	r3, #0
 801513c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801513e:	702b      	strb	r3, [r5, #0]
 8015140:	f10a 0301 	add.w	r3, sl, #1
 8015144:	6013      	str	r3, [r2, #0]
 8015146:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015148:	2b00      	cmp	r3, #0
 801514a:	f000 8241 	beq.w	80155d0 <_dtoa_r+0xb18>
 801514e:	601d      	str	r5, [r3, #0]
 8015150:	e23e      	b.n	80155d0 <_dtoa_r+0xb18>
 8015152:	f8cd a020 	str.w	sl, [sp, #32]
 8015156:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801515a:	2a39      	cmp	r2, #57	; 0x39
 801515c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015160:	d108      	bne.n	8015174 <_dtoa_r+0x6bc>
 8015162:	459b      	cmp	fp, r3
 8015164:	d10a      	bne.n	801517c <_dtoa_r+0x6c4>
 8015166:	9b08      	ldr	r3, [sp, #32]
 8015168:	3301      	adds	r3, #1
 801516a:	9308      	str	r3, [sp, #32]
 801516c:	2330      	movs	r3, #48	; 0x30
 801516e:	f88b 3000 	strb.w	r3, [fp]
 8015172:	465b      	mov	r3, fp
 8015174:	781a      	ldrb	r2, [r3, #0]
 8015176:	3201      	adds	r2, #1
 8015178:	701a      	strb	r2, [r3, #0]
 801517a:	e78c      	b.n	8015096 <_dtoa_r+0x5de>
 801517c:	461d      	mov	r5, r3
 801517e:	e7ea      	b.n	8015156 <_dtoa_r+0x69e>
 8015180:	2200      	movs	r2, #0
 8015182:	4b9b      	ldr	r3, [pc, #620]	; (80153f0 <_dtoa_r+0x938>)
 8015184:	f7f3 f970 	bl	8008468 <__aeabi_dmul>
 8015188:	2200      	movs	r2, #0
 801518a:	2300      	movs	r3, #0
 801518c:	4606      	mov	r6, r0
 801518e:	460f      	mov	r7, r1
 8015190:	f7f3 fbd2 	bl	8008938 <__aeabi_dcmpeq>
 8015194:	2800      	cmp	r0, #0
 8015196:	d09a      	beq.n	80150ce <_dtoa_r+0x616>
 8015198:	e7cb      	b.n	8015132 <_dtoa_r+0x67a>
 801519a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801519c:	2a00      	cmp	r2, #0
 801519e:	f000 808b 	beq.w	80152b8 <_dtoa_r+0x800>
 80151a2:	9a06      	ldr	r2, [sp, #24]
 80151a4:	2a01      	cmp	r2, #1
 80151a6:	dc6e      	bgt.n	8015286 <_dtoa_r+0x7ce>
 80151a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80151aa:	2a00      	cmp	r2, #0
 80151ac:	d067      	beq.n	801527e <_dtoa_r+0x7c6>
 80151ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80151b2:	9f07      	ldr	r7, [sp, #28]
 80151b4:	9d05      	ldr	r5, [sp, #20]
 80151b6:	9a05      	ldr	r2, [sp, #20]
 80151b8:	2101      	movs	r1, #1
 80151ba:	441a      	add	r2, r3
 80151bc:	4620      	mov	r0, r4
 80151be:	9205      	str	r2, [sp, #20]
 80151c0:	4498      	add	r8, r3
 80151c2:	f000 fcf9 	bl	8015bb8 <__i2b>
 80151c6:	4606      	mov	r6, r0
 80151c8:	2d00      	cmp	r5, #0
 80151ca:	dd0c      	ble.n	80151e6 <_dtoa_r+0x72e>
 80151cc:	f1b8 0f00 	cmp.w	r8, #0
 80151d0:	dd09      	ble.n	80151e6 <_dtoa_r+0x72e>
 80151d2:	4545      	cmp	r5, r8
 80151d4:	9a05      	ldr	r2, [sp, #20]
 80151d6:	462b      	mov	r3, r5
 80151d8:	bfa8      	it	ge
 80151da:	4643      	movge	r3, r8
 80151dc:	1ad2      	subs	r2, r2, r3
 80151de:	9205      	str	r2, [sp, #20]
 80151e0:	1aed      	subs	r5, r5, r3
 80151e2:	eba8 0803 	sub.w	r8, r8, r3
 80151e6:	9b07      	ldr	r3, [sp, #28]
 80151e8:	b1eb      	cbz	r3, 8015226 <_dtoa_r+0x76e>
 80151ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d067      	beq.n	80152c0 <_dtoa_r+0x808>
 80151f0:	b18f      	cbz	r7, 8015216 <_dtoa_r+0x75e>
 80151f2:	4631      	mov	r1, r6
 80151f4:	463a      	mov	r2, r7
 80151f6:	4620      	mov	r0, r4
 80151f8:	f000 fd7e 	bl	8015cf8 <__pow5mult>
 80151fc:	9a04      	ldr	r2, [sp, #16]
 80151fe:	4601      	mov	r1, r0
 8015200:	4606      	mov	r6, r0
 8015202:	4620      	mov	r0, r4
 8015204:	f000 fce1 	bl	8015bca <__multiply>
 8015208:	9904      	ldr	r1, [sp, #16]
 801520a:	9008      	str	r0, [sp, #32]
 801520c:	4620      	mov	r0, r4
 801520e:	f000 fc33 	bl	8015a78 <_Bfree>
 8015212:	9b08      	ldr	r3, [sp, #32]
 8015214:	9304      	str	r3, [sp, #16]
 8015216:	9b07      	ldr	r3, [sp, #28]
 8015218:	1bda      	subs	r2, r3, r7
 801521a:	d004      	beq.n	8015226 <_dtoa_r+0x76e>
 801521c:	9904      	ldr	r1, [sp, #16]
 801521e:	4620      	mov	r0, r4
 8015220:	f000 fd6a 	bl	8015cf8 <__pow5mult>
 8015224:	9004      	str	r0, [sp, #16]
 8015226:	2101      	movs	r1, #1
 8015228:	4620      	mov	r0, r4
 801522a:	f000 fcc5 	bl	8015bb8 <__i2b>
 801522e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015230:	4607      	mov	r7, r0
 8015232:	2b00      	cmp	r3, #0
 8015234:	f000 81d0 	beq.w	80155d8 <_dtoa_r+0xb20>
 8015238:	461a      	mov	r2, r3
 801523a:	4601      	mov	r1, r0
 801523c:	4620      	mov	r0, r4
 801523e:	f000 fd5b 	bl	8015cf8 <__pow5mult>
 8015242:	9b06      	ldr	r3, [sp, #24]
 8015244:	2b01      	cmp	r3, #1
 8015246:	4607      	mov	r7, r0
 8015248:	dc40      	bgt.n	80152cc <_dtoa_r+0x814>
 801524a:	9b00      	ldr	r3, [sp, #0]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d139      	bne.n	80152c4 <_dtoa_r+0x80c>
 8015250:	9b01      	ldr	r3, [sp, #4]
 8015252:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015256:	2b00      	cmp	r3, #0
 8015258:	d136      	bne.n	80152c8 <_dtoa_r+0x810>
 801525a:	9b01      	ldr	r3, [sp, #4]
 801525c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015260:	0d1b      	lsrs	r3, r3, #20
 8015262:	051b      	lsls	r3, r3, #20
 8015264:	b12b      	cbz	r3, 8015272 <_dtoa_r+0x7ba>
 8015266:	9b05      	ldr	r3, [sp, #20]
 8015268:	3301      	adds	r3, #1
 801526a:	9305      	str	r3, [sp, #20]
 801526c:	f108 0801 	add.w	r8, r8, #1
 8015270:	2301      	movs	r3, #1
 8015272:	9307      	str	r3, [sp, #28]
 8015274:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015276:	2b00      	cmp	r3, #0
 8015278:	d12a      	bne.n	80152d0 <_dtoa_r+0x818>
 801527a:	2001      	movs	r0, #1
 801527c:	e030      	b.n	80152e0 <_dtoa_r+0x828>
 801527e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015280:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015284:	e795      	b.n	80151b2 <_dtoa_r+0x6fa>
 8015286:	9b07      	ldr	r3, [sp, #28]
 8015288:	f109 37ff 	add.w	r7, r9, #4294967295
 801528c:	42bb      	cmp	r3, r7
 801528e:	bfbf      	itttt	lt
 8015290:	9b07      	ldrlt	r3, [sp, #28]
 8015292:	9707      	strlt	r7, [sp, #28]
 8015294:	1afa      	sublt	r2, r7, r3
 8015296:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015298:	bfbb      	ittet	lt
 801529a:	189b      	addlt	r3, r3, r2
 801529c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801529e:	1bdf      	subge	r7, r3, r7
 80152a0:	2700      	movlt	r7, #0
 80152a2:	f1b9 0f00 	cmp.w	r9, #0
 80152a6:	bfb5      	itete	lt
 80152a8:	9b05      	ldrlt	r3, [sp, #20]
 80152aa:	9d05      	ldrge	r5, [sp, #20]
 80152ac:	eba3 0509 	sublt.w	r5, r3, r9
 80152b0:	464b      	movge	r3, r9
 80152b2:	bfb8      	it	lt
 80152b4:	2300      	movlt	r3, #0
 80152b6:	e77e      	b.n	80151b6 <_dtoa_r+0x6fe>
 80152b8:	9f07      	ldr	r7, [sp, #28]
 80152ba:	9d05      	ldr	r5, [sp, #20]
 80152bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80152be:	e783      	b.n	80151c8 <_dtoa_r+0x710>
 80152c0:	9a07      	ldr	r2, [sp, #28]
 80152c2:	e7ab      	b.n	801521c <_dtoa_r+0x764>
 80152c4:	2300      	movs	r3, #0
 80152c6:	e7d4      	b.n	8015272 <_dtoa_r+0x7ba>
 80152c8:	9b00      	ldr	r3, [sp, #0]
 80152ca:	e7d2      	b.n	8015272 <_dtoa_r+0x7ba>
 80152cc:	2300      	movs	r3, #0
 80152ce:	9307      	str	r3, [sp, #28]
 80152d0:	693b      	ldr	r3, [r7, #16]
 80152d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80152d6:	6918      	ldr	r0, [r3, #16]
 80152d8:	f000 fc20 	bl	8015b1c <__hi0bits>
 80152dc:	f1c0 0020 	rsb	r0, r0, #32
 80152e0:	4440      	add	r0, r8
 80152e2:	f010 001f 	ands.w	r0, r0, #31
 80152e6:	d047      	beq.n	8015378 <_dtoa_r+0x8c0>
 80152e8:	f1c0 0320 	rsb	r3, r0, #32
 80152ec:	2b04      	cmp	r3, #4
 80152ee:	dd3b      	ble.n	8015368 <_dtoa_r+0x8b0>
 80152f0:	9b05      	ldr	r3, [sp, #20]
 80152f2:	f1c0 001c 	rsb	r0, r0, #28
 80152f6:	4403      	add	r3, r0
 80152f8:	9305      	str	r3, [sp, #20]
 80152fa:	4405      	add	r5, r0
 80152fc:	4480      	add	r8, r0
 80152fe:	9b05      	ldr	r3, [sp, #20]
 8015300:	2b00      	cmp	r3, #0
 8015302:	dd05      	ble.n	8015310 <_dtoa_r+0x858>
 8015304:	461a      	mov	r2, r3
 8015306:	9904      	ldr	r1, [sp, #16]
 8015308:	4620      	mov	r0, r4
 801530a:	f000 fd43 	bl	8015d94 <__lshift>
 801530e:	9004      	str	r0, [sp, #16]
 8015310:	f1b8 0f00 	cmp.w	r8, #0
 8015314:	dd05      	ble.n	8015322 <_dtoa_r+0x86a>
 8015316:	4639      	mov	r1, r7
 8015318:	4642      	mov	r2, r8
 801531a:	4620      	mov	r0, r4
 801531c:	f000 fd3a 	bl	8015d94 <__lshift>
 8015320:	4607      	mov	r7, r0
 8015322:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015324:	b353      	cbz	r3, 801537c <_dtoa_r+0x8c4>
 8015326:	4639      	mov	r1, r7
 8015328:	9804      	ldr	r0, [sp, #16]
 801532a:	f000 fd87 	bl	8015e3c <__mcmp>
 801532e:	2800      	cmp	r0, #0
 8015330:	da24      	bge.n	801537c <_dtoa_r+0x8c4>
 8015332:	2300      	movs	r3, #0
 8015334:	220a      	movs	r2, #10
 8015336:	9904      	ldr	r1, [sp, #16]
 8015338:	4620      	mov	r0, r4
 801533a:	f000 fbb4 	bl	8015aa6 <__multadd>
 801533e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015340:	9004      	str	r0, [sp, #16]
 8015342:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015346:	2b00      	cmp	r3, #0
 8015348:	f000 814d 	beq.w	80155e6 <_dtoa_r+0xb2e>
 801534c:	2300      	movs	r3, #0
 801534e:	4631      	mov	r1, r6
 8015350:	220a      	movs	r2, #10
 8015352:	4620      	mov	r0, r4
 8015354:	f000 fba7 	bl	8015aa6 <__multadd>
 8015358:	9b02      	ldr	r3, [sp, #8]
 801535a:	2b00      	cmp	r3, #0
 801535c:	4606      	mov	r6, r0
 801535e:	dc4f      	bgt.n	8015400 <_dtoa_r+0x948>
 8015360:	9b06      	ldr	r3, [sp, #24]
 8015362:	2b02      	cmp	r3, #2
 8015364:	dd4c      	ble.n	8015400 <_dtoa_r+0x948>
 8015366:	e011      	b.n	801538c <_dtoa_r+0x8d4>
 8015368:	d0c9      	beq.n	80152fe <_dtoa_r+0x846>
 801536a:	9a05      	ldr	r2, [sp, #20]
 801536c:	331c      	adds	r3, #28
 801536e:	441a      	add	r2, r3
 8015370:	9205      	str	r2, [sp, #20]
 8015372:	441d      	add	r5, r3
 8015374:	4498      	add	r8, r3
 8015376:	e7c2      	b.n	80152fe <_dtoa_r+0x846>
 8015378:	4603      	mov	r3, r0
 801537a:	e7f6      	b.n	801536a <_dtoa_r+0x8b2>
 801537c:	f1b9 0f00 	cmp.w	r9, #0
 8015380:	dc38      	bgt.n	80153f4 <_dtoa_r+0x93c>
 8015382:	9b06      	ldr	r3, [sp, #24]
 8015384:	2b02      	cmp	r3, #2
 8015386:	dd35      	ble.n	80153f4 <_dtoa_r+0x93c>
 8015388:	f8cd 9008 	str.w	r9, [sp, #8]
 801538c:	9b02      	ldr	r3, [sp, #8]
 801538e:	b963      	cbnz	r3, 80153aa <_dtoa_r+0x8f2>
 8015390:	4639      	mov	r1, r7
 8015392:	2205      	movs	r2, #5
 8015394:	4620      	mov	r0, r4
 8015396:	f000 fb86 	bl	8015aa6 <__multadd>
 801539a:	4601      	mov	r1, r0
 801539c:	4607      	mov	r7, r0
 801539e:	9804      	ldr	r0, [sp, #16]
 80153a0:	f000 fd4c 	bl	8015e3c <__mcmp>
 80153a4:	2800      	cmp	r0, #0
 80153a6:	f73f adcc 	bgt.w	8014f42 <_dtoa_r+0x48a>
 80153aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153ac:	465d      	mov	r5, fp
 80153ae:	ea6f 0a03 	mvn.w	sl, r3
 80153b2:	f04f 0900 	mov.w	r9, #0
 80153b6:	4639      	mov	r1, r7
 80153b8:	4620      	mov	r0, r4
 80153ba:	f000 fb5d 	bl	8015a78 <_Bfree>
 80153be:	2e00      	cmp	r6, #0
 80153c0:	f43f aeb7 	beq.w	8015132 <_dtoa_r+0x67a>
 80153c4:	f1b9 0f00 	cmp.w	r9, #0
 80153c8:	d005      	beq.n	80153d6 <_dtoa_r+0x91e>
 80153ca:	45b1      	cmp	r9, r6
 80153cc:	d003      	beq.n	80153d6 <_dtoa_r+0x91e>
 80153ce:	4649      	mov	r1, r9
 80153d0:	4620      	mov	r0, r4
 80153d2:	f000 fb51 	bl	8015a78 <_Bfree>
 80153d6:	4631      	mov	r1, r6
 80153d8:	4620      	mov	r0, r4
 80153da:	f000 fb4d 	bl	8015a78 <_Bfree>
 80153de:	e6a8      	b.n	8015132 <_dtoa_r+0x67a>
 80153e0:	2700      	movs	r7, #0
 80153e2:	463e      	mov	r6, r7
 80153e4:	e7e1      	b.n	80153aa <_dtoa_r+0x8f2>
 80153e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80153ea:	463e      	mov	r6, r7
 80153ec:	e5a9      	b.n	8014f42 <_dtoa_r+0x48a>
 80153ee:	bf00      	nop
 80153f0:	40240000 	.word	0x40240000
 80153f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80153f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	f000 80fa 	beq.w	80155f4 <_dtoa_r+0xb3c>
 8015400:	2d00      	cmp	r5, #0
 8015402:	dd05      	ble.n	8015410 <_dtoa_r+0x958>
 8015404:	4631      	mov	r1, r6
 8015406:	462a      	mov	r2, r5
 8015408:	4620      	mov	r0, r4
 801540a:	f000 fcc3 	bl	8015d94 <__lshift>
 801540e:	4606      	mov	r6, r0
 8015410:	9b07      	ldr	r3, [sp, #28]
 8015412:	2b00      	cmp	r3, #0
 8015414:	d04c      	beq.n	80154b0 <_dtoa_r+0x9f8>
 8015416:	6871      	ldr	r1, [r6, #4]
 8015418:	4620      	mov	r0, r4
 801541a:	f000 faf9 	bl	8015a10 <_Balloc>
 801541e:	6932      	ldr	r2, [r6, #16]
 8015420:	3202      	adds	r2, #2
 8015422:	4605      	mov	r5, r0
 8015424:	0092      	lsls	r2, r2, #2
 8015426:	f106 010c 	add.w	r1, r6, #12
 801542a:	300c      	adds	r0, #12
 801542c:	f7fe fd0a 	bl	8013e44 <memcpy>
 8015430:	2201      	movs	r2, #1
 8015432:	4629      	mov	r1, r5
 8015434:	4620      	mov	r0, r4
 8015436:	f000 fcad 	bl	8015d94 <__lshift>
 801543a:	9b00      	ldr	r3, [sp, #0]
 801543c:	f8cd b014 	str.w	fp, [sp, #20]
 8015440:	f003 0301 	and.w	r3, r3, #1
 8015444:	46b1      	mov	r9, r6
 8015446:	9307      	str	r3, [sp, #28]
 8015448:	4606      	mov	r6, r0
 801544a:	4639      	mov	r1, r7
 801544c:	9804      	ldr	r0, [sp, #16]
 801544e:	f7ff faa5 	bl	801499c <quorem>
 8015452:	4649      	mov	r1, r9
 8015454:	4605      	mov	r5, r0
 8015456:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801545a:	9804      	ldr	r0, [sp, #16]
 801545c:	f000 fcee 	bl	8015e3c <__mcmp>
 8015460:	4632      	mov	r2, r6
 8015462:	9000      	str	r0, [sp, #0]
 8015464:	4639      	mov	r1, r7
 8015466:	4620      	mov	r0, r4
 8015468:	f000 fd02 	bl	8015e70 <__mdiff>
 801546c:	68c3      	ldr	r3, [r0, #12]
 801546e:	4602      	mov	r2, r0
 8015470:	bb03      	cbnz	r3, 80154b4 <_dtoa_r+0x9fc>
 8015472:	4601      	mov	r1, r0
 8015474:	9008      	str	r0, [sp, #32]
 8015476:	9804      	ldr	r0, [sp, #16]
 8015478:	f000 fce0 	bl	8015e3c <__mcmp>
 801547c:	9a08      	ldr	r2, [sp, #32]
 801547e:	4603      	mov	r3, r0
 8015480:	4611      	mov	r1, r2
 8015482:	4620      	mov	r0, r4
 8015484:	9308      	str	r3, [sp, #32]
 8015486:	f000 faf7 	bl	8015a78 <_Bfree>
 801548a:	9b08      	ldr	r3, [sp, #32]
 801548c:	b9a3      	cbnz	r3, 80154b8 <_dtoa_r+0xa00>
 801548e:	9a06      	ldr	r2, [sp, #24]
 8015490:	b992      	cbnz	r2, 80154b8 <_dtoa_r+0xa00>
 8015492:	9a07      	ldr	r2, [sp, #28]
 8015494:	b982      	cbnz	r2, 80154b8 <_dtoa_r+0xa00>
 8015496:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801549a:	d029      	beq.n	80154f0 <_dtoa_r+0xa38>
 801549c:	9b00      	ldr	r3, [sp, #0]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	dd01      	ble.n	80154a6 <_dtoa_r+0x9ee>
 80154a2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80154a6:	9b05      	ldr	r3, [sp, #20]
 80154a8:	1c5d      	adds	r5, r3, #1
 80154aa:	f883 8000 	strb.w	r8, [r3]
 80154ae:	e782      	b.n	80153b6 <_dtoa_r+0x8fe>
 80154b0:	4630      	mov	r0, r6
 80154b2:	e7c2      	b.n	801543a <_dtoa_r+0x982>
 80154b4:	2301      	movs	r3, #1
 80154b6:	e7e3      	b.n	8015480 <_dtoa_r+0x9c8>
 80154b8:	9a00      	ldr	r2, [sp, #0]
 80154ba:	2a00      	cmp	r2, #0
 80154bc:	db04      	blt.n	80154c8 <_dtoa_r+0xa10>
 80154be:	d125      	bne.n	801550c <_dtoa_r+0xa54>
 80154c0:	9a06      	ldr	r2, [sp, #24]
 80154c2:	bb1a      	cbnz	r2, 801550c <_dtoa_r+0xa54>
 80154c4:	9a07      	ldr	r2, [sp, #28]
 80154c6:	bb0a      	cbnz	r2, 801550c <_dtoa_r+0xa54>
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	ddec      	ble.n	80154a6 <_dtoa_r+0x9ee>
 80154cc:	2201      	movs	r2, #1
 80154ce:	9904      	ldr	r1, [sp, #16]
 80154d0:	4620      	mov	r0, r4
 80154d2:	f000 fc5f 	bl	8015d94 <__lshift>
 80154d6:	4639      	mov	r1, r7
 80154d8:	9004      	str	r0, [sp, #16]
 80154da:	f000 fcaf 	bl	8015e3c <__mcmp>
 80154de:	2800      	cmp	r0, #0
 80154e0:	dc03      	bgt.n	80154ea <_dtoa_r+0xa32>
 80154e2:	d1e0      	bne.n	80154a6 <_dtoa_r+0x9ee>
 80154e4:	f018 0f01 	tst.w	r8, #1
 80154e8:	d0dd      	beq.n	80154a6 <_dtoa_r+0x9ee>
 80154ea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80154ee:	d1d8      	bne.n	80154a2 <_dtoa_r+0x9ea>
 80154f0:	9b05      	ldr	r3, [sp, #20]
 80154f2:	9a05      	ldr	r2, [sp, #20]
 80154f4:	1c5d      	adds	r5, r3, #1
 80154f6:	2339      	movs	r3, #57	; 0x39
 80154f8:	7013      	strb	r3, [r2, #0]
 80154fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80154fe:	2b39      	cmp	r3, #57	; 0x39
 8015500:	f105 32ff 	add.w	r2, r5, #4294967295
 8015504:	d04f      	beq.n	80155a6 <_dtoa_r+0xaee>
 8015506:	3301      	adds	r3, #1
 8015508:	7013      	strb	r3, [r2, #0]
 801550a:	e754      	b.n	80153b6 <_dtoa_r+0x8fe>
 801550c:	9a05      	ldr	r2, [sp, #20]
 801550e:	2b00      	cmp	r3, #0
 8015510:	f102 0501 	add.w	r5, r2, #1
 8015514:	dd06      	ble.n	8015524 <_dtoa_r+0xa6c>
 8015516:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801551a:	d0e9      	beq.n	80154f0 <_dtoa_r+0xa38>
 801551c:	f108 0801 	add.w	r8, r8, #1
 8015520:	9b05      	ldr	r3, [sp, #20]
 8015522:	e7c2      	b.n	80154aa <_dtoa_r+0x9f2>
 8015524:	9a02      	ldr	r2, [sp, #8]
 8015526:	f805 8c01 	strb.w	r8, [r5, #-1]
 801552a:	eba5 030b 	sub.w	r3, r5, fp
 801552e:	4293      	cmp	r3, r2
 8015530:	d021      	beq.n	8015576 <_dtoa_r+0xabe>
 8015532:	2300      	movs	r3, #0
 8015534:	220a      	movs	r2, #10
 8015536:	9904      	ldr	r1, [sp, #16]
 8015538:	4620      	mov	r0, r4
 801553a:	f000 fab4 	bl	8015aa6 <__multadd>
 801553e:	45b1      	cmp	r9, r6
 8015540:	9004      	str	r0, [sp, #16]
 8015542:	f04f 0300 	mov.w	r3, #0
 8015546:	f04f 020a 	mov.w	r2, #10
 801554a:	4649      	mov	r1, r9
 801554c:	4620      	mov	r0, r4
 801554e:	d105      	bne.n	801555c <_dtoa_r+0xaa4>
 8015550:	f000 faa9 	bl	8015aa6 <__multadd>
 8015554:	4681      	mov	r9, r0
 8015556:	4606      	mov	r6, r0
 8015558:	9505      	str	r5, [sp, #20]
 801555a:	e776      	b.n	801544a <_dtoa_r+0x992>
 801555c:	f000 faa3 	bl	8015aa6 <__multadd>
 8015560:	4631      	mov	r1, r6
 8015562:	4681      	mov	r9, r0
 8015564:	2300      	movs	r3, #0
 8015566:	220a      	movs	r2, #10
 8015568:	4620      	mov	r0, r4
 801556a:	f000 fa9c 	bl	8015aa6 <__multadd>
 801556e:	4606      	mov	r6, r0
 8015570:	e7f2      	b.n	8015558 <_dtoa_r+0xaa0>
 8015572:	f04f 0900 	mov.w	r9, #0
 8015576:	2201      	movs	r2, #1
 8015578:	9904      	ldr	r1, [sp, #16]
 801557a:	4620      	mov	r0, r4
 801557c:	f000 fc0a 	bl	8015d94 <__lshift>
 8015580:	4639      	mov	r1, r7
 8015582:	9004      	str	r0, [sp, #16]
 8015584:	f000 fc5a 	bl	8015e3c <__mcmp>
 8015588:	2800      	cmp	r0, #0
 801558a:	dcb6      	bgt.n	80154fa <_dtoa_r+0xa42>
 801558c:	d102      	bne.n	8015594 <_dtoa_r+0xadc>
 801558e:	f018 0f01 	tst.w	r8, #1
 8015592:	d1b2      	bne.n	80154fa <_dtoa_r+0xa42>
 8015594:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015598:	2b30      	cmp	r3, #48	; 0x30
 801559a:	f105 32ff 	add.w	r2, r5, #4294967295
 801559e:	f47f af0a 	bne.w	80153b6 <_dtoa_r+0x8fe>
 80155a2:	4615      	mov	r5, r2
 80155a4:	e7f6      	b.n	8015594 <_dtoa_r+0xadc>
 80155a6:	4593      	cmp	fp, r2
 80155a8:	d105      	bne.n	80155b6 <_dtoa_r+0xafe>
 80155aa:	2331      	movs	r3, #49	; 0x31
 80155ac:	f10a 0a01 	add.w	sl, sl, #1
 80155b0:	f88b 3000 	strb.w	r3, [fp]
 80155b4:	e6ff      	b.n	80153b6 <_dtoa_r+0x8fe>
 80155b6:	4615      	mov	r5, r2
 80155b8:	e79f      	b.n	80154fa <_dtoa_r+0xa42>
 80155ba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015620 <_dtoa_r+0xb68>
 80155be:	e007      	b.n	80155d0 <_dtoa_r+0xb18>
 80155c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80155c2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015624 <_dtoa_r+0xb6c>
 80155c6:	b11b      	cbz	r3, 80155d0 <_dtoa_r+0xb18>
 80155c8:	f10b 0308 	add.w	r3, fp, #8
 80155cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80155ce:	6013      	str	r3, [r2, #0]
 80155d0:	4658      	mov	r0, fp
 80155d2:	b017      	add	sp, #92	; 0x5c
 80155d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155d8:	9b06      	ldr	r3, [sp, #24]
 80155da:	2b01      	cmp	r3, #1
 80155dc:	f77f ae35 	ble.w	801524a <_dtoa_r+0x792>
 80155e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80155e2:	9307      	str	r3, [sp, #28]
 80155e4:	e649      	b.n	801527a <_dtoa_r+0x7c2>
 80155e6:	9b02      	ldr	r3, [sp, #8]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	dc03      	bgt.n	80155f4 <_dtoa_r+0xb3c>
 80155ec:	9b06      	ldr	r3, [sp, #24]
 80155ee:	2b02      	cmp	r3, #2
 80155f0:	f73f aecc 	bgt.w	801538c <_dtoa_r+0x8d4>
 80155f4:	465d      	mov	r5, fp
 80155f6:	4639      	mov	r1, r7
 80155f8:	9804      	ldr	r0, [sp, #16]
 80155fa:	f7ff f9cf 	bl	801499c <quorem>
 80155fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015602:	f805 8b01 	strb.w	r8, [r5], #1
 8015606:	9a02      	ldr	r2, [sp, #8]
 8015608:	eba5 030b 	sub.w	r3, r5, fp
 801560c:	429a      	cmp	r2, r3
 801560e:	ddb0      	ble.n	8015572 <_dtoa_r+0xaba>
 8015610:	2300      	movs	r3, #0
 8015612:	220a      	movs	r2, #10
 8015614:	9904      	ldr	r1, [sp, #16]
 8015616:	4620      	mov	r0, r4
 8015618:	f000 fa45 	bl	8015aa6 <__multadd>
 801561c:	9004      	str	r0, [sp, #16]
 801561e:	e7ea      	b.n	80155f6 <_dtoa_r+0xb3e>
 8015620:	08016714 	.word	0x08016714
 8015624:	08016738 	.word	0x08016738

08015628 <__sflush_r>:
 8015628:	898a      	ldrh	r2, [r1, #12]
 801562a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801562e:	4605      	mov	r5, r0
 8015630:	0710      	lsls	r0, r2, #28
 8015632:	460c      	mov	r4, r1
 8015634:	d458      	bmi.n	80156e8 <__sflush_r+0xc0>
 8015636:	684b      	ldr	r3, [r1, #4]
 8015638:	2b00      	cmp	r3, #0
 801563a:	dc05      	bgt.n	8015648 <__sflush_r+0x20>
 801563c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801563e:	2b00      	cmp	r3, #0
 8015640:	dc02      	bgt.n	8015648 <__sflush_r+0x20>
 8015642:	2000      	movs	r0, #0
 8015644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801564a:	2e00      	cmp	r6, #0
 801564c:	d0f9      	beq.n	8015642 <__sflush_r+0x1a>
 801564e:	2300      	movs	r3, #0
 8015650:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015654:	682f      	ldr	r7, [r5, #0]
 8015656:	6a21      	ldr	r1, [r4, #32]
 8015658:	602b      	str	r3, [r5, #0]
 801565a:	d032      	beq.n	80156c2 <__sflush_r+0x9a>
 801565c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801565e:	89a3      	ldrh	r3, [r4, #12]
 8015660:	075a      	lsls	r2, r3, #29
 8015662:	d505      	bpl.n	8015670 <__sflush_r+0x48>
 8015664:	6863      	ldr	r3, [r4, #4]
 8015666:	1ac0      	subs	r0, r0, r3
 8015668:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801566a:	b10b      	cbz	r3, 8015670 <__sflush_r+0x48>
 801566c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801566e:	1ac0      	subs	r0, r0, r3
 8015670:	2300      	movs	r3, #0
 8015672:	4602      	mov	r2, r0
 8015674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015676:	6a21      	ldr	r1, [r4, #32]
 8015678:	4628      	mov	r0, r5
 801567a:	47b0      	blx	r6
 801567c:	1c43      	adds	r3, r0, #1
 801567e:	89a3      	ldrh	r3, [r4, #12]
 8015680:	d106      	bne.n	8015690 <__sflush_r+0x68>
 8015682:	6829      	ldr	r1, [r5, #0]
 8015684:	291d      	cmp	r1, #29
 8015686:	d848      	bhi.n	801571a <__sflush_r+0xf2>
 8015688:	4a29      	ldr	r2, [pc, #164]	; (8015730 <__sflush_r+0x108>)
 801568a:	40ca      	lsrs	r2, r1
 801568c:	07d6      	lsls	r6, r2, #31
 801568e:	d544      	bpl.n	801571a <__sflush_r+0xf2>
 8015690:	2200      	movs	r2, #0
 8015692:	6062      	str	r2, [r4, #4]
 8015694:	04d9      	lsls	r1, r3, #19
 8015696:	6922      	ldr	r2, [r4, #16]
 8015698:	6022      	str	r2, [r4, #0]
 801569a:	d504      	bpl.n	80156a6 <__sflush_r+0x7e>
 801569c:	1c42      	adds	r2, r0, #1
 801569e:	d101      	bne.n	80156a4 <__sflush_r+0x7c>
 80156a0:	682b      	ldr	r3, [r5, #0]
 80156a2:	b903      	cbnz	r3, 80156a6 <__sflush_r+0x7e>
 80156a4:	6560      	str	r0, [r4, #84]	; 0x54
 80156a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80156a8:	602f      	str	r7, [r5, #0]
 80156aa:	2900      	cmp	r1, #0
 80156ac:	d0c9      	beq.n	8015642 <__sflush_r+0x1a>
 80156ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80156b2:	4299      	cmp	r1, r3
 80156b4:	d002      	beq.n	80156bc <__sflush_r+0x94>
 80156b6:	4628      	mov	r0, r5
 80156b8:	f000 fc94 	bl	8015fe4 <_free_r>
 80156bc:	2000      	movs	r0, #0
 80156be:	6360      	str	r0, [r4, #52]	; 0x34
 80156c0:	e7c0      	b.n	8015644 <__sflush_r+0x1c>
 80156c2:	2301      	movs	r3, #1
 80156c4:	4628      	mov	r0, r5
 80156c6:	47b0      	blx	r6
 80156c8:	1c41      	adds	r1, r0, #1
 80156ca:	d1c8      	bne.n	801565e <__sflush_r+0x36>
 80156cc:	682b      	ldr	r3, [r5, #0]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d0c5      	beq.n	801565e <__sflush_r+0x36>
 80156d2:	2b1d      	cmp	r3, #29
 80156d4:	d001      	beq.n	80156da <__sflush_r+0xb2>
 80156d6:	2b16      	cmp	r3, #22
 80156d8:	d101      	bne.n	80156de <__sflush_r+0xb6>
 80156da:	602f      	str	r7, [r5, #0]
 80156dc:	e7b1      	b.n	8015642 <__sflush_r+0x1a>
 80156de:	89a3      	ldrh	r3, [r4, #12]
 80156e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80156e4:	81a3      	strh	r3, [r4, #12]
 80156e6:	e7ad      	b.n	8015644 <__sflush_r+0x1c>
 80156e8:	690f      	ldr	r7, [r1, #16]
 80156ea:	2f00      	cmp	r7, #0
 80156ec:	d0a9      	beq.n	8015642 <__sflush_r+0x1a>
 80156ee:	0793      	lsls	r3, r2, #30
 80156f0:	680e      	ldr	r6, [r1, #0]
 80156f2:	bf08      	it	eq
 80156f4:	694b      	ldreq	r3, [r1, #20]
 80156f6:	600f      	str	r7, [r1, #0]
 80156f8:	bf18      	it	ne
 80156fa:	2300      	movne	r3, #0
 80156fc:	eba6 0807 	sub.w	r8, r6, r7
 8015700:	608b      	str	r3, [r1, #8]
 8015702:	f1b8 0f00 	cmp.w	r8, #0
 8015706:	dd9c      	ble.n	8015642 <__sflush_r+0x1a>
 8015708:	4643      	mov	r3, r8
 801570a:	463a      	mov	r2, r7
 801570c:	6a21      	ldr	r1, [r4, #32]
 801570e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015710:	4628      	mov	r0, r5
 8015712:	47b0      	blx	r6
 8015714:	2800      	cmp	r0, #0
 8015716:	dc06      	bgt.n	8015726 <__sflush_r+0xfe>
 8015718:	89a3      	ldrh	r3, [r4, #12]
 801571a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801571e:	81a3      	strh	r3, [r4, #12]
 8015720:	f04f 30ff 	mov.w	r0, #4294967295
 8015724:	e78e      	b.n	8015644 <__sflush_r+0x1c>
 8015726:	4407      	add	r7, r0
 8015728:	eba8 0800 	sub.w	r8, r8, r0
 801572c:	e7e9      	b.n	8015702 <__sflush_r+0xda>
 801572e:	bf00      	nop
 8015730:	20400001 	.word	0x20400001

08015734 <_fflush_r>:
 8015734:	b538      	push	{r3, r4, r5, lr}
 8015736:	690b      	ldr	r3, [r1, #16]
 8015738:	4605      	mov	r5, r0
 801573a:	460c      	mov	r4, r1
 801573c:	b1db      	cbz	r3, 8015776 <_fflush_r+0x42>
 801573e:	b118      	cbz	r0, 8015748 <_fflush_r+0x14>
 8015740:	6983      	ldr	r3, [r0, #24]
 8015742:	b90b      	cbnz	r3, 8015748 <_fflush_r+0x14>
 8015744:	f000 f860 	bl	8015808 <__sinit>
 8015748:	4b0c      	ldr	r3, [pc, #48]	; (801577c <_fflush_r+0x48>)
 801574a:	429c      	cmp	r4, r3
 801574c:	d109      	bne.n	8015762 <_fflush_r+0x2e>
 801574e:	686c      	ldr	r4, [r5, #4]
 8015750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015754:	b17b      	cbz	r3, 8015776 <_fflush_r+0x42>
 8015756:	4621      	mov	r1, r4
 8015758:	4628      	mov	r0, r5
 801575a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801575e:	f7ff bf63 	b.w	8015628 <__sflush_r>
 8015762:	4b07      	ldr	r3, [pc, #28]	; (8015780 <_fflush_r+0x4c>)
 8015764:	429c      	cmp	r4, r3
 8015766:	d101      	bne.n	801576c <_fflush_r+0x38>
 8015768:	68ac      	ldr	r4, [r5, #8]
 801576a:	e7f1      	b.n	8015750 <_fflush_r+0x1c>
 801576c:	4b05      	ldr	r3, [pc, #20]	; (8015784 <_fflush_r+0x50>)
 801576e:	429c      	cmp	r4, r3
 8015770:	bf08      	it	eq
 8015772:	68ec      	ldreq	r4, [r5, #12]
 8015774:	e7ec      	b.n	8015750 <_fflush_r+0x1c>
 8015776:	2000      	movs	r0, #0
 8015778:	bd38      	pop	{r3, r4, r5, pc}
 801577a:	bf00      	nop
 801577c:	08016768 	.word	0x08016768
 8015780:	08016788 	.word	0x08016788
 8015784:	08016748 	.word	0x08016748

08015788 <std>:
 8015788:	2300      	movs	r3, #0
 801578a:	b510      	push	{r4, lr}
 801578c:	4604      	mov	r4, r0
 801578e:	e9c0 3300 	strd	r3, r3, [r0]
 8015792:	6083      	str	r3, [r0, #8]
 8015794:	8181      	strh	r1, [r0, #12]
 8015796:	6643      	str	r3, [r0, #100]	; 0x64
 8015798:	81c2      	strh	r2, [r0, #14]
 801579a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801579e:	6183      	str	r3, [r0, #24]
 80157a0:	4619      	mov	r1, r3
 80157a2:	2208      	movs	r2, #8
 80157a4:	305c      	adds	r0, #92	; 0x5c
 80157a6:	f7fe fb58 	bl	8013e5a <memset>
 80157aa:	4b05      	ldr	r3, [pc, #20]	; (80157c0 <std+0x38>)
 80157ac:	6263      	str	r3, [r4, #36]	; 0x24
 80157ae:	4b05      	ldr	r3, [pc, #20]	; (80157c4 <std+0x3c>)
 80157b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80157b2:	4b05      	ldr	r3, [pc, #20]	; (80157c8 <std+0x40>)
 80157b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80157b6:	4b05      	ldr	r3, [pc, #20]	; (80157cc <std+0x44>)
 80157b8:	6224      	str	r4, [r4, #32]
 80157ba:	6323      	str	r3, [r4, #48]	; 0x30
 80157bc:	bd10      	pop	{r4, pc}
 80157be:	bf00      	nop
 80157c0:	080163d5 	.word	0x080163d5
 80157c4:	080163f7 	.word	0x080163f7
 80157c8:	0801642f 	.word	0x0801642f
 80157cc:	08016453 	.word	0x08016453

080157d0 <_cleanup_r>:
 80157d0:	4901      	ldr	r1, [pc, #4]	; (80157d8 <_cleanup_r+0x8>)
 80157d2:	f000 b885 	b.w	80158e0 <_fwalk_reent>
 80157d6:	bf00      	nop
 80157d8:	08015735 	.word	0x08015735

080157dc <__sfmoreglue>:
 80157dc:	b570      	push	{r4, r5, r6, lr}
 80157de:	1e4a      	subs	r2, r1, #1
 80157e0:	2568      	movs	r5, #104	; 0x68
 80157e2:	4355      	muls	r5, r2
 80157e4:	460e      	mov	r6, r1
 80157e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80157ea:	f000 fc49 	bl	8016080 <_malloc_r>
 80157ee:	4604      	mov	r4, r0
 80157f0:	b140      	cbz	r0, 8015804 <__sfmoreglue+0x28>
 80157f2:	2100      	movs	r1, #0
 80157f4:	e9c0 1600 	strd	r1, r6, [r0]
 80157f8:	300c      	adds	r0, #12
 80157fa:	60a0      	str	r0, [r4, #8]
 80157fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015800:	f7fe fb2b 	bl	8013e5a <memset>
 8015804:	4620      	mov	r0, r4
 8015806:	bd70      	pop	{r4, r5, r6, pc}

08015808 <__sinit>:
 8015808:	6983      	ldr	r3, [r0, #24]
 801580a:	b510      	push	{r4, lr}
 801580c:	4604      	mov	r4, r0
 801580e:	bb33      	cbnz	r3, 801585e <__sinit+0x56>
 8015810:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015814:	6503      	str	r3, [r0, #80]	; 0x50
 8015816:	4b12      	ldr	r3, [pc, #72]	; (8015860 <__sinit+0x58>)
 8015818:	4a12      	ldr	r2, [pc, #72]	; (8015864 <__sinit+0x5c>)
 801581a:	681b      	ldr	r3, [r3, #0]
 801581c:	6282      	str	r2, [r0, #40]	; 0x28
 801581e:	4298      	cmp	r0, r3
 8015820:	bf04      	itt	eq
 8015822:	2301      	moveq	r3, #1
 8015824:	6183      	streq	r3, [r0, #24]
 8015826:	f000 f81f 	bl	8015868 <__sfp>
 801582a:	6060      	str	r0, [r4, #4]
 801582c:	4620      	mov	r0, r4
 801582e:	f000 f81b 	bl	8015868 <__sfp>
 8015832:	60a0      	str	r0, [r4, #8]
 8015834:	4620      	mov	r0, r4
 8015836:	f000 f817 	bl	8015868 <__sfp>
 801583a:	2200      	movs	r2, #0
 801583c:	60e0      	str	r0, [r4, #12]
 801583e:	2104      	movs	r1, #4
 8015840:	6860      	ldr	r0, [r4, #4]
 8015842:	f7ff ffa1 	bl	8015788 <std>
 8015846:	2201      	movs	r2, #1
 8015848:	2109      	movs	r1, #9
 801584a:	68a0      	ldr	r0, [r4, #8]
 801584c:	f7ff ff9c 	bl	8015788 <std>
 8015850:	2202      	movs	r2, #2
 8015852:	2112      	movs	r1, #18
 8015854:	68e0      	ldr	r0, [r4, #12]
 8015856:	f7ff ff97 	bl	8015788 <std>
 801585a:	2301      	movs	r3, #1
 801585c:	61a3      	str	r3, [r4, #24]
 801585e:	bd10      	pop	{r4, pc}
 8015860:	08016700 	.word	0x08016700
 8015864:	080157d1 	.word	0x080157d1

08015868 <__sfp>:
 8015868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801586a:	4b1b      	ldr	r3, [pc, #108]	; (80158d8 <__sfp+0x70>)
 801586c:	681e      	ldr	r6, [r3, #0]
 801586e:	69b3      	ldr	r3, [r6, #24]
 8015870:	4607      	mov	r7, r0
 8015872:	b913      	cbnz	r3, 801587a <__sfp+0x12>
 8015874:	4630      	mov	r0, r6
 8015876:	f7ff ffc7 	bl	8015808 <__sinit>
 801587a:	3648      	adds	r6, #72	; 0x48
 801587c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015880:	3b01      	subs	r3, #1
 8015882:	d503      	bpl.n	801588c <__sfp+0x24>
 8015884:	6833      	ldr	r3, [r6, #0]
 8015886:	b133      	cbz	r3, 8015896 <__sfp+0x2e>
 8015888:	6836      	ldr	r6, [r6, #0]
 801588a:	e7f7      	b.n	801587c <__sfp+0x14>
 801588c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015890:	b16d      	cbz	r5, 80158ae <__sfp+0x46>
 8015892:	3468      	adds	r4, #104	; 0x68
 8015894:	e7f4      	b.n	8015880 <__sfp+0x18>
 8015896:	2104      	movs	r1, #4
 8015898:	4638      	mov	r0, r7
 801589a:	f7ff ff9f 	bl	80157dc <__sfmoreglue>
 801589e:	6030      	str	r0, [r6, #0]
 80158a0:	2800      	cmp	r0, #0
 80158a2:	d1f1      	bne.n	8015888 <__sfp+0x20>
 80158a4:	230c      	movs	r3, #12
 80158a6:	603b      	str	r3, [r7, #0]
 80158a8:	4604      	mov	r4, r0
 80158aa:	4620      	mov	r0, r4
 80158ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80158ae:	4b0b      	ldr	r3, [pc, #44]	; (80158dc <__sfp+0x74>)
 80158b0:	6665      	str	r5, [r4, #100]	; 0x64
 80158b2:	e9c4 5500 	strd	r5, r5, [r4]
 80158b6:	60a5      	str	r5, [r4, #8]
 80158b8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80158bc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80158c0:	2208      	movs	r2, #8
 80158c2:	4629      	mov	r1, r5
 80158c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80158c8:	f7fe fac7 	bl	8013e5a <memset>
 80158cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80158d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80158d4:	e7e9      	b.n	80158aa <__sfp+0x42>
 80158d6:	bf00      	nop
 80158d8:	08016700 	.word	0x08016700
 80158dc:	ffff0001 	.word	0xffff0001

080158e0 <_fwalk_reent>:
 80158e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158e4:	4680      	mov	r8, r0
 80158e6:	4689      	mov	r9, r1
 80158e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80158ec:	2600      	movs	r6, #0
 80158ee:	b914      	cbnz	r4, 80158f6 <_fwalk_reent+0x16>
 80158f0:	4630      	mov	r0, r6
 80158f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158f6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80158fa:	3f01      	subs	r7, #1
 80158fc:	d501      	bpl.n	8015902 <_fwalk_reent+0x22>
 80158fe:	6824      	ldr	r4, [r4, #0]
 8015900:	e7f5      	b.n	80158ee <_fwalk_reent+0xe>
 8015902:	89ab      	ldrh	r3, [r5, #12]
 8015904:	2b01      	cmp	r3, #1
 8015906:	d907      	bls.n	8015918 <_fwalk_reent+0x38>
 8015908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801590c:	3301      	adds	r3, #1
 801590e:	d003      	beq.n	8015918 <_fwalk_reent+0x38>
 8015910:	4629      	mov	r1, r5
 8015912:	4640      	mov	r0, r8
 8015914:	47c8      	blx	r9
 8015916:	4306      	orrs	r6, r0
 8015918:	3568      	adds	r5, #104	; 0x68
 801591a:	e7ee      	b.n	80158fa <_fwalk_reent+0x1a>

0801591c <_localeconv_r>:
 801591c:	4b04      	ldr	r3, [pc, #16]	; (8015930 <_localeconv_r+0x14>)
 801591e:	681b      	ldr	r3, [r3, #0]
 8015920:	6a18      	ldr	r0, [r3, #32]
 8015922:	4b04      	ldr	r3, [pc, #16]	; (8015934 <_localeconv_r+0x18>)
 8015924:	2800      	cmp	r0, #0
 8015926:	bf08      	it	eq
 8015928:	4618      	moveq	r0, r3
 801592a:	30f0      	adds	r0, #240	; 0xf0
 801592c:	4770      	bx	lr
 801592e:	bf00      	nop
 8015930:	20000d00 	.word	0x20000d00
 8015934:	20000d64 	.word	0x20000d64

08015938 <__swhatbuf_r>:
 8015938:	b570      	push	{r4, r5, r6, lr}
 801593a:	460e      	mov	r6, r1
 801593c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015940:	2900      	cmp	r1, #0
 8015942:	b096      	sub	sp, #88	; 0x58
 8015944:	4614      	mov	r4, r2
 8015946:	461d      	mov	r5, r3
 8015948:	da07      	bge.n	801595a <__swhatbuf_r+0x22>
 801594a:	2300      	movs	r3, #0
 801594c:	602b      	str	r3, [r5, #0]
 801594e:	89b3      	ldrh	r3, [r6, #12]
 8015950:	061a      	lsls	r2, r3, #24
 8015952:	d410      	bmi.n	8015976 <__swhatbuf_r+0x3e>
 8015954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015958:	e00e      	b.n	8015978 <__swhatbuf_r+0x40>
 801595a:	466a      	mov	r2, sp
 801595c:	f000 fda0 	bl	80164a0 <_fstat_r>
 8015960:	2800      	cmp	r0, #0
 8015962:	dbf2      	blt.n	801594a <__swhatbuf_r+0x12>
 8015964:	9a01      	ldr	r2, [sp, #4]
 8015966:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801596a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801596e:	425a      	negs	r2, r3
 8015970:	415a      	adcs	r2, r3
 8015972:	602a      	str	r2, [r5, #0]
 8015974:	e7ee      	b.n	8015954 <__swhatbuf_r+0x1c>
 8015976:	2340      	movs	r3, #64	; 0x40
 8015978:	2000      	movs	r0, #0
 801597a:	6023      	str	r3, [r4, #0]
 801597c:	b016      	add	sp, #88	; 0x58
 801597e:	bd70      	pop	{r4, r5, r6, pc}

08015980 <__smakebuf_r>:
 8015980:	898b      	ldrh	r3, [r1, #12]
 8015982:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015984:	079d      	lsls	r5, r3, #30
 8015986:	4606      	mov	r6, r0
 8015988:	460c      	mov	r4, r1
 801598a:	d507      	bpl.n	801599c <__smakebuf_r+0x1c>
 801598c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015990:	6023      	str	r3, [r4, #0]
 8015992:	6123      	str	r3, [r4, #16]
 8015994:	2301      	movs	r3, #1
 8015996:	6163      	str	r3, [r4, #20]
 8015998:	b002      	add	sp, #8
 801599a:	bd70      	pop	{r4, r5, r6, pc}
 801599c:	ab01      	add	r3, sp, #4
 801599e:	466a      	mov	r2, sp
 80159a0:	f7ff ffca 	bl	8015938 <__swhatbuf_r>
 80159a4:	9900      	ldr	r1, [sp, #0]
 80159a6:	4605      	mov	r5, r0
 80159a8:	4630      	mov	r0, r6
 80159aa:	f000 fb69 	bl	8016080 <_malloc_r>
 80159ae:	b948      	cbnz	r0, 80159c4 <__smakebuf_r+0x44>
 80159b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80159b4:	059a      	lsls	r2, r3, #22
 80159b6:	d4ef      	bmi.n	8015998 <__smakebuf_r+0x18>
 80159b8:	f023 0303 	bic.w	r3, r3, #3
 80159bc:	f043 0302 	orr.w	r3, r3, #2
 80159c0:	81a3      	strh	r3, [r4, #12]
 80159c2:	e7e3      	b.n	801598c <__smakebuf_r+0xc>
 80159c4:	4b0d      	ldr	r3, [pc, #52]	; (80159fc <__smakebuf_r+0x7c>)
 80159c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80159c8:	89a3      	ldrh	r3, [r4, #12]
 80159ca:	6020      	str	r0, [r4, #0]
 80159cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80159d0:	81a3      	strh	r3, [r4, #12]
 80159d2:	9b00      	ldr	r3, [sp, #0]
 80159d4:	6163      	str	r3, [r4, #20]
 80159d6:	9b01      	ldr	r3, [sp, #4]
 80159d8:	6120      	str	r0, [r4, #16]
 80159da:	b15b      	cbz	r3, 80159f4 <__smakebuf_r+0x74>
 80159dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80159e0:	4630      	mov	r0, r6
 80159e2:	f000 fd6f 	bl	80164c4 <_isatty_r>
 80159e6:	b128      	cbz	r0, 80159f4 <__smakebuf_r+0x74>
 80159e8:	89a3      	ldrh	r3, [r4, #12]
 80159ea:	f023 0303 	bic.w	r3, r3, #3
 80159ee:	f043 0301 	orr.w	r3, r3, #1
 80159f2:	81a3      	strh	r3, [r4, #12]
 80159f4:	89a3      	ldrh	r3, [r4, #12]
 80159f6:	431d      	orrs	r5, r3
 80159f8:	81a5      	strh	r5, [r4, #12]
 80159fa:	e7cd      	b.n	8015998 <__smakebuf_r+0x18>
 80159fc:	080157d1 	.word	0x080157d1

08015a00 <malloc>:
 8015a00:	4b02      	ldr	r3, [pc, #8]	; (8015a0c <malloc+0xc>)
 8015a02:	4601      	mov	r1, r0
 8015a04:	6818      	ldr	r0, [r3, #0]
 8015a06:	f000 bb3b 	b.w	8016080 <_malloc_r>
 8015a0a:	bf00      	nop
 8015a0c:	20000d00 	.word	0x20000d00

08015a10 <_Balloc>:
 8015a10:	b570      	push	{r4, r5, r6, lr}
 8015a12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015a14:	4604      	mov	r4, r0
 8015a16:	460e      	mov	r6, r1
 8015a18:	b93d      	cbnz	r5, 8015a2a <_Balloc+0x1a>
 8015a1a:	2010      	movs	r0, #16
 8015a1c:	f7ff fff0 	bl	8015a00 <malloc>
 8015a20:	6260      	str	r0, [r4, #36]	; 0x24
 8015a22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015a26:	6005      	str	r5, [r0, #0]
 8015a28:	60c5      	str	r5, [r0, #12]
 8015a2a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015a2c:	68eb      	ldr	r3, [r5, #12]
 8015a2e:	b183      	cbz	r3, 8015a52 <_Balloc+0x42>
 8015a30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015a32:	68db      	ldr	r3, [r3, #12]
 8015a34:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015a38:	b9b8      	cbnz	r0, 8015a6a <_Balloc+0x5a>
 8015a3a:	2101      	movs	r1, #1
 8015a3c:	fa01 f506 	lsl.w	r5, r1, r6
 8015a40:	1d6a      	adds	r2, r5, #5
 8015a42:	0092      	lsls	r2, r2, #2
 8015a44:	4620      	mov	r0, r4
 8015a46:	f000 fabf 	bl	8015fc8 <_calloc_r>
 8015a4a:	b160      	cbz	r0, 8015a66 <_Balloc+0x56>
 8015a4c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015a50:	e00e      	b.n	8015a70 <_Balloc+0x60>
 8015a52:	2221      	movs	r2, #33	; 0x21
 8015a54:	2104      	movs	r1, #4
 8015a56:	4620      	mov	r0, r4
 8015a58:	f000 fab6 	bl	8015fc8 <_calloc_r>
 8015a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015a5e:	60e8      	str	r0, [r5, #12]
 8015a60:	68db      	ldr	r3, [r3, #12]
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d1e4      	bne.n	8015a30 <_Balloc+0x20>
 8015a66:	2000      	movs	r0, #0
 8015a68:	bd70      	pop	{r4, r5, r6, pc}
 8015a6a:	6802      	ldr	r2, [r0, #0]
 8015a6c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015a70:	2300      	movs	r3, #0
 8015a72:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015a76:	e7f7      	b.n	8015a68 <_Balloc+0x58>

08015a78 <_Bfree>:
 8015a78:	b570      	push	{r4, r5, r6, lr}
 8015a7a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015a7c:	4606      	mov	r6, r0
 8015a7e:	460d      	mov	r5, r1
 8015a80:	b93c      	cbnz	r4, 8015a92 <_Bfree+0x1a>
 8015a82:	2010      	movs	r0, #16
 8015a84:	f7ff ffbc 	bl	8015a00 <malloc>
 8015a88:	6270      	str	r0, [r6, #36]	; 0x24
 8015a8a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015a8e:	6004      	str	r4, [r0, #0]
 8015a90:	60c4      	str	r4, [r0, #12]
 8015a92:	b13d      	cbz	r5, 8015aa4 <_Bfree+0x2c>
 8015a94:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015a96:	686a      	ldr	r2, [r5, #4]
 8015a98:	68db      	ldr	r3, [r3, #12]
 8015a9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015a9e:	6029      	str	r1, [r5, #0]
 8015aa0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015aa4:	bd70      	pop	{r4, r5, r6, pc}

08015aa6 <__multadd>:
 8015aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015aaa:	690d      	ldr	r5, [r1, #16]
 8015aac:	461f      	mov	r7, r3
 8015aae:	4606      	mov	r6, r0
 8015ab0:	460c      	mov	r4, r1
 8015ab2:	f101 0c14 	add.w	ip, r1, #20
 8015ab6:	2300      	movs	r3, #0
 8015ab8:	f8dc 0000 	ldr.w	r0, [ip]
 8015abc:	b281      	uxth	r1, r0
 8015abe:	fb02 7101 	mla	r1, r2, r1, r7
 8015ac2:	0c0f      	lsrs	r7, r1, #16
 8015ac4:	0c00      	lsrs	r0, r0, #16
 8015ac6:	fb02 7000 	mla	r0, r2, r0, r7
 8015aca:	b289      	uxth	r1, r1
 8015acc:	3301      	adds	r3, #1
 8015ace:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015ad2:	429d      	cmp	r5, r3
 8015ad4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015ad8:	f84c 1b04 	str.w	r1, [ip], #4
 8015adc:	dcec      	bgt.n	8015ab8 <__multadd+0x12>
 8015ade:	b1d7      	cbz	r7, 8015b16 <__multadd+0x70>
 8015ae0:	68a3      	ldr	r3, [r4, #8]
 8015ae2:	42ab      	cmp	r3, r5
 8015ae4:	dc12      	bgt.n	8015b0c <__multadd+0x66>
 8015ae6:	6861      	ldr	r1, [r4, #4]
 8015ae8:	4630      	mov	r0, r6
 8015aea:	3101      	adds	r1, #1
 8015aec:	f7ff ff90 	bl	8015a10 <_Balloc>
 8015af0:	6922      	ldr	r2, [r4, #16]
 8015af2:	3202      	adds	r2, #2
 8015af4:	f104 010c 	add.w	r1, r4, #12
 8015af8:	4680      	mov	r8, r0
 8015afa:	0092      	lsls	r2, r2, #2
 8015afc:	300c      	adds	r0, #12
 8015afe:	f7fe f9a1 	bl	8013e44 <memcpy>
 8015b02:	4621      	mov	r1, r4
 8015b04:	4630      	mov	r0, r6
 8015b06:	f7ff ffb7 	bl	8015a78 <_Bfree>
 8015b0a:	4644      	mov	r4, r8
 8015b0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015b10:	3501      	adds	r5, #1
 8015b12:	615f      	str	r7, [r3, #20]
 8015b14:	6125      	str	r5, [r4, #16]
 8015b16:	4620      	mov	r0, r4
 8015b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015b1c <__hi0bits>:
 8015b1c:	0c02      	lsrs	r2, r0, #16
 8015b1e:	0412      	lsls	r2, r2, #16
 8015b20:	4603      	mov	r3, r0
 8015b22:	b9b2      	cbnz	r2, 8015b52 <__hi0bits+0x36>
 8015b24:	0403      	lsls	r3, r0, #16
 8015b26:	2010      	movs	r0, #16
 8015b28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015b2c:	bf04      	itt	eq
 8015b2e:	021b      	lsleq	r3, r3, #8
 8015b30:	3008      	addeq	r0, #8
 8015b32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015b36:	bf04      	itt	eq
 8015b38:	011b      	lsleq	r3, r3, #4
 8015b3a:	3004      	addeq	r0, #4
 8015b3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015b40:	bf04      	itt	eq
 8015b42:	009b      	lsleq	r3, r3, #2
 8015b44:	3002      	addeq	r0, #2
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	db06      	blt.n	8015b58 <__hi0bits+0x3c>
 8015b4a:	005b      	lsls	r3, r3, #1
 8015b4c:	d503      	bpl.n	8015b56 <__hi0bits+0x3a>
 8015b4e:	3001      	adds	r0, #1
 8015b50:	4770      	bx	lr
 8015b52:	2000      	movs	r0, #0
 8015b54:	e7e8      	b.n	8015b28 <__hi0bits+0xc>
 8015b56:	2020      	movs	r0, #32
 8015b58:	4770      	bx	lr

08015b5a <__lo0bits>:
 8015b5a:	6803      	ldr	r3, [r0, #0]
 8015b5c:	f013 0207 	ands.w	r2, r3, #7
 8015b60:	4601      	mov	r1, r0
 8015b62:	d00b      	beq.n	8015b7c <__lo0bits+0x22>
 8015b64:	07da      	lsls	r2, r3, #31
 8015b66:	d423      	bmi.n	8015bb0 <__lo0bits+0x56>
 8015b68:	0798      	lsls	r0, r3, #30
 8015b6a:	bf49      	itett	mi
 8015b6c:	085b      	lsrmi	r3, r3, #1
 8015b6e:	089b      	lsrpl	r3, r3, #2
 8015b70:	2001      	movmi	r0, #1
 8015b72:	600b      	strmi	r3, [r1, #0]
 8015b74:	bf5c      	itt	pl
 8015b76:	600b      	strpl	r3, [r1, #0]
 8015b78:	2002      	movpl	r0, #2
 8015b7a:	4770      	bx	lr
 8015b7c:	b298      	uxth	r0, r3
 8015b7e:	b9a8      	cbnz	r0, 8015bac <__lo0bits+0x52>
 8015b80:	0c1b      	lsrs	r3, r3, #16
 8015b82:	2010      	movs	r0, #16
 8015b84:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015b88:	bf04      	itt	eq
 8015b8a:	0a1b      	lsreq	r3, r3, #8
 8015b8c:	3008      	addeq	r0, #8
 8015b8e:	071a      	lsls	r2, r3, #28
 8015b90:	bf04      	itt	eq
 8015b92:	091b      	lsreq	r3, r3, #4
 8015b94:	3004      	addeq	r0, #4
 8015b96:	079a      	lsls	r2, r3, #30
 8015b98:	bf04      	itt	eq
 8015b9a:	089b      	lsreq	r3, r3, #2
 8015b9c:	3002      	addeq	r0, #2
 8015b9e:	07da      	lsls	r2, r3, #31
 8015ba0:	d402      	bmi.n	8015ba8 <__lo0bits+0x4e>
 8015ba2:	085b      	lsrs	r3, r3, #1
 8015ba4:	d006      	beq.n	8015bb4 <__lo0bits+0x5a>
 8015ba6:	3001      	adds	r0, #1
 8015ba8:	600b      	str	r3, [r1, #0]
 8015baa:	4770      	bx	lr
 8015bac:	4610      	mov	r0, r2
 8015bae:	e7e9      	b.n	8015b84 <__lo0bits+0x2a>
 8015bb0:	2000      	movs	r0, #0
 8015bb2:	4770      	bx	lr
 8015bb4:	2020      	movs	r0, #32
 8015bb6:	4770      	bx	lr

08015bb8 <__i2b>:
 8015bb8:	b510      	push	{r4, lr}
 8015bba:	460c      	mov	r4, r1
 8015bbc:	2101      	movs	r1, #1
 8015bbe:	f7ff ff27 	bl	8015a10 <_Balloc>
 8015bc2:	2201      	movs	r2, #1
 8015bc4:	6144      	str	r4, [r0, #20]
 8015bc6:	6102      	str	r2, [r0, #16]
 8015bc8:	bd10      	pop	{r4, pc}

08015bca <__multiply>:
 8015bca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bce:	4614      	mov	r4, r2
 8015bd0:	690a      	ldr	r2, [r1, #16]
 8015bd2:	6923      	ldr	r3, [r4, #16]
 8015bd4:	429a      	cmp	r2, r3
 8015bd6:	bfb8      	it	lt
 8015bd8:	460b      	movlt	r3, r1
 8015bda:	4688      	mov	r8, r1
 8015bdc:	bfbc      	itt	lt
 8015bde:	46a0      	movlt	r8, r4
 8015be0:	461c      	movlt	r4, r3
 8015be2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015be6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015bee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015bf2:	eb07 0609 	add.w	r6, r7, r9
 8015bf6:	42b3      	cmp	r3, r6
 8015bf8:	bfb8      	it	lt
 8015bfa:	3101      	addlt	r1, #1
 8015bfc:	f7ff ff08 	bl	8015a10 <_Balloc>
 8015c00:	f100 0514 	add.w	r5, r0, #20
 8015c04:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015c08:	462b      	mov	r3, r5
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	4573      	cmp	r3, lr
 8015c0e:	d316      	bcc.n	8015c3e <__multiply+0x74>
 8015c10:	f104 0214 	add.w	r2, r4, #20
 8015c14:	f108 0114 	add.w	r1, r8, #20
 8015c18:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015c1c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015c20:	9300      	str	r3, [sp, #0]
 8015c22:	9b00      	ldr	r3, [sp, #0]
 8015c24:	9201      	str	r2, [sp, #4]
 8015c26:	4293      	cmp	r3, r2
 8015c28:	d80c      	bhi.n	8015c44 <__multiply+0x7a>
 8015c2a:	2e00      	cmp	r6, #0
 8015c2c:	dd03      	ble.n	8015c36 <__multiply+0x6c>
 8015c2e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d05d      	beq.n	8015cf2 <__multiply+0x128>
 8015c36:	6106      	str	r6, [r0, #16]
 8015c38:	b003      	add	sp, #12
 8015c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c3e:	f843 2b04 	str.w	r2, [r3], #4
 8015c42:	e7e3      	b.n	8015c0c <__multiply+0x42>
 8015c44:	f8b2 b000 	ldrh.w	fp, [r2]
 8015c48:	f1bb 0f00 	cmp.w	fp, #0
 8015c4c:	d023      	beq.n	8015c96 <__multiply+0xcc>
 8015c4e:	4689      	mov	r9, r1
 8015c50:	46ac      	mov	ip, r5
 8015c52:	f04f 0800 	mov.w	r8, #0
 8015c56:	f859 4b04 	ldr.w	r4, [r9], #4
 8015c5a:	f8dc a000 	ldr.w	sl, [ip]
 8015c5e:	b2a3      	uxth	r3, r4
 8015c60:	fa1f fa8a 	uxth.w	sl, sl
 8015c64:	fb0b a303 	mla	r3, fp, r3, sl
 8015c68:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015c6c:	f8dc 4000 	ldr.w	r4, [ip]
 8015c70:	4443      	add	r3, r8
 8015c72:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015c76:	fb0b 840a 	mla	r4, fp, sl, r8
 8015c7a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8015c7e:	46e2      	mov	sl, ip
 8015c80:	b29b      	uxth	r3, r3
 8015c82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015c86:	454f      	cmp	r7, r9
 8015c88:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015c8c:	f84a 3b04 	str.w	r3, [sl], #4
 8015c90:	d82b      	bhi.n	8015cea <__multiply+0x120>
 8015c92:	f8cc 8004 	str.w	r8, [ip, #4]
 8015c96:	9b01      	ldr	r3, [sp, #4]
 8015c98:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015c9c:	3204      	adds	r2, #4
 8015c9e:	f1ba 0f00 	cmp.w	sl, #0
 8015ca2:	d020      	beq.n	8015ce6 <__multiply+0x11c>
 8015ca4:	682b      	ldr	r3, [r5, #0]
 8015ca6:	4689      	mov	r9, r1
 8015ca8:	46a8      	mov	r8, r5
 8015caa:	f04f 0b00 	mov.w	fp, #0
 8015cae:	f8b9 c000 	ldrh.w	ip, [r9]
 8015cb2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015cb6:	fb0a 440c 	mla	r4, sl, ip, r4
 8015cba:	445c      	add	r4, fp
 8015cbc:	46c4      	mov	ip, r8
 8015cbe:	b29b      	uxth	r3, r3
 8015cc0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015cc4:	f84c 3b04 	str.w	r3, [ip], #4
 8015cc8:	f859 3b04 	ldr.w	r3, [r9], #4
 8015ccc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015cd0:	0c1b      	lsrs	r3, r3, #16
 8015cd2:	fb0a b303 	mla	r3, sl, r3, fp
 8015cd6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015cda:	454f      	cmp	r7, r9
 8015cdc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015ce0:	d805      	bhi.n	8015cee <__multiply+0x124>
 8015ce2:	f8c8 3004 	str.w	r3, [r8, #4]
 8015ce6:	3504      	adds	r5, #4
 8015ce8:	e79b      	b.n	8015c22 <__multiply+0x58>
 8015cea:	46d4      	mov	ip, sl
 8015cec:	e7b3      	b.n	8015c56 <__multiply+0x8c>
 8015cee:	46e0      	mov	r8, ip
 8015cf0:	e7dd      	b.n	8015cae <__multiply+0xe4>
 8015cf2:	3e01      	subs	r6, #1
 8015cf4:	e799      	b.n	8015c2a <__multiply+0x60>
	...

08015cf8 <__pow5mult>:
 8015cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015cfc:	4615      	mov	r5, r2
 8015cfe:	f012 0203 	ands.w	r2, r2, #3
 8015d02:	4606      	mov	r6, r0
 8015d04:	460f      	mov	r7, r1
 8015d06:	d007      	beq.n	8015d18 <__pow5mult+0x20>
 8015d08:	3a01      	subs	r2, #1
 8015d0a:	4c21      	ldr	r4, [pc, #132]	; (8015d90 <__pow5mult+0x98>)
 8015d0c:	2300      	movs	r3, #0
 8015d0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015d12:	f7ff fec8 	bl	8015aa6 <__multadd>
 8015d16:	4607      	mov	r7, r0
 8015d18:	10ad      	asrs	r5, r5, #2
 8015d1a:	d035      	beq.n	8015d88 <__pow5mult+0x90>
 8015d1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015d1e:	b93c      	cbnz	r4, 8015d30 <__pow5mult+0x38>
 8015d20:	2010      	movs	r0, #16
 8015d22:	f7ff fe6d 	bl	8015a00 <malloc>
 8015d26:	6270      	str	r0, [r6, #36]	; 0x24
 8015d28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015d2c:	6004      	str	r4, [r0, #0]
 8015d2e:	60c4      	str	r4, [r0, #12]
 8015d30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015d34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015d38:	b94c      	cbnz	r4, 8015d4e <__pow5mult+0x56>
 8015d3a:	f240 2171 	movw	r1, #625	; 0x271
 8015d3e:	4630      	mov	r0, r6
 8015d40:	f7ff ff3a 	bl	8015bb8 <__i2b>
 8015d44:	2300      	movs	r3, #0
 8015d46:	f8c8 0008 	str.w	r0, [r8, #8]
 8015d4a:	4604      	mov	r4, r0
 8015d4c:	6003      	str	r3, [r0, #0]
 8015d4e:	f04f 0800 	mov.w	r8, #0
 8015d52:	07eb      	lsls	r3, r5, #31
 8015d54:	d50a      	bpl.n	8015d6c <__pow5mult+0x74>
 8015d56:	4639      	mov	r1, r7
 8015d58:	4622      	mov	r2, r4
 8015d5a:	4630      	mov	r0, r6
 8015d5c:	f7ff ff35 	bl	8015bca <__multiply>
 8015d60:	4639      	mov	r1, r7
 8015d62:	4681      	mov	r9, r0
 8015d64:	4630      	mov	r0, r6
 8015d66:	f7ff fe87 	bl	8015a78 <_Bfree>
 8015d6a:	464f      	mov	r7, r9
 8015d6c:	106d      	asrs	r5, r5, #1
 8015d6e:	d00b      	beq.n	8015d88 <__pow5mult+0x90>
 8015d70:	6820      	ldr	r0, [r4, #0]
 8015d72:	b938      	cbnz	r0, 8015d84 <__pow5mult+0x8c>
 8015d74:	4622      	mov	r2, r4
 8015d76:	4621      	mov	r1, r4
 8015d78:	4630      	mov	r0, r6
 8015d7a:	f7ff ff26 	bl	8015bca <__multiply>
 8015d7e:	6020      	str	r0, [r4, #0]
 8015d80:	f8c0 8000 	str.w	r8, [r0]
 8015d84:	4604      	mov	r4, r0
 8015d86:	e7e4      	b.n	8015d52 <__pow5mult+0x5a>
 8015d88:	4638      	mov	r0, r7
 8015d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d8e:	bf00      	nop
 8015d90:	08016898 	.word	0x08016898

08015d94 <__lshift>:
 8015d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d98:	460c      	mov	r4, r1
 8015d9a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015d9e:	6923      	ldr	r3, [r4, #16]
 8015da0:	6849      	ldr	r1, [r1, #4]
 8015da2:	eb0a 0903 	add.w	r9, sl, r3
 8015da6:	68a3      	ldr	r3, [r4, #8]
 8015da8:	4607      	mov	r7, r0
 8015daa:	4616      	mov	r6, r2
 8015dac:	f109 0501 	add.w	r5, r9, #1
 8015db0:	42ab      	cmp	r3, r5
 8015db2:	db32      	blt.n	8015e1a <__lshift+0x86>
 8015db4:	4638      	mov	r0, r7
 8015db6:	f7ff fe2b 	bl	8015a10 <_Balloc>
 8015dba:	2300      	movs	r3, #0
 8015dbc:	4680      	mov	r8, r0
 8015dbe:	f100 0114 	add.w	r1, r0, #20
 8015dc2:	461a      	mov	r2, r3
 8015dc4:	4553      	cmp	r3, sl
 8015dc6:	db2b      	blt.n	8015e20 <__lshift+0x8c>
 8015dc8:	6920      	ldr	r0, [r4, #16]
 8015dca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015dce:	f104 0314 	add.w	r3, r4, #20
 8015dd2:	f016 021f 	ands.w	r2, r6, #31
 8015dd6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015dda:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015dde:	d025      	beq.n	8015e2c <__lshift+0x98>
 8015de0:	f1c2 0e20 	rsb	lr, r2, #32
 8015de4:	2000      	movs	r0, #0
 8015de6:	681e      	ldr	r6, [r3, #0]
 8015de8:	468a      	mov	sl, r1
 8015dea:	4096      	lsls	r6, r2
 8015dec:	4330      	orrs	r0, r6
 8015dee:	f84a 0b04 	str.w	r0, [sl], #4
 8015df2:	f853 0b04 	ldr.w	r0, [r3], #4
 8015df6:	459c      	cmp	ip, r3
 8015df8:	fa20 f00e 	lsr.w	r0, r0, lr
 8015dfc:	d814      	bhi.n	8015e28 <__lshift+0x94>
 8015dfe:	6048      	str	r0, [r1, #4]
 8015e00:	b108      	cbz	r0, 8015e06 <__lshift+0x72>
 8015e02:	f109 0502 	add.w	r5, r9, #2
 8015e06:	3d01      	subs	r5, #1
 8015e08:	4638      	mov	r0, r7
 8015e0a:	f8c8 5010 	str.w	r5, [r8, #16]
 8015e0e:	4621      	mov	r1, r4
 8015e10:	f7ff fe32 	bl	8015a78 <_Bfree>
 8015e14:	4640      	mov	r0, r8
 8015e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e1a:	3101      	adds	r1, #1
 8015e1c:	005b      	lsls	r3, r3, #1
 8015e1e:	e7c7      	b.n	8015db0 <__lshift+0x1c>
 8015e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015e24:	3301      	adds	r3, #1
 8015e26:	e7cd      	b.n	8015dc4 <__lshift+0x30>
 8015e28:	4651      	mov	r1, sl
 8015e2a:	e7dc      	b.n	8015de6 <__lshift+0x52>
 8015e2c:	3904      	subs	r1, #4
 8015e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e32:	f841 2f04 	str.w	r2, [r1, #4]!
 8015e36:	459c      	cmp	ip, r3
 8015e38:	d8f9      	bhi.n	8015e2e <__lshift+0x9a>
 8015e3a:	e7e4      	b.n	8015e06 <__lshift+0x72>

08015e3c <__mcmp>:
 8015e3c:	6903      	ldr	r3, [r0, #16]
 8015e3e:	690a      	ldr	r2, [r1, #16]
 8015e40:	1a9b      	subs	r3, r3, r2
 8015e42:	b530      	push	{r4, r5, lr}
 8015e44:	d10c      	bne.n	8015e60 <__mcmp+0x24>
 8015e46:	0092      	lsls	r2, r2, #2
 8015e48:	3014      	adds	r0, #20
 8015e4a:	3114      	adds	r1, #20
 8015e4c:	1884      	adds	r4, r0, r2
 8015e4e:	4411      	add	r1, r2
 8015e50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015e54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015e58:	4295      	cmp	r5, r2
 8015e5a:	d003      	beq.n	8015e64 <__mcmp+0x28>
 8015e5c:	d305      	bcc.n	8015e6a <__mcmp+0x2e>
 8015e5e:	2301      	movs	r3, #1
 8015e60:	4618      	mov	r0, r3
 8015e62:	bd30      	pop	{r4, r5, pc}
 8015e64:	42a0      	cmp	r0, r4
 8015e66:	d3f3      	bcc.n	8015e50 <__mcmp+0x14>
 8015e68:	e7fa      	b.n	8015e60 <__mcmp+0x24>
 8015e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8015e6e:	e7f7      	b.n	8015e60 <__mcmp+0x24>

08015e70 <__mdiff>:
 8015e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e74:	460d      	mov	r5, r1
 8015e76:	4607      	mov	r7, r0
 8015e78:	4611      	mov	r1, r2
 8015e7a:	4628      	mov	r0, r5
 8015e7c:	4614      	mov	r4, r2
 8015e7e:	f7ff ffdd 	bl	8015e3c <__mcmp>
 8015e82:	1e06      	subs	r6, r0, #0
 8015e84:	d108      	bne.n	8015e98 <__mdiff+0x28>
 8015e86:	4631      	mov	r1, r6
 8015e88:	4638      	mov	r0, r7
 8015e8a:	f7ff fdc1 	bl	8015a10 <_Balloc>
 8015e8e:	2301      	movs	r3, #1
 8015e90:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e98:	bfa4      	itt	ge
 8015e9a:	4623      	movge	r3, r4
 8015e9c:	462c      	movge	r4, r5
 8015e9e:	4638      	mov	r0, r7
 8015ea0:	6861      	ldr	r1, [r4, #4]
 8015ea2:	bfa6      	itte	ge
 8015ea4:	461d      	movge	r5, r3
 8015ea6:	2600      	movge	r6, #0
 8015ea8:	2601      	movlt	r6, #1
 8015eaa:	f7ff fdb1 	bl	8015a10 <_Balloc>
 8015eae:	692b      	ldr	r3, [r5, #16]
 8015eb0:	60c6      	str	r6, [r0, #12]
 8015eb2:	6926      	ldr	r6, [r4, #16]
 8015eb4:	f105 0914 	add.w	r9, r5, #20
 8015eb8:	f104 0214 	add.w	r2, r4, #20
 8015ebc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015ec0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015ec4:	f100 0514 	add.w	r5, r0, #20
 8015ec8:	f04f 0e00 	mov.w	lr, #0
 8015ecc:	f852 ab04 	ldr.w	sl, [r2], #4
 8015ed0:	f859 4b04 	ldr.w	r4, [r9], #4
 8015ed4:	fa1e f18a 	uxtah	r1, lr, sl
 8015ed8:	b2a3      	uxth	r3, r4
 8015eda:	1ac9      	subs	r1, r1, r3
 8015edc:	0c23      	lsrs	r3, r4, #16
 8015ede:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015ee2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8015ee6:	b289      	uxth	r1, r1
 8015ee8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015eec:	45c8      	cmp	r8, r9
 8015eee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015ef2:	4694      	mov	ip, r2
 8015ef4:	f845 3b04 	str.w	r3, [r5], #4
 8015ef8:	d8e8      	bhi.n	8015ecc <__mdiff+0x5c>
 8015efa:	45bc      	cmp	ip, r7
 8015efc:	d304      	bcc.n	8015f08 <__mdiff+0x98>
 8015efe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015f02:	b183      	cbz	r3, 8015f26 <__mdiff+0xb6>
 8015f04:	6106      	str	r6, [r0, #16]
 8015f06:	e7c5      	b.n	8015e94 <__mdiff+0x24>
 8015f08:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015f0c:	fa1e f381 	uxtah	r3, lr, r1
 8015f10:	141a      	asrs	r2, r3, #16
 8015f12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015f16:	b29b      	uxth	r3, r3
 8015f18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015f1c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015f20:	f845 3b04 	str.w	r3, [r5], #4
 8015f24:	e7e9      	b.n	8015efa <__mdiff+0x8a>
 8015f26:	3e01      	subs	r6, #1
 8015f28:	e7e9      	b.n	8015efe <__mdiff+0x8e>

08015f2a <__d2b>:
 8015f2a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015f2e:	460e      	mov	r6, r1
 8015f30:	2101      	movs	r1, #1
 8015f32:	ec59 8b10 	vmov	r8, r9, d0
 8015f36:	4615      	mov	r5, r2
 8015f38:	f7ff fd6a 	bl	8015a10 <_Balloc>
 8015f3c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015f40:	4607      	mov	r7, r0
 8015f42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015f46:	bb34      	cbnz	r4, 8015f96 <__d2b+0x6c>
 8015f48:	9301      	str	r3, [sp, #4]
 8015f4a:	f1b8 0300 	subs.w	r3, r8, #0
 8015f4e:	d027      	beq.n	8015fa0 <__d2b+0x76>
 8015f50:	a802      	add	r0, sp, #8
 8015f52:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015f56:	f7ff fe00 	bl	8015b5a <__lo0bits>
 8015f5a:	9900      	ldr	r1, [sp, #0]
 8015f5c:	b1f0      	cbz	r0, 8015f9c <__d2b+0x72>
 8015f5e:	9a01      	ldr	r2, [sp, #4]
 8015f60:	f1c0 0320 	rsb	r3, r0, #32
 8015f64:	fa02 f303 	lsl.w	r3, r2, r3
 8015f68:	430b      	orrs	r3, r1
 8015f6a:	40c2      	lsrs	r2, r0
 8015f6c:	617b      	str	r3, [r7, #20]
 8015f6e:	9201      	str	r2, [sp, #4]
 8015f70:	9b01      	ldr	r3, [sp, #4]
 8015f72:	61bb      	str	r3, [r7, #24]
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	bf14      	ite	ne
 8015f78:	2102      	movne	r1, #2
 8015f7a:	2101      	moveq	r1, #1
 8015f7c:	6139      	str	r1, [r7, #16]
 8015f7e:	b1c4      	cbz	r4, 8015fb2 <__d2b+0x88>
 8015f80:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015f84:	4404      	add	r4, r0
 8015f86:	6034      	str	r4, [r6, #0]
 8015f88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015f8c:	6028      	str	r0, [r5, #0]
 8015f8e:	4638      	mov	r0, r7
 8015f90:	b003      	add	sp, #12
 8015f92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015f9a:	e7d5      	b.n	8015f48 <__d2b+0x1e>
 8015f9c:	6179      	str	r1, [r7, #20]
 8015f9e:	e7e7      	b.n	8015f70 <__d2b+0x46>
 8015fa0:	a801      	add	r0, sp, #4
 8015fa2:	f7ff fdda 	bl	8015b5a <__lo0bits>
 8015fa6:	9b01      	ldr	r3, [sp, #4]
 8015fa8:	617b      	str	r3, [r7, #20]
 8015faa:	2101      	movs	r1, #1
 8015fac:	6139      	str	r1, [r7, #16]
 8015fae:	3020      	adds	r0, #32
 8015fb0:	e7e5      	b.n	8015f7e <__d2b+0x54>
 8015fb2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015fb6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015fba:	6030      	str	r0, [r6, #0]
 8015fbc:	6918      	ldr	r0, [r3, #16]
 8015fbe:	f7ff fdad 	bl	8015b1c <__hi0bits>
 8015fc2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015fc6:	e7e1      	b.n	8015f8c <__d2b+0x62>

08015fc8 <_calloc_r>:
 8015fc8:	b538      	push	{r3, r4, r5, lr}
 8015fca:	fb02 f401 	mul.w	r4, r2, r1
 8015fce:	4621      	mov	r1, r4
 8015fd0:	f000 f856 	bl	8016080 <_malloc_r>
 8015fd4:	4605      	mov	r5, r0
 8015fd6:	b118      	cbz	r0, 8015fe0 <_calloc_r+0x18>
 8015fd8:	4622      	mov	r2, r4
 8015fda:	2100      	movs	r1, #0
 8015fdc:	f7fd ff3d 	bl	8013e5a <memset>
 8015fe0:	4628      	mov	r0, r5
 8015fe2:	bd38      	pop	{r3, r4, r5, pc}

08015fe4 <_free_r>:
 8015fe4:	b538      	push	{r3, r4, r5, lr}
 8015fe6:	4605      	mov	r5, r0
 8015fe8:	2900      	cmp	r1, #0
 8015fea:	d045      	beq.n	8016078 <_free_r+0x94>
 8015fec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015ff0:	1f0c      	subs	r4, r1, #4
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	bfb8      	it	lt
 8015ff6:	18e4      	addlt	r4, r4, r3
 8015ff8:	f000 fa98 	bl	801652c <__malloc_lock>
 8015ffc:	4a1f      	ldr	r2, [pc, #124]	; (801607c <_free_r+0x98>)
 8015ffe:	6813      	ldr	r3, [r2, #0]
 8016000:	4610      	mov	r0, r2
 8016002:	b933      	cbnz	r3, 8016012 <_free_r+0x2e>
 8016004:	6063      	str	r3, [r4, #4]
 8016006:	6014      	str	r4, [r2, #0]
 8016008:	4628      	mov	r0, r5
 801600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801600e:	f000 ba8e 	b.w	801652e <__malloc_unlock>
 8016012:	42a3      	cmp	r3, r4
 8016014:	d90c      	bls.n	8016030 <_free_r+0x4c>
 8016016:	6821      	ldr	r1, [r4, #0]
 8016018:	1862      	adds	r2, r4, r1
 801601a:	4293      	cmp	r3, r2
 801601c:	bf04      	itt	eq
 801601e:	681a      	ldreq	r2, [r3, #0]
 8016020:	685b      	ldreq	r3, [r3, #4]
 8016022:	6063      	str	r3, [r4, #4]
 8016024:	bf04      	itt	eq
 8016026:	1852      	addeq	r2, r2, r1
 8016028:	6022      	streq	r2, [r4, #0]
 801602a:	6004      	str	r4, [r0, #0]
 801602c:	e7ec      	b.n	8016008 <_free_r+0x24>
 801602e:	4613      	mov	r3, r2
 8016030:	685a      	ldr	r2, [r3, #4]
 8016032:	b10a      	cbz	r2, 8016038 <_free_r+0x54>
 8016034:	42a2      	cmp	r2, r4
 8016036:	d9fa      	bls.n	801602e <_free_r+0x4a>
 8016038:	6819      	ldr	r1, [r3, #0]
 801603a:	1858      	adds	r0, r3, r1
 801603c:	42a0      	cmp	r0, r4
 801603e:	d10b      	bne.n	8016058 <_free_r+0x74>
 8016040:	6820      	ldr	r0, [r4, #0]
 8016042:	4401      	add	r1, r0
 8016044:	1858      	adds	r0, r3, r1
 8016046:	4282      	cmp	r2, r0
 8016048:	6019      	str	r1, [r3, #0]
 801604a:	d1dd      	bne.n	8016008 <_free_r+0x24>
 801604c:	6810      	ldr	r0, [r2, #0]
 801604e:	6852      	ldr	r2, [r2, #4]
 8016050:	605a      	str	r2, [r3, #4]
 8016052:	4401      	add	r1, r0
 8016054:	6019      	str	r1, [r3, #0]
 8016056:	e7d7      	b.n	8016008 <_free_r+0x24>
 8016058:	d902      	bls.n	8016060 <_free_r+0x7c>
 801605a:	230c      	movs	r3, #12
 801605c:	602b      	str	r3, [r5, #0]
 801605e:	e7d3      	b.n	8016008 <_free_r+0x24>
 8016060:	6820      	ldr	r0, [r4, #0]
 8016062:	1821      	adds	r1, r4, r0
 8016064:	428a      	cmp	r2, r1
 8016066:	bf04      	itt	eq
 8016068:	6811      	ldreq	r1, [r2, #0]
 801606a:	6852      	ldreq	r2, [r2, #4]
 801606c:	6062      	str	r2, [r4, #4]
 801606e:	bf04      	itt	eq
 8016070:	1809      	addeq	r1, r1, r0
 8016072:	6021      	streq	r1, [r4, #0]
 8016074:	605c      	str	r4, [r3, #4]
 8016076:	e7c7      	b.n	8016008 <_free_r+0x24>
 8016078:	bd38      	pop	{r3, r4, r5, pc}
 801607a:	bf00      	nop
 801607c:	20005024 	.word	0x20005024

08016080 <_malloc_r>:
 8016080:	b570      	push	{r4, r5, r6, lr}
 8016082:	1ccd      	adds	r5, r1, #3
 8016084:	f025 0503 	bic.w	r5, r5, #3
 8016088:	3508      	adds	r5, #8
 801608a:	2d0c      	cmp	r5, #12
 801608c:	bf38      	it	cc
 801608e:	250c      	movcc	r5, #12
 8016090:	2d00      	cmp	r5, #0
 8016092:	4606      	mov	r6, r0
 8016094:	db01      	blt.n	801609a <_malloc_r+0x1a>
 8016096:	42a9      	cmp	r1, r5
 8016098:	d903      	bls.n	80160a2 <_malloc_r+0x22>
 801609a:	230c      	movs	r3, #12
 801609c:	6033      	str	r3, [r6, #0]
 801609e:	2000      	movs	r0, #0
 80160a0:	bd70      	pop	{r4, r5, r6, pc}
 80160a2:	f000 fa43 	bl	801652c <__malloc_lock>
 80160a6:	4a21      	ldr	r2, [pc, #132]	; (801612c <_malloc_r+0xac>)
 80160a8:	6814      	ldr	r4, [r2, #0]
 80160aa:	4621      	mov	r1, r4
 80160ac:	b991      	cbnz	r1, 80160d4 <_malloc_r+0x54>
 80160ae:	4c20      	ldr	r4, [pc, #128]	; (8016130 <_malloc_r+0xb0>)
 80160b0:	6823      	ldr	r3, [r4, #0]
 80160b2:	b91b      	cbnz	r3, 80160bc <_malloc_r+0x3c>
 80160b4:	4630      	mov	r0, r6
 80160b6:	f000 f97d 	bl	80163b4 <_sbrk_r>
 80160ba:	6020      	str	r0, [r4, #0]
 80160bc:	4629      	mov	r1, r5
 80160be:	4630      	mov	r0, r6
 80160c0:	f000 f978 	bl	80163b4 <_sbrk_r>
 80160c4:	1c43      	adds	r3, r0, #1
 80160c6:	d124      	bne.n	8016112 <_malloc_r+0x92>
 80160c8:	230c      	movs	r3, #12
 80160ca:	6033      	str	r3, [r6, #0]
 80160cc:	4630      	mov	r0, r6
 80160ce:	f000 fa2e 	bl	801652e <__malloc_unlock>
 80160d2:	e7e4      	b.n	801609e <_malloc_r+0x1e>
 80160d4:	680b      	ldr	r3, [r1, #0]
 80160d6:	1b5b      	subs	r3, r3, r5
 80160d8:	d418      	bmi.n	801610c <_malloc_r+0x8c>
 80160da:	2b0b      	cmp	r3, #11
 80160dc:	d90f      	bls.n	80160fe <_malloc_r+0x7e>
 80160de:	600b      	str	r3, [r1, #0]
 80160e0:	50cd      	str	r5, [r1, r3]
 80160e2:	18cc      	adds	r4, r1, r3
 80160e4:	4630      	mov	r0, r6
 80160e6:	f000 fa22 	bl	801652e <__malloc_unlock>
 80160ea:	f104 000b 	add.w	r0, r4, #11
 80160ee:	1d23      	adds	r3, r4, #4
 80160f0:	f020 0007 	bic.w	r0, r0, #7
 80160f4:	1ac3      	subs	r3, r0, r3
 80160f6:	d0d3      	beq.n	80160a0 <_malloc_r+0x20>
 80160f8:	425a      	negs	r2, r3
 80160fa:	50e2      	str	r2, [r4, r3]
 80160fc:	e7d0      	b.n	80160a0 <_malloc_r+0x20>
 80160fe:	428c      	cmp	r4, r1
 8016100:	684b      	ldr	r3, [r1, #4]
 8016102:	bf16      	itet	ne
 8016104:	6063      	strne	r3, [r4, #4]
 8016106:	6013      	streq	r3, [r2, #0]
 8016108:	460c      	movne	r4, r1
 801610a:	e7eb      	b.n	80160e4 <_malloc_r+0x64>
 801610c:	460c      	mov	r4, r1
 801610e:	6849      	ldr	r1, [r1, #4]
 8016110:	e7cc      	b.n	80160ac <_malloc_r+0x2c>
 8016112:	1cc4      	adds	r4, r0, #3
 8016114:	f024 0403 	bic.w	r4, r4, #3
 8016118:	42a0      	cmp	r0, r4
 801611a:	d005      	beq.n	8016128 <_malloc_r+0xa8>
 801611c:	1a21      	subs	r1, r4, r0
 801611e:	4630      	mov	r0, r6
 8016120:	f000 f948 	bl	80163b4 <_sbrk_r>
 8016124:	3001      	adds	r0, #1
 8016126:	d0cf      	beq.n	80160c8 <_malloc_r+0x48>
 8016128:	6025      	str	r5, [r4, #0]
 801612a:	e7db      	b.n	80160e4 <_malloc_r+0x64>
 801612c:	20005024 	.word	0x20005024
 8016130:	20005028 	.word	0x20005028

08016134 <__sfputc_r>:
 8016134:	6893      	ldr	r3, [r2, #8]
 8016136:	3b01      	subs	r3, #1
 8016138:	2b00      	cmp	r3, #0
 801613a:	b410      	push	{r4}
 801613c:	6093      	str	r3, [r2, #8]
 801613e:	da08      	bge.n	8016152 <__sfputc_r+0x1e>
 8016140:	6994      	ldr	r4, [r2, #24]
 8016142:	42a3      	cmp	r3, r4
 8016144:	db01      	blt.n	801614a <__sfputc_r+0x16>
 8016146:	290a      	cmp	r1, #10
 8016148:	d103      	bne.n	8016152 <__sfputc_r+0x1e>
 801614a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801614e:	f7fe bb65 	b.w	801481c <__swbuf_r>
 8016152:	6813      	ldr	r3, [r2, #0]
 8016154:	1c58      	adds	r0, r3, #1
 8016156:	6010      	str	r0, [r2, #0]
 8016158:	7019      	strb	r1, [r3, #0]
 801615a:	4608      	mov	r0, r1
 801615c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016160:	4770      	bx	lr

08016162 <__sfputs_r>:
 8016162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016164:	4606      	mov	r6, r0
 8016166:	460f      	mov	r7, r1
 8016168:	4614      	mov	r4, r2
 801616a:	18d5      	adds	r5, r2, r3
 801616c:	42ac      	cmp	r4, r5
 801616e:	d101      	bne.n	8016174 <__sfputs_r+0x12>
 8016170:	2000      	movs	r0, #0
 8016172:	e007      	b.n	8016184 <__sfputs_r+0x22>
 8016174:	463a      	mov	r2, r7
 8016176:	f814 1b01 	ldrb.w	r1, [r4], #1
 801617a:	4630      	mov	r0, r6
 801617c:	f7ff ffda 	bl	8016134 <__sfputc_r>
 8016180:	1c43      	adds	r3, r0, #1
 8016182:	d1f3      	bne.n	801616c <__sfputs_r+0xa>
 8016184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016188 <_vfiprintf_r>:
 8016188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801618c:	460c      	mov	r4, r1
 801618e:	b09d      	sub	sp, #116	; 0x74
 8016190:	4617      	mov	r7, r2
 8016192:	461d      	mov	r5, r3
 8016194:	4606      	mov	r6, r0
 8016196:	b118      	cbz	r0, 80161a0 <_vfiprintf_r+0x18>
 8016198:	6983      	ldr	r3, [r0, #24]
 801619a:	b90b      	cbnz	r3, 80161a0 <_vfiprintf_r+0x18>
 801619c:	f7ff fb34 	bl	8015808 <__sinit>
 80161a0:	4b7c      	ldr	r3, [pc, #496]	; (8016394 <_vfiprintf_r+0x20c>)
 80161a2:	429c      	cmp	r4, r3
 80161a4:	d158      	bne.n	8016258 <_vfiprintf_r+0xd0>
 80161a6:	6874      	ldr	r4, [r6, #4]
 80161a8:	89a3      	ldrh	r3, [r4, #12]
 80161aa:	0718      	lsls	r0, r3, #28
 80161ac:	d55e      	bpl.n	801626c <_vfiprintf_r+0xe4>
 80161ae:	6923      	ldr	r3, [r4, #16]
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d05b      	beq.n	801626c <_vfiprintf_r+0xe4>
 80161b4:	2300      	movs	r3, #0
 80161b6:	9309      	str	r3, [sp, #36]	; 0x24
 80161b8:	2320      	movs	r3, #32
 80161ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80161be:	2330      	movs	r3, #48	; 0x30
 80161c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80161c4:	9503      	str	r5, [sp, #12]
 80161c6:	f04f 0b01 	mov.w	fp, #1
 80161ca:	46b8      	mov	r8, r7
 80161cc:	4645      	mov	r5, r8
 80161ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80161d2:	b10b      	cbz	r3, 80161d8 <_vfiprintf_r+0x50>
 80161d4:	2b25      	cmp	r3, #37	; 0x25
 80161d6:	d154      	bne.n	8016282 <_vfiprintf_r+0xfa>
 80161d8:	ebb8 0a07 	subs.w	sl, r8, r7
 80161dc:	d00b      	beq.n	80161f6 <_vfiprintf_r+0x6e>
 80161de:	4653      	mov	r3, sl
 80161e0:	463a      	mov	r2, r7
 80161e2:	4621      	mov	r1, r4
 80161e4:	4630      	mov	r0, r6
 80161e6:	f7ff ffbc 	bl	8016162 <__sfputs_r>
 80161ea:	3001      	adds	r0, #1
 80161ec:	f000 80c2 	beq.w	8016374 <_vfiprintf_r+0x1ec>
 80161f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161f2:	4453      	add	r3, sl
 80161f4:	9309      	str	r3, [sp, #36]	; 0x24
 80161f6:	f898 3000 	ldrb.w	r3, [r8]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	f000 80ba 	beq.w	8016374 <_vfiprintf_r+0x1ec>
 8016200:	2300      	movs	r3, #0
 8016202:	f04f 32ff 	mov.w	r2, #4294967295
 8016206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801620a:	9304      	str	r3, [sp, #16]
 801620c:	9307      	str	r3, [sp, #28]
 801620e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016212:	931a      	str	r3, [sp, #104]	; 0x68
 8016214:	46a8      	mov	r8, r5
 8016216:	2205      	movs	r2, #5
 8016218:	f818 1b01 	ldrb.w	r1, [r8], #1
 801621c:	485e      	ldr	r0, [pc, #376]	; (8016398 <_vfiprintf_r+0x210>)
 801621e:	f7f1 ff17 	bl	8008050 <memchr>
 8016222:	9b04      	ldr	r3, [sp, #16]
 8016224:	bb78      	cbnz	r0, 8016286 <_vfiprintf_r+0xfe>
 8016226:	06d9      	lsls	r1, r3, #27
 8016228:	bf44      	itt	mi
 801622a:	2220      	movmi	r2, #32
 801622c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016230:	071a      	lsls	r2, r3, #28
 8016232:	bf44      	itt	mi
 8016234:	222b      	movmi	r2, #43	; 0x2b
 8016236:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801623a:	782a      	ldrb	r2, [r5, #0]
 801623c:	2a2a      	cmp	r2, #42	; 0x2a
 801623e:	d02a      	beq.n	8016296 <_vfiprintf_r+0x10e>
 8016240:	9a07      	ldr	r2, [sp, #28]
 8016242:	46a8      	mov	r8, r5
 8016244:	2000      	movs	r0, #0
 8016246:	250a      	movs	r5, #10
 8016248:	4641      	mov	r1, r8
 801624a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801624e:	3b30      	subs	r3, #48	; 0x30
 8016250:	2b09      	cmp	r3, #9
 8016252:	d969      	bls.n	8016328 <_vfiprintf_r+0x1a0>
 8016254:	b360      	cbz	r0, 80162b0 <_vfiprintf_r+0x128>
 8016256:	e024      	b.n	80162a2 <_vfiprintf_r+0x11a>
 8016258:	4b50      	ldr	r3, [pc, #320]	; (801639c <_vfiprintf_r+0x214>)
 801625a:	429c      	cmp	r4, r3
 801625c:	d101      	bne.n	8016262 <_vfiprintf_r+0xda>
 801625e:	68b4      	ldr	r4, [r6, #8]
 8016260:	e7a2      	b.n	80161a8 <_vfiprintf_r+0x20>
 8016262:	4b4f      	ldr	r3, [pc, #316]	; (80163a0 <_vfiprintf_r+0x218>)
 8016264:	429c      	cmp	r4, r3
 8016266:	bf08      	it	eq
 8016268:	68f4      	ldreq	r4, [r6, #12]
 801626a:	e79d      	b.n	80161a8 <_vfiprintf_r+0x20>
 801626c:	4621      	mov	r1, r4
 801626e:	4630      	mov	r0, r6
 8016270:	f7fe fb26 	bl	80148c0 <__swsetup_r>
 8016274:	2800      	cmp	r0, #0
 8016276:	d09d      	beq.n	80161b4 <_vfiprintf_r+0x2c>
 8016278:	f04f 30ff 	mov.w	r0, #4294967295
 801627c:	b01d      	add	sp, #116	; 0x74
 801627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016282:	46a8      	mov	r8, r5
 8016284:	e7a2      	b.n	80161cc <_vfiprintf_r+0x44>
 8016286:	4a44      	ldr	r2, [pc, #272]	; (8016398 <_vfiprintf_r+0x210>)
 8016288:	1a80      	subs	r0, r0, r2
 801628a:	fa0b f000 	lsl.w	r0, fp, r0
 801628e:	4318      	orrs	r0, r3
 8016290:	9004      	str	r0, [sp, #16]
 8016292:	4645      	mov	r5, r8
 8016294:	e7be      	b.n	8016214 <_vfiprintf_r+0x8c>
 8016296:	9a03      	ldr	r2, [sp, #12]
 8016298:	1d11      	adds	r1, r2, #4
 801629a:	6812      	ldr	r2, [r2, #0]
 801629c:	9103      	str	r1, [sp, #12]
 801629e:	2a00      	cmp	r2, #0
 80162a0:	db01      	blt.n	80162a6 <_vfiprintf_r+0x11e>
 80162a2:	9207      	str	r2, [sp, #28]
 80162a4:	e004      	b.n	80162b0 <_vfiprintf_r+0x128>
 80162a6:	4252      	negs	r2, r2
 80162a8:	f043 0302 	orr.w	r3, r3, #2
 80162ac:	9207      	str	r2, [sp, #28]
 80162ae:	9304      	str	r3, [sp, #16]
 80162b0:	f898 3000 	ldrb.w	r3, [r8]
 80162b4:	2b2e      	cmp	r3, #46	; 0x2e
 80162b6:	d10e      	bne.n	80162d6 <_vfiprintf_r+0x14e>
 80162b8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80162bc:	2b2a      	cmp	r3, #42	; 0x2a
 80162be:	d138      	bne.n	8016332 <_vfiprintf_r+0x1aa>
 80162c0:	9b03      	ldr	r3, [sp, #12]
 80162c2:	1d1a      	adds	r2, r3, #4
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	9203      	str	r2, [sp, #12]
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	bfb8      	it	lt
 80162cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80162d0:	f108 0802 	add.w	r8, r8, #2
 80162d4:	9305      	str	r3, [sp, #20]
 80162d6:	4d33      	ldr	r5, [pc, #204]	; (80163a4 <_vfiprintf_r+0x21c>)
 80162d8:	f898 1000 	ldrb.w	r1, [r8]
 80162dc:	2203      	movs	r2, #3
 80162de:	4628      	mov	r0, r5
 80162e0:	f7f1 feb6 	bl	8008050 <memchr>
 80162e4:	b140      	cbz	r0, 80162f8 <_vfiprintf_r+0x170>
 80162e6:	2340      	movs	r3, #64	; 0x40
 80162e8:	1b40      	subs	r0, r0, r5
 80162ea:	fa03 f000 	lsl.w	r0, r3, r0
 80162ee:	9b04      	ldr	r3, [sp, #16]
 80162f0:	4303      	orrs	r3, r0
 80162f2:	f108 0801 	add.w	r8, r8, #1
 80162f6:	9304      	str	r3, [sp, #16]
 80162f8:	f898 1000 	ldrb.w	r1, [r8]
 80162fc:	482a      	ldr	r0, [pc, #168]	; (80163a8 <_vfiprintf_r+0x220>)
 80162fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016302:	2206      	movs	r2, #6
 8016304:	f108 0701 	add.w	r7, r8, #1
 8016308:	f7f1 fea2 	bl	8008050 <memchr>
 801630c:	2800      	cmp	r0, #0
 801630e:	d037      	beq.n	8016380 <_vfiprintf_r+0x1f8>
 8016310:	4b26      	ldr	r3, [pc, #152]	; (80163ac <_vfiprintf_r+0x224>)
 8016312:	bb1b      	cbnz	r3, 801635c <_vfiprintf_r+0x1d4>
 8016314:	9b03      	ldr	r3, [sp, #12]
 8016316:	3307      	adds	r3, #7
 8016318:	f023 0307 	bic.w	r3, r3, #7
 801631c:	3308      	adds	r3, #8
 801631e:	9303      	str	r3, [sp, #12]
 8016320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016322:	444b      	add	r3, r9
 8016324:	9309      	str	r3, [sp, #36]	; 0x24
 8016326:	e750      	b.n	80161ca <_vfiprintf_r+0x42>
 8016328:	fb05 3202 	mla	r2, r5, r2, r3
 801632c:	2001      	movs	r0, #1
 801632e:	4688      	mov	r8, r1
 8016330:	e78a      	b.n	8016248 <_vfiprintf_r+0xc0>
 8016332:	2300      	movs	r3, #0
 8016334:	f108 0801 	add.w	r8, r8, #1
 8016338:	9305      	str	r3, [sp, #20]
 801633a:	4619      	mov	r1, r3
 801633c:	250a      	movs	r5, #10
 801633e:	4640      	mov	r0, r8
 8016340:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016344:	3a30      	subs	r2, #48	; 0x30
 8016346:	2a09      	cmp	r2, #9
 8016348:	d903      	bls.n	8016352 <_vfiprintf_r+0x1ca>
 801634a:	2b00      	cmp	r3, #0
 801634c:	d0c3      	beq.n	80162d6 <_vfiprintf_r+0x14e>
 801634e:	9105      	str	r1, [sp, #20]
 8016350:	e7c1      	b.n	80162d6 <_vfiprintf_r+0x14e>
 8016352:	fb05 2101 	mla	r1, r5, r1, r2
 8016356:	2301      	movs	r3, #1
 8016358:	4680      	mov	r8, r0
 801635a:	e7f0      	b.n	801633e <_vfiprintf_r+0x1b6>
 801635c:	ab03      	add	r3, sp, #12
 801635e:	9300      	str	r3, [sp, #0]
 8016360:	4622      	mov	r2, r4
 8016362:	4b13      	ldr	r3, [pc, #76]	; (80163b0 <_vfiprintf_r+0x228>)
 8016364:	a904      	add	r1, sp, #16
 8016366:	4630      	mov	r0, r6
 8016368:	f7fd fe14 	bl	8013f94 <_printf_float>
 801636c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016370:	4681      	mov	r9, r0
 8016372:	d1d5      	bne.n	8016320 <_vfiprintf_r+0x198>
 8016374:	89a3      	ldrh	r3, [r4, #12]
 8016376:	065b      	lsls	r3, r3, #25
 8016378:	f53f af7e 	bmi.w	8016278 <_vfiprintf_r+0xf0>
 801637c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801637e:	e77d      	b.n	801627c <_vfiprintf_r+0xf4>
 8016380:	ab03      	add	r3, sp, #12
 8016382:	9300      	str	r3, [sp, #0]
 8016384:	4622      	mov	r2, r4
 8016386:	4b0a      	ldr	r3, [pc, #40]	; (80163b0 <_vfiprintf_r+0x228>)
 8016388:	a904      	add	r1, sp, #16
 801638a:	4630      	mov	r0, r6
 801638c:	f7fe f8b8 	bl	8014500 <_printf_i>
 8016390:	e7ec      	b.n	801636c <_vfiprintf_r+0x1e4>
 8016392:	bf00      	nop
 8016394:	08016768 	.word	0x08016768
 8016398:	080168a4 	.word	0x080168a4
 801639c:	08016788 	.word	0x08016788
 80163a0:	08016748 	.word	0x08016748
 80163a4:	080168aa 	.word	0x080168aa
 80163a8:	080168ae 	.word	0x080168ae
 80163ac:	08013f95 	.word	0x08013f95
 80163b0:	08016163 	.word	0x08016163

080163b4 <_sbrk_r>:
 80163b4:	b538      	push	{r3, r4, r5, lr}
 80163b6:	4c06      	ldr	r4, [pc, #24]	; (80163d0 <_sbrk_r+0x1c>)
 80163b8:	2300      	movs	r3, #0
 80163ba:	4605      	mov	r5, r0
 80163bc:	4608      	mov	r0, r1
 80163be:	6023      	str	r3, [r4, #0]
 80163c0:	f7f8 fa3e 	bl	800e840 <_sbrk>
 80163c4:	1c43      	adds	r3, r0, #1
 80163c6:	d102      	bne.n	80163ce <_sbrk_r+0x1a>
 80163c8:	6823      	ldr	r3, [r4, #0]
 80163ca:	b103      	cbz	r3, 80163ce <_sbrk_r+0x1a>
 80163cc:	602b      	str	r3, [r5, #0]
 80163ce:	bd38      	pop	{r3, r4, r5, pc}
 80163d0:	2001664c 	.word	0x2001664c

080163d4 <__sread>:
 80163d4:	b510      	push	{r4, lr}
 80163d6:	460c      	mov	r4, r1
 80163d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80163dc:	f000 f8a8 	bl	8016530 <_read_r>
 80163e0:	2800      	cmp	r0, #0
 80163e2:	bfab      	itete	ge
 80163e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80163e6:	89a3      	ldrhlt	r3, [r4, #12]
 80163e8:	181b      	addge	r3, r3, r0
 80163ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80163ee:	bfac      	ite	ge
 80163f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80163f2:	81a3      	strhlt	r3, [r4, #12]
 80163f4:	bd10      	pop	{r4, pc}

080163f6 <__swrite>:
 80163f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163fa:	461f      	mov	r7, r3
 80163fc:	898b      	ldrh	r3, [r1, #12]
 80163fe:	05db      	lsls	r3, r3, #23
 8016400:	4605      	mov	r5, r0
 8016402:	460c      	mov	r4, r1
 8016404:	4616      	mov	r6, r2
 8016406:	d505      	bpl.n	8016414 <__swrite+0x1e>
 8016408:	2302      	movs	r3, #2
 801640a:	2200      	movs	r2, #0
 801640c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016410:	f000 f868 	bl	80164e4 <_lseek_r>
 8016414:	89a3      	ldrh	r3, [r4, #12]
 8016416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801641a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801641e:	81a3      	strh	r3, [r4, #12]
 8016420:	4632      	mov	r2, r6
 8016422:	463b      	mov	r3, r7
 8016424:	4628      	mov	r0, r5
 8016426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801642a:	f000 b817 	b.w	801645c <_write_r>

0801642e <__sseek>:
 801642e:	b510      	push	{r4, lr}
 8016430:	460c      	mov	r4, r1
 8016432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016436:	f000 f855 	bl	80164e4 <_lseek_r>
 801643a:	1c43      	adds	r3, r0, #1
 801643c:	89a3      	ldrh	r3, [r4, #12]
 801643e:	bf15      	itete	ne
 8016440:	6560      	strne	r0, [r4, #84]	; 0x54
 8016442:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016446:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801644a:	81a3      	strheq	r3, [r4, #12]
 801644c:	bf18      	it	ne
 801644e:	81a3      	strhne	r3, [r4, #12]
 8016450:	bd10      	pop	{r4, pc}

08016452 <__sclose>:
 8016452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016456:	f000 b813 	b.w	8016480 <_close_r>
	...

0801645c <_write_r>:
 801645c:	b538      	push	{r3, r4, r5, lr}
 801645e:	4c07      	ldr	r4, [pc, #28]	; (801647c <_write_r+0x20>)
 8016460:	4605      	mov	r5, r0
 8016462:	4608      	mov	r0, r1
 8016464:	4611      	mov	r1, r2
 8016466:	2200      	movs	r2, #0
 8016468:	6022      	str	r2, [r4, #0]
 801646a:	461a      	mov	r2, r3
 801646c:	f7f8 f997 	bl	800e79e <_write>
 8016470:	1c43      	adds	r3, r0, #1
 8016472:	d102      	bne.n	801647a <_write_r+0x1e>
 8016474:	6823      	ldr	r3, [r4, #0]
 8016476:	b103      	cbz	r3, 801647a <_write_r+0x1e>
 8016478:	602b      	str	r3, [r5, #0]
 801647a:	bd38      	pop	{r3, r4, r5, pc}
 801647c:	2001664c 	.word	0x2001664c

08016480 <_close_r>:
 8016480:	b538      	push	{r3, r4, r5, lr}
 8016482:	4c06      	ldr	r4, [pc, #24]	; (801649c <_close_r+0x1c>)
 8016484:	2300      	movs	r3, #0
 8016486:	4605      	mov	r5, r0
 8016488:	4608      	mov	r0, r1
 801648a:	6023      	str	r3, [r4, #0]
 801648c:	f7f8 f9a3 	bl	800e7d6 <_close>
 8016490:	1c43      	adds	r3, r0, #1
 8016492:	d102      	bne.n	801649a <_close_r+0x1a>
 8016494:	6823      	ldr	r3, [r4, #0]
 8016496:	b103      	cbz	r3, 801649a <_close_r+0x1a>
 8016498:	602b      	str	r3, [r5, #0]
 801649a:	bd38      	pop	{r3, r4, r5, pc}
 801649c:	2001664c 	.word	0x2001664c

080164a0 <_fstat_r>:
 80164a0:	b538      	push	{r3, r4, r5, lr}
 80164a2:	4c07      	ldr	r4, [pc, #28]	; (80164c0 <_fstat_r+0x20>)
 80164a4:	2300      	movs	r3, #0
 80164a6:	4605      	mov	r5, r0
 80164a8:	4608      	mov	r0, r1
 80164aa:	4611      	mov	r1, r2
 80164ac:	6023      	str	r3, [r4, #0]
 80164ae:	f7f8 f99e 	bl	800e7ee <_fstat>
 80164b2:	1c43      	adds	r3, r0, #1
 80164b4:	d102      	bne.n	80164bc <_fstat_r+0x1c>
 80164b6:	6823      	ldr	r3, [r4, #0]
 80164b8:	b103      	cbz	r3, 80164bc <_fstat_r+0x1c>
 80164ba:	602b      	str	r3, [r5, #0]
 80164bc:	bd38      	pop	{r3, r4, r5, pc}
 80164be:	bf00      	nop
 80164c0:	2001664c 	.word	0x2001664c

080164c4 <_isatty_r>:
 80164c4:	b538      	push	{r3, r4, r5, lr}
 80164c6:	4c06      	ldr	r4, [pc, #24]	; (80164e0 <_isatty_r+0x1c>)
 80164c8:	2300      	movs	r3, #0
 80164ca:	4605      	mov	r5, r0
 80164cc:	4608      	mov	r0, r1
 80164ce:	6023      	str	r3, [r4, #0]
 80164d0:	f7f8 f99d 	bl	800e80e <_isatty>
 80164d4:	1c43      	adds	r3, r0, #1
 80164d6:	d102      	bne.n	80164de <_isatty_r+0x1a>
 80164d8:	6823      	ldr	r3, [r4, #0]
 80164da:	b103      	cbz	r3, 80164de <_isatty_r+0x1a>
 80164dc:	602b      	str	r3, [r5, #0]
 80164de:	bd38      	pop	{r3, r4, r5, pc}
 80164e0:	2001664c 	.word	0x2001664c

080164e4 <_lseek_r>:
 80164e4:	b538      	push	{r3, r4, r5, lr}
 80164e6:	4c07      	ldr	r4, [pc, #28]	; (8016504 <_lseek_r+0x20>)
 80164e8:	4605      	mov	r5, r0
 80164ea:	4608      	mov	r0, r1
 80164ec:	4611      	mov	r1, r2
 80164ee:	2200      	movs	r2, #0
 80164f0:	6022      	str	r2, [r4, #0]
 80164f2:	461a      	mov	r2, r3
 80164f4:	f7f8 f996 	bl	800e824 <_lseek>
 80164f8:	1c43      	adds	r3, r0, #1
 80164fa:	d102      	bne.n	8016502 <_lseek_r+0x1e>
 80164fc:	6823      	ldr	r3, [r4, #0]
 80164fe:	b103      	cbz	r3, 8016502 <_lseek_r+0x1e>
 8016500:	602b      	str	r3, [r5, #0]
 8016502:	bd38      	pop	{r3, r4, r5, pc}
 8016504:	2001664c 	.word	0x2001664c

08016508 <__ascii_mbtowc>:
 8016508:	b082      	sub	sp, #8
 801650a:	b901      	cbnz	r1, 801650e <__ascii_mbtowc+0x6>
 801650c:	a901      	add	r1, sp, #4
 801650e:	b142      	cbz	r2, 8016522 <__ascii_mbtowc+0x1a>
 8016510:	b14b      	cbz	r3, 8016526 <__ascii_mbtowc+0x1e>
 8016512:	7813      	ldrb	r3, [r2, #0]
 8016514:	600b      	str	r3, [r1, #0]
 8016516:	7812      	ldrb	r2, [r2, #0]
 8016518:	1c10      	adds	r0, r2, #0
 801651a:	bf18      	it	ne
 801651c:	2001      	movne	r0, #1
 801651e:	b002      	add	sp, #8
 8016520:	4770      	bx	lr
 8016522:	4610      	mov	r0, r2
 8016524:	e7fb      	b.n	801651e <__ascii_mbtowc+0x16>
 8016526:	f06f 0001 	mvn.w	r0, #1
 801652a:	e7f8      	b.n	801651e <__ascii_mbtowc+0x16>

0801652c <__malloc_lock>:
 801652c:	4770      	bx	lr

0801652e <__malloc_unlock>:
 801652e:	4770      	bx	lr

08016530 <_read_r>:
 8016530:	b538      	push	{r3, r4, r5, lr}
 8016532:	4c07      	ldr	r4, [pc, #28]	; (8016550 <_read_r+0x20>)
 8016534:	4605      	mov	r5, r0
 8016536:	4608      	mov	r0, r1
 8016538:	4611      	mov	r1, r2
 801653a:	2200      	movs	r2, #0
 801653c:	6022      	str	r2, [r4, #0]
 801653e:	461a      	mov	r2, r3
 8016540:	f7f8 f910 	bl	800e764 <_read>
 8016544:	1c43      	adds	r3, r0, #1
 8016546:	d102      	bne.n	801654e <_read_r+0x1e>
 8016548:	6823      	ldr	r3, [r4, #0]
 801654a:	b103      	cbz	r3, 801654e <_read_r+0x1e>
 801654c:	602b      	str	r3, [r5, #0]
 801654e:	bd38      	pop	{r3, r4, r5, pc}
 8016550:	2001664c 	.word	0x2001664c

08016554 <__ascii_wctomb>:
 8016554:	b149      	cbz	r1, 801656a <__ascii_wctomb+0x16>
 8016556:	2aff      	cmp	r2, #255	; 0xff
 8016558:	bf85      	ittet	hi
 801655a:	238a      	movhi	r3, #138	; 0x8a
 801655c:	6003      	strhi	r3, [r0, #0]
 801655e:	700a      	strbls	r2, [r1, #0]
 8016560:	f04f 30ff 	movhi.w	r0, #4294967295
 8016564:	bf98      	it	ls
 8016566:	2001      	movls	r0, #1
 8016568:	4770      	bx	lr
 801656a:	4608      	mov	r0, r1
 801656c:	4770      	bx	lr
	...

08016570 <_init>:
 8016570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016572:	bf00      	nop
 8016574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016576:	bc08      	pop	{r3}
 8016578:	469e      	mov	lr, r3
 801657a:	4770      	bx	lr

0801657c <_fini>:
 801657c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801657e:	bf00      	nop
 8016580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016582:	bc08      	pop	{r3}
 8016584:	469e      	mov	lr, r3
 8016586:	4770      	bx	lr
