
Tarea_3_Taller_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcb8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  0800be58  0800be58  0001be58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7a0  0800c7a0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7a0  0800c7a0  0001c7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7a8  0800c7a8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7a8  0800c7a8  0001c7a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7ac  0800c7ac  0001c7ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c7b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004cc  200001d4  0800c984  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a0  0800c984  000206a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f402  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021af  00000000  00000000  0002f649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec0  00000000  00000000  000317f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b89  00000000  00000000  000326b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001869d  00000000  00000000  00033241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fd8d  00000000  00000000  0004b8de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bf80  00000000  00000000  0005b66b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005530  00000000  00000000  000f75ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fcb1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800be40 	.word	0x0800be40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800be40 	.word	0x0800be40

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a6 	b.w	800101c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9e08      	ldr	r6, [sp, #32]
 8000d5a:	460d      	mov	r5, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	460f      	mov	r7, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4694      	mov	ip, r2
 8000d68:	d965      	bls.n	8000e36 <__udivmoddi4+0xe2>
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	b143      	cbz	r3, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d74:	f1c3 0220 	rsb	r2, r3, #32
 8000d78:	409f      	lsls	r7, r3
 8000d7a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d7e:	4317      	orrs	r7, r2
 8000d80:	409c      	lsls	r4, r3
 8000d82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d86:	fa1f f58c 	uxth.w	r5, ip
 8000d8a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d8e:	0c22      	lsrs	r2, r4, #16
 8000d90:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d98:	fb01 f005 	mul.w	r0, r1, r5
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da0:	eb1c 0202 	adds.w	r2, ip, r2
 8000da4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000da8:	f080 811c 	bcs.w	8000fe4 <__udivmoddi4+0x290>
 8000dac:	4290      	cmp	r0, r2
 8000dae:	f240 8119 	bls.w	8000fe4 <__udivmoddi4+0x290>
 8000db2:	3902      	subs	r1, #2
 8000db4:	4462      	add	r2, ip
 8000db6:	1a12      	subs	r2, r2, r0
 8000db8:	b2a4      	uxth	r4, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc6:	fb00 f505 	mul.w	r5, r0, r5
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	d90a      	bls.n	8000de4 <__udivmoddi4+0x90>
 8000dce:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x294>
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x294>
 8000de0:	4464      	add	r4, ip
 8000de2:	3802      	subs	r0, #2
 8000de4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11e      	cbz	r6, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40dc      	lsrs	r4, r3
 8000df0:	2300      	movs	r3, #0
 8000df2:	e9c6 4300 	strd	r4, r3, [r6]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0xbc>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f000 80ed 	beq.w	8000fde <__udivmoddi4+0x28a>
 8000e04:	2100      	movs	r1, #0
 8000e06:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d149      	bne.n	8000eac <__udivmoddi4+0x158>
 8000e18:	42ab      	cmp	r3, r5
 8000e1a:	d302      	bcc.n	8000e22 <__udivmoddi4+0xce>
 8000e1c:	4282      	cmp	r2, r0
 8000e1e:	f200 80f8 	bhi.w	8001012 <__udivmoddi4+0x2be>
 8000e22:	1a84      	subs	r4, r0, r2
 8000e24:	eb65 0203 	sbc.w	r2, r5, r3
 8000e28:	2001      	movs	r0, #1
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	2e00      	cmp	r6, #0
 8000e2e:	d0e2      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	e9c6 4700 	strd	r4, r7, [r6]
 8000e34:	e7df      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e36:	b902      	cbnz	r2, 8000e3a <__udivmoddi4+0xe6>
 8000e38:	deff      	udf	#255	; 0xff
 8000e3a:	fab2 f382 	clz	r3, r2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 8090 	bne.w	8000f64 <__udivmoddi4+0x210>
 8000e44:	1a8a      	subs	r2, r1, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f fe8c 	uxth.w	lr, ip
 8000e4e:	2101      	movs	r1, #1
 8000e50:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e54:	fb07 2015 	mls	r0, r7, r5, r2
 8000e58:	0c22      	lsrs	r2, r4, #16
 8000e5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e5e:	fb0e f005 	mul.w	r0, lr, r5
 8000e62:	4290      	cmp	r0, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x124>
 8000e66:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x122>
 8000e70:	4290      	cmp	r0, r2
 8000e72:	f200 80cb 	bhi.w	800100c <__udivmoddi4+0x2b8>
 8000e76:	4645      	mov	r5, r8
 8000e78:	1a12      	subs	r2, r2, r0
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e80:	fb07 2210 	mls	r2, r7, r0, r2
 8000e84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e88:	fb0e fe00 	mul.w	lr, lr, r0
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x14e>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e98:	d202      	bcs.n	8000ea0 <__udivmoddi4+0x14c>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	f200 80bb 	bhi.w	8001016 <__udivmoddi4+0x2c2>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	eba4 040e 	sub.w	r4, r4, lr
 8000ea6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eaa:	e79f      	b.n	8000dec <__udivmoddi4+0x98>
 8000eac:	f1c1 0720 	rsb	r7, r1, #32
 8000eb0:	408b      	lsls	r3, r1
 8000eb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eba:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebe:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec2:	40fd      	lsrs	r5, r7
 8000ec4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec8:	4323      	orrs	r3, r4
 8000eca:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ece:	fa1f fe8c 	uxth.w	lr, ip
 8000ed2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ed6:	0c1c      	lsrs	r4, r3, #16
 8000ed8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000edc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee0:	42a5      	cmp	r5, r4
 8000ee2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eea:	d90b      	bls.n	8000f04 <__udivmoddi4+0x1b0>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ef4:	f080 8088 	bcs.w	8001008 <__udivmoddi4+0x2b4>
 8000ef8:	42a5      	cmp	r5, r4
 8000efa:	f240 8085 	bls.w	8001008 <__udivmoddi4+0x2b4>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4464      	add	r4, ip
 8000f04:	1b64      	subs	r4, r4, r5
 8000f06:	b29d      	uxth	r5, r3
 8000f08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f14:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x1da>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f24:	d26c      	bcs.n	8001000 <__udivmoddi4+0x2ac>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	d96a      	bls.n	8001000 <__udivmoddi4+0x2ac>
 8000f2a:	3b02      	subs	r3, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f32:	fba3 9502 	umull	r9, r5, r3, r2
 8000f36:	eba4 040e 	sub.w	r4, r4, lr
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	46c8      	mov	r8, r9
 8000f3e:	46ae      	mov	lr, r5
 8000f40:	d356      	bcc.n	8000ff0 <__udivmoddi4+0x29c>
 8000f42:	d053      	beq.n	8000fec <__udivmoddi4+0x298>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x208>
 8000f46:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40ca      	lsrs	r2, r1
 8000f54:	40cc      	lsrs	r4, r1
 8000f56:	4317      	orrs	r7, r2
 8000f58:	e9c6 7400 	strd	r7, r4, [r6]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	2100      	movs	r1, #0
 8000f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f64:	f1c3 0120 	rsb	r1, r3, #32
 8000f68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f6c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f70:	fa25 f101 	lsr.w	r1, r5, r1
 8000f74:	409d      	lsls	r5, r3
 8000f76:	432a      	orrs	r2, r5
 8000f78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f84:	fb07 1510 	mls	r5, r7, r0, r1
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f8e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f92:	428d      	cmp	r5, r1
 8000f94:	fa04 f403 	lsl.w	r4, r4, r3
 8000f98:	d908      	bls.n	8000fac <__udivmoddi4+0x258>
 8000f9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f9e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fa2:	d22f      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fa4:	428d      	cmp	r5, r1
 8000fa6:	d92d      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fa8:	3802      	subs	r0, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1b49      	subs	r1, r1, r5
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc0:	4291      	cmp	r1, r2
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x282>
 8000fc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fc8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fcc:	d216      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000fce:	4291      	cmp	r1, r2
 8000fd0:	d914      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000fd2:	3d02      	subs	r5, #2
 8000fd4:	4462      	add	r2, ip
 8000fd6:	1a52      	subs	r2, r2, r1
 8000fd8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fdc:	e738      	b.n	8000e50 <__udivmoddi4+0xfc>
 8000fde:	4631      	mov	r1, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000fe4:	4639      	mov	r1, r7
 8000fe6:	e6e6      	b.n	8000db6 <__udivmoddi4+0x62>
 8000fe8:	4610      	mov	r0, r2
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x90>
 8000fec:	4548      	cmp	r0, r9
 8000fee:	d2a9      	bcs.n	8000f44 <__udivmoddi4+0x1f0>
 8000ff0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	e7a3      	b.n	8000f44 <__udivmoddi4+0x1f0>
 8000ffc:	4645      	mov	r5, r8
 8000ffe:	e7ea      	b.n	8000fd6 <__udivmoddi4+0x282>
 8001000:	462b      	mov	r3, r5
 8001002:	e794      	b.n	8000f2e <__udivmoddi4+0x1da>
 8001004:	4640      	mov	r0, r8
 8001006:	e7d1      	b.n	8000fac <__udivmoddi4+0x258>
 8001008:	46d0      	mov	r8, sl
 800100a:	e77b      	b.n	8000f04 <__udivmoddi4+0x1b0>
 800100c:	3d02      	subs	r5, #2
 800100e:	4462      	add	r2, ip
 8001010:	e732      	b.n	8000e78 <__udivmoddi4+0x124>
 8001012:	4608      	mov	r0, r1
 8001014:	e70a      	b.n	8000e2c <__udivmoddi4+0xd8>
 8001016:	4464      	add	r4, ip
 8001018:	3802      	subs	r0, #2
 800101a:	e742      	b.n	8000ea2 <__udivmoddi4+0x14e>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <_write>:
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
	return ch;
}

int _write(int file, char *ptr, int len)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 0xFFFF);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	b29a      	uxth	r2, r3
 8001030:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	4804      	ldr	r0, [pc, #16]	; (8001048 <_write+0x28>)
 8001038:	f005 f85f 	bl	80060fa <HAL_UART_Transmit>
	return len;
 800103c:	687b      	ldr	r3, [r7, #4]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000370 	.word	0x20000370

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001052:	f001 fe8d 	bl	8002d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001056:	f000 f981 	bl	800135c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105a:	f000 fbaf 	bl	80017bc <MX_GPIO_Init>
  MX_DMA_Init();
 800105e:	f000 fb77 	bl	8001750 <MX_DMA_Init>
  MX_TIM2_Init();
 8001062:	f000 fa4b 	bl	80014fc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001066:	f000 fa97 	bl	8001598 <MX_TIM3_Init>
  MX_ADC1_Init();
 800106a:	f000 f9e7 	bl	800143c <MX_ADC1_Init>
  MX_TIM5_Init();
 800106e:	f000 fae1 	bl	8001634 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001072:	f000 fb43 	bl	80016fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2); // Tu Blinky
 8001076:	48a0      	ldr	r0, [pc, #640]	; (80012f8 <main+0x2ac>)
 8001078:	f004 f888 	bl	800518c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3); // Tu Display
 800107c:	489f      	ldr	r0, [pc, #636]	; (80012fc <main+0x2b0>)
 800107e:	f004 f885 	bl	800518c <HAL_TIM_Base_Start_IT>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001082:	2028      	movs	r0, #40	; 0x28
 8001084:	f002 fd2d 	bl	8003ae2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001088:	2008      	movs	r0, #8
 800108a:	f002 fd2a 	bl	8003ae2 <HAL_NVIC_EnableIRQ>

	// --- INICIAR NUEVO HARDWARE ---
	// Iniciar AMBOS canales del TIM5
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); // Vc en Canal 1
 800108e:	2100      	movs	r1, #0
 8001090:	489b      	ldr	r0, [pc, #620]	; (8001300 <main+0x2b4>)
 8001092:	f004 f92d 	bl	80052f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2); // Vb en Canal 2
 8001096:	2104      	movs	r1, #4
 8001098:	4899      	ldr	r0, [pc, #612]	; (8001300 <main+0x2b4>)
 800109a:	f004 f929 	bl	80052f0 <HAL_TIM_PWM_Start>

	// Iniciar el ADC en modo DMA circular
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_resultados, 2);
 800109e:	2202      	movs	r2, #2
 80010a0:	4998      	ldr	r1, [pc, #608]	; (8001304 <main+0x2b8>)
 80010a2:	4899      	ldr	r0, [pc, #612]	; (8001308 <main+0x2bc>)
 80010a4:	f002 f85a 	bl	800315c <HAL_ADC_Start_DMA>

	// --- INICIAR UART DMA (ping-pong: empezar en buffer A) ---
	// Se arranca la recepcin en el buffer A; el callback cambiar al otro.
	g_uart_dma_active = 0; // DMA escribir en A
 80010a8:	4b98      	ldr	r3, [pc, #608]	; (800130c <main+0x2c0>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer_a, UART_RX_BUFFER_SIZE);
 80010ae:	2280      	movs	r2, #128	; 0x80
 80010b0:	4997      	ldr	r1, [pc, #604]	; (8001310 <main+0x2c4>)
 80010b2:	4898      	ldr	r0, [pc, #608]	; (8001314 <main+0x2c8>)
 80010b4:	f005 f8b3 	bl	800621e <HAL_UARTEx_ReceiveToIdle_DMA>



	mostrar_menu_principal(); // Mostrar men al inicio
 80010b8:	f000 fc90 	bl	80019dc <mostrar_menu_principal>
  /* USER CODE BEGIN WHILE */
	while (1)
	{


		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 80010bc:	4b96      	ldr	r3, [pc, #600]	; (8001318 <main+0x2cc>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d061      	beq.n	800118a <main+0x13e>
		{
			static uint8_t contador = 0;
			contador++;
 80010c6:	4b95      	ldr	r3, [pc, #596]	; (800131c <main+0x2d0>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b93      	ldr	r3, [pc, #588]	; (800131c <main+0x2d0>)
 80010d0:	701a      	strb	r2, [r3, #0]
			if (contador > 3) contador = 0; // reiniciar el contador cada 3 interrupciones
 80010d2:	4b92      	ldr	r3, [pc, #584]	; (800131c <main+0x2d0>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d902      	bls.n	80010e0 <main+0x94>
 80010da:	4b90      	ldr	r3, [pc, #576]	; (800131c <main+0x2d0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_SET);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2180      	movs	r1, #128	; 0x80
 80010e4:	488e      	ldr	r0, [pc, #568]	; (8001320 <main+0x2d4>)
 80010e6:	f003 fab5 	bl	8004654 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_SET);
 80010ea:	2201      	movs	r2, #1
 80010ec:	2140      	movs	r1, #64	; 0x40
 80010ee:	488d      	ldr	r0, [pc, #564]	; (8001324 <main+0x2d8>)
 80010f0:	f003 fab0 	bl	8004654 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2120      	movs	r1, #32
 80010f8:	488a      	ldr	r0, [pc, #552]	; (8001324 <main+0x2d8>)
 80010fa:	f003 faab 	bl	8004654 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001104:	4887      	ldr	r0, [pc, #540]	; (8001324 <main+0x2d8>)
 8001106:	f003 faa5 	bl	8004654 <HAL_GPIO_WritePin>

			switch(contador){
 800110a:	4b84      	ldr	r3, [pc, #528]	; (800131c <main+0x2d0>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b03      	cmp	r3, #3
 8001110:	d837      	bhi.n	8001182 <main+0x136>
 8001112:	a201      	add	r2, pc, #4	; (adr r2, 8001118 <main+0xcc>)
 8001114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001118:	08001129 	.word	0x08001129
 800111c:	0800113f 	.word	0x0800113f
 8001120:	08001155 	.word	0x08001155
 8001124:	0800116b 	.word	0x0800116b
			case 0:
				// encender unidades
				lightNumber(Unidades); // llamar a la funcin para encender el nmero
 8001128:	4b7f      	ldr	r3, [pc, #508]	; (8001328 <main+0x2dc>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4618      	mov	r0, r3
 800112e:	f001 f869 	bl	8002204 <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_GPIO_Port, UNIDADES_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2180      	movs	r1, #128	; 0x80
 8001136:	487a      	ldr	r0, [pc, #488]	; (8001320 <main+0x2d4>)
 8001138:	f003 fa8c 	bl	8004654 <HAL_GPIO_WritePin>

				break;
 800113c:	e022      	b.n	8001184 <main+0x138>
			case 1:
				// encender decenas
				lightNumber(Decenas); // llamar a la funcin para encender el nmero
 800113e:	4b7b      	ldr	r3, [pc, #492]	; (800132c <main+0x2e0>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f001 f85e 	bl	8002204 <lightNumber>
				HAL_GPIO_WritePin(DECENAS_GPIO_Port, DECENAS_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	2140      	movs	r1, #64	; 0x40
 800114c:	4875      	ldr	r0, [pc, #468]	; (8001324 <main+0x2d8>)
 800114e:	f003 fa81 	bl	8004654 <HAL_GPIO_WritePin>
				break;
 8001152:	e017      	b.n	8001184 <main+0x138>
			case 2:
				// encender centenas
				lightNumber(Centenas); // llamar a la funcin para encender el nmero
 8001154:	4b76      	ldr	r3, [pc, #472]	; (8001330 <main+0x2e4>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f001 f853 	bl	8002204 <lightNumber>
				HAL_GPIO_WritePin(CENTENAS_GPIO_Port, CENTENAS_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	2120      	movs	r1, #32
 8001162:	4870      	ldr	r0, [pc, #448]	; (8001324 <main+0x2d8>)
 8001164:	f003 fa76 	bl	8004654 <HAL_GPIO_WritePin>
				break;
 8001168:	e00c      	b.n	8001184 <main+0x138>
			case 3:
				// encender unidades de mil
				lightNumber(Unidad_mil); // llamar a la funcin para encender el nmero
 800116a:	4b72      	ldr	r3, [pc, #456]	; (8001334 <main+0x2e8>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	f001 f848 	bl	8002204 <lightNumber>
				HAL_GPIO_WritePin(UNIDADES_MIL_GPIO_Port, UNIDADES_MIL_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800117a:	486a      	ldr	r0, [pc, #424]	; (8001324 <main+0x2d8>)
 800117c:	f003 fa6a 	bl	8004654 <HAL_GPIO_WritePin>
				break;
 8001180:	e000      	b.n	8001184 <main+0x138>
			default:
				break;
 8001182:	bf00      	nop
			}
			TIMER_ADVISORY_FLAG = 0; // bajar la bandera de interrupcin
 8001184:	4b64      	ldr	r3, [pc, #400]	; (8001318 <main+0x2cc>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_LED_FLAG)
 800118a:	4b6b      	ldr	r3, [pc, #428]	; (8001338 <main+0x2ec>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	d013      	beq.n	80011bc <main+0x170>
		{

			// El incremento es 50 (equivale a 5ms con tick de 10kHz)
			htim3.Instance->ARR += 50;
 8001194:	4b59      	ldr	r3, [pc, #356]	; (80012fc <main+0x2b0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119a:	4b58      	ldr	r3, [pc, #352]	; (80012fc <main+0x2b0>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3232      	adds	r2, #50	; 0x32
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c

			// El valor de reseteo es 509 (59 + 9 * 50)
			if (htim3.Instance->ARR > 509) // Usar '>' por seguridad
 80011a2:	4b56      	ldr	r3, [pc, #344]	; (80012fc <main+0x2b0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a8:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80011ac:	d303      	bcc.n	80011b6 <main+0x16a>
			{
				// El valor base es 59 (equivale a 6ms)
				htim3.Instance->ARR = 59;
 80011ae:	4b53      	ldr	r3, [pc, #332]	; (80012fc <main+0x2b0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	223b      	movs	r2, #59	; 0x3b
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c
			}
			EXTI_AVISORY_LED_FLAG = 0;
 80011b6:	4b60      	ldr	r3, [pc, #384]	; (8001338 <main+0x2ec>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
		}

		if (EXTI_AVISORY_FLAG) //trabajo del EXTI dentro del while
 80011bc:	4b5f      	ldr	r3, [pc, #380]	; (800133c <main+0x2f0>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d06b      	beq.n	800129e <main+0x252>
		{
			EXTI_AVISORY_FLAG = 0; // bajar la bandera de interrupcin
 80011c6:	4b5d      	ldr	r3, [pc, #372]	; (800133c <main+0x2f0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]

			//Revisar el estado del pin DT para determinar la direccin del giro
			if (HAL_GPIO_ReadPin(ENCODER_DATA_GPIO_Port, ENCODER_DATA_Pin) == GPIO_PIN_SET){
 80011cc:	2102      	movs	r1, #2
 80011ce:	4854      	ldr	r0, [pc, #336]	; (8001320 <main+0x2d4>)
 80011d0:	f003 fa28 	bl	8004624 <HAL_GPIO_ReadPin>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d10e      	bne.n	80011f8 <main+0x1ac>
				Tarifa++; // incrementar la tarifa
 80011da:	4b59      	ldr	r3, [pc, #356]	; (8001340 <main+0x2f4>)
 80011dc:	881b      	ldrh	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	4b57      	ldr	r3, [pc, #348]	; (8001340 <main+0x2f4>)
 80011e4:	801a      	strh	r2, [r3, #0]
				if (Tarifa > 4095) Tarifa = 0; // reiniciar la tarifa si supera 4095
 80011e6:	4b56      	ldr	r3, [pc, #344]	; (8001340 <main+0x2f4>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011ee:	d316      	bcc.n	800121e <main+0x1d2>
 80011f0:	4b53      	ldr	r3, [pc, #332]	; (8001340 <main+0x2f4>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	801a      	strh	r2, [r3, #0]
 80011f6:	e012      	b.n	800121e <main+0x1d2>
			} else {
				if (Tarifa > 0) Tarifa--; // decrementar la tarifa
 80011f8:	4b51      	ldr	r3, [pc, #324]	; (8001340 <main+0x2f4>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d006      	beq.n	800120e <main+0x1c2>
 8001200:	4b4f      	ldr	r3, [pc, #316]	; (8001340 <main+0x2f4>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	3b01      	subs	r3, #1
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b4d      	ldr	r3, [pc, #308]	; (8001340 <main+0x2f4>)
 800120a:	801a      	strh	r2, [r3, #0]
 800120c:	e007      	b.n	800121e <main+0x1d2>
				else if (Tarifa == 0) Tarifa = 4095; // reiniciar si la tarifa es igual a 0
 800120e:	4b4c      	ldr	r3, [pc, #304]	; (8001340 <main+0x2f4>)
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d103      	bne.n	800121e <main+0x1d2>
 8001216:	4b4a      	ldr	r3, [pc, #296]	; (8001340 <main+0x2f4>)
 8001218:	f640 72ff 	movw	r2, #4095	; 0xfff
 800121c:	801a      	strh	r2, [r3, #0]
			}
			// actualizar las variables de las cifras de la tarifa
			Unidad_mil = Tarifa / 1000;
 800121e:	4b48      	ldr	r3, [pc, #288]	; (8001340 <main+0x2f4>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	4a48      	ldr	r2, [pc, #288]	; (8001344 <main+0x2f8>)
 8001224:	fba2 2303 	umull	r2, r3, r2, r3
 8001228:	099b      	lsrs	r3, r3, #6
 800122a:	b29b      	uxth	r3, r3
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b41      	ldr	r3, [pc, #260]	; (8001334 <main+0x2e8>)
 8001230:	701a      	strb	r2, [r3, #0]
			Centenas = (Tarifa % 1000) / 100;
 8001232:	4b43      	ldr	r3, [pc, #268]	; (8001340 <main+0x2f4>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	4a43      	ldr	r2, [pc, #268]	; (8001344 <main+0x2f8>)
 8001238:	fba2 1203 	umull	r1, r2, r2, r3
 800123c:	0992      	lsrs	r2, r2, #6
 800123e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001242:	fb01 f202 	mul.w	r2, r1, r2
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	b29b      	uxth	r3, r3
 800124a:	4a3f      	ldr	r2, [pc, #252]	; (8001348 <main+0x2fc>)
 800124c:	fba2 2303 	umull	r2, r3, r2, r3
 8001250:	095b      	lsrs	r3, r3, #5
 8001252:	b29b      	uxth	r3, r3
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4b36      	ldr	r3, [pc, #216]	; (8001330 <main+0x2e4>)
 8001258:	701a      	strb	r2, [r3, #0]
			Decenas = (Tarifa % 100) / 10;
 800125a:	4b39      	ldr	r3, [pc, #228]	; (8001340 <main+0x2f4>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	4a3a      	ldr	r2, [pc, #232]	; (8001348 <main+0x2fc>)
 8001260:	fba2 1203 	umull	r1, r2, r2, r3
 8001264:	0952      	lsrs	r2, r2, #5
 8001266:	2164      	movs	r1, #100	; 0x64
 8001268:	fb01 f202 	mul.w	r2, r1, r2
 800126c:	1a9b      	subs	r3, r3, r2
 800126e:	b29b      	uxth	r3, r3
 8001270:	4a36      	ldr	r2, [pc, #216]	; (800134c <main+0x300>)
 8001272:	fba2 2303 	umull	r2, r3, r2, r3
 8001276:	08db      	lsrs	r3, r3, #3
 8001278:	b29b      	uxth	r3, r3
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b2b      	ldr	r3, [pc, #172]	; (800132c <main+0x2e0>)
 800127e:	701a      	strb	r2, [r3, #0]
			Unidades = Tarifa % 10;
 8001280:	4b2f      	ldr	r3, [pc, #188]	; (8001340 <main+0x2f4>)
 8001282:	881a      	ldrh	r2, [r3, #0]
 8001284:	4b31      	ldr	r3, [pc, #196]	; (800134c <main+0x300>)
 8001286:	fba3 1302 	umull	r1, r3, r3, r2
 800128a:	08d9      	lsrs	r1, r3, #3
 800128c:	460b      	mov	r3, r1
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	440b      	add	r3, r1
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	b29b      	uxth	r3, r3
 8001298:	b2da      	uxtb	r2, r3
 800129a:	4b23      	ldr	r3, [pc, #140]	; (8001328 <main+0x2dc>)
 800129c:	701a      	strb	r2, [r3, #0]
			//y hacer el trabajo pesado en el while principal

		}

		// --- Nuevo flujo ping-pong: procesar buffer marcado por ISR ---
		if (g_uart_proc_len > 0 && g_uart_proc_buffer != NULL)
 800129e:	4b2c      	ldr	r3, [pc, #176]	; (8001350 <main+0x304>)
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d024      	beq.n	80012f2 <main+0x2a6>
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <main+0x308>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d020      	beq.n	80012f2 <main+0x2a6>
		{
			// Claim the packet: copy volatile values to locals, then clear the shared ones
			uint8_t* proc_buf = (uint8_t*)g_uart_proc_buffer;
 80012b0:	4b28      	ldr	r3, [pc, #160]	; (8001354 <main+0x308>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	607b      	str	r3, [r7, #4]
			uint16_t len = g_uart_proc_len;
 80012b6:	4b26      	ldr	r3, [pc, #152]	; (8001350 <main+0x304>)
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	807b      	strh	r3, [r7, #2]

			// Clear handshake immediately to mark "consumed"
			g_uart_proc_buffer = NULL;
 80012bc:	4b25      	ldr	r3, [pc, #148]	; (8001354 <main+0x308>)
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
			g_uart_proc_len = 0;
 80012c2:	4b23      	ldr	r3, [pc, #140]	; (8001350 <main+0x304>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	801a      	strh	r2, [r3, #0]

			// Ensure null-termination for safe C-string operations
			if (len >= UART_RX_BUFFER_SIZE) {
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	2b7f      	cmp	r3, #127	; 0x7f
 80012cc:	d904      	bls.n	80012d8 <main+0x28c>
				proc_buf[UART_RX_BUFFER_SIZE - 1] = '\0';
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	337f      	adds	r3, #127	; 0x7f
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
 80012d6:	e004      	b.n	80012e2 <main+0x296>
			} else {
				proc_buf[len] = '\0';
 80012d8:	887b      	ldrh	r3, [r7, #2]
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
			}

			printf("\r\n");
 80012e2:	481d      	ldr	r0, [pc, #116]	; (8001358 <main+0x30c>)
 80012e4:	f007 ff42 	bl	800916c <puts>
			analizar_y_ejecutar_comando(proc_buf, len);
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	4619      	mov	r1, r3
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 fc27 	bl	8001b40 <analizar_y_ejecutar_comando>
		}

		/* --- Tarea 3: Mquina de Estados BJT (No bloqueante) --- */
		// Esta funcin solo hace trabajo si g_estado == ESTADO_EJECUTANDO_BJT
		tick_barrido_bjt();
 80012f2:	f000 fdb3 	bl	8001e5c <tick_barrido_bjt>
		if (TIMER_ADVISORY_FLAG) //trabajo del timer dentro del while
 80012f6:	e6e1      	b.n	80010bc <main+0x70>
 80012f8:	20000298 	.word	0x20000298
 80012fc:	200002e0 	.word	0x200002e0
 8001300:	20000328 	.word	0x20000328
 8001304:	20000420 	.word	0x20000420
 8001308:	200001f0 	.word	0x200001f0
 800130c:	2000052a 	.word	0x2000052a
 8001310:	20000424 	.word	0x20000424
 8001314:	20000370 	.word	0x20000370
 8001318:	20000414 	.word	0x20000414
 800131c:	20000548 	.word	0x20000548
 8001320:	40020400 	.word	0x40020400
 8001324:	40020800 	.word	0x40020800
 8001328:	2000041d 	.word	0x2000041d
 800132c:	2000041c 	.word	0x2000041c
 8001330:	2000041b 	.word	0x2000041b
 8001334:	2000041a 	.word	0x2000041a
 8001338:	20000416 	.word	0x20000416
 800133c:	20000415 	.word	0x20000415
 8001340:	20000418 	.word	0x20000418
 8001344:	10624dd3 	.word	0x10624dd3
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	cccccccd 	.word	0xcccccccd
 8001350:	20000528 	.word	0x20000528
 8001354:	20000524 	.word	0x20000524
 8001358:	0800be94 	.word	0x0800be94

0800135c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b094      	sub	sp, #80	; 0x50
 8001360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	2230      	movs	r2, #48	; 0x30
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f007 fffe 	bl	800936c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001370:	f107 030c 	add.w	r3, r7, #12
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
 8001384:	4b2b      	ldr	r3, [pc, #172]	; (8001434 <SystemClock_Config+0xd8>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001388:	4a2a      	ldr	r2, [pc, #168]	; (8001434 <SystemClock_Config+0xd8>)
 800138a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800138e:	6413      	str	r3, [r2, #64]	; 0x40
 8001390:	4b28      	ldr	r3, [pc, #160]	; (8001434 <SystemClock_Config+0xd8>)
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	4b25      	ldr	r3, [pc, #148]	; (8001438 <SystemClock_Config+0xdc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a24      	ldr	r2, [pc, #144]	; (8001438 <SystemClock_Config+0xdc>)
 80013a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4b22      	ldr	r3, [pc, #136]	; (8001438 <SystemClock_Config+0xdc>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b8:	2302      	movs	r3, #2
 80013ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013bc:	2301      	movs	r3, #1
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c0:	2310      	movs	r3, #16
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	2302      	movs	r3, #2
 80013c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c8:	2300      	movs	r3, #0
 80013ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013cc:	2308      	movs	r3, #8
 80013ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80013d0:	2364      	movs	r3, #100	; 0x64
 80013d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013d4:	2302      	movs	r3, #2
 80013d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013d8:	2304      	movs	r3, #4
 80013da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013dc:	f107 0320 	add.w	r3, r7, #32
 80013e0:	4618      	mov	r0, r3
 80013e2:	f003 f983 	bl	80046ec <HAL_RCC_OscConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013ec:	f001 f98a 	bl	8002704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f0:	230f      	movs	r3, #15
 80013f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f4:	2302      	movs	r3, #2
 80013f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001400:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	2103      	movs	r1, #3
 800140c:	4618      	mov	r0, r3
 800140e:	f003 fbe5 	bl	8004bdc <HAL_RCC_ClockConfig>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001418:	f001 f974 	bl	8002704 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 800141c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001420:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
 8001424:	2000      	movs	r0, #0
 8001426:	f003 fcbf 	bl	8004da8 <HAL_RCC_MCOConfig>
}
 800142a:	bf00      	nop
 800142c:	3750      	adds	r7, #80	; 0x50
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	40007000 	.word	0x40007000

0800143c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001442:	463b      	mov	r3, r7
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800144e:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001450:	4a28      	ldr	r2, [pc, #160]	; (80014f4 <MX_ADC1_Init+0xb8>)
 8001452:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001454:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001456:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800145a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800145c:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <MX_ADC1_Init+0xb4>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001462:	4b23      	ldr	r3, [pc, #140]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001464:	2201      	movs	r2, #1
 8001466:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001468:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <MX_ADC1_Init+0xb4>)
 800146a:	2200      	movs	r2, #0
 800146c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001470:	2200      	movs	r2, #0
 8001472:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001476:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001478:	2200      	movs	r2, #0
 800147a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800147c:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <MX_ADC1_Init+0xb4>)
 800147e:	4a1e      	ldr	r2, [pc, #120]	; (80014f8 <MX_ADC1_Init+0xbc>)
 8001480:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001482:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001484:	2200      	movs	r2, #0
 8001486:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001488:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <MX_ADC1_Init+0xb4>)
 800148a:	2202      	movs	r2, #2
 800148c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800148e:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <MX_ADC1_Init+0xb4>)
 8001498:	2201      	movs	r2, #1
 800149a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800149c:	4814      	ldr	r0, [pc, #80]	; (80014f0 <MX_ADC1_Init+0xb4>)
 800149e:	f001 fcd9 	bl	8002e54 <HAL_ADC_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014a8:	f001 f92c 	bl	8002704 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80014ac:	2304      	movs	r3, #4
 80014ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80014b4:	2301      	movs	r3, #1
 80014b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014b8:	463b      	mov	r3, r7
 80014ba:	4619      	mov	r1, r3
 80014bc:	480c      	ldr	r0, [pc, #48]	; (80014f0 <MX_ADC1_Init+0xb4>)
 80014be:	f001 ff69 	bl	8003394 <HAL_ADC_ConfigChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80014c8:	f001 f91c 	bl	8002704 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80014cc:	230e      	movs	r3, #14
 80014ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80014d0:	2302      	movs	r3, #2
 80014d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014d4:	463b      	mov	r3, r7
 80014d6:	4619      	mov	r1, r3
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_ADC1_Init+0xb4>)
 80014da:	f001 ff5b 	bl	8003394 <HAL_ADC_ConfigChannel>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80014e4:	f001 f90e 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	200001f0 	.word	0x200001f0
 80014f4:	40012000 	.word	0x40012000
 80014f8:	0f000001 	.word	0x0f000001

080014fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001510:	463b      	mov	r3, r7
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001518:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <MX_TIM2_Init+0x98>)
 800151a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800151e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 8001520:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <MX_TIM2_Init+0x98>)
 8001522:	f242 720f 	movw	r2, #9999	; 0x270f
 8001526:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <MX_TIM2_Init+0x98>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <MX_TIM2_Init+0x98>)
 8001530:	f242 720f 	movw	r2, #9999	; 0x270f
 8001534:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <MX_TIM2_Init+0x98>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153c:	4b15      	ldr	r3, [pc, #84]	; (8001594 <MX_TIM2_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001542:	4814      	ldr	r0, [pc, #80]	; (8001594 <MX_TIM2_Init+0x98>)
 8001544:	f003 fdd2 	bl	80050ec <HAL_TIM_Base_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800154e:	f001 f8d9 	bl	8002704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001556:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	; (8001594 <MX_TIM2_Init+0x98>)
 8001560:	f004 f940 	bl	80057e4 <HAL_TIM_ConfigClockSource>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800156a:	f001 f8cb 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	; (8001594 <MX_TIM2_Init+0x98>)
 800157c:	f004 fcee 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001586:	f001 f8bd 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000298 	.word	0x20000298

08001598 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800159e:	f107 0308 	add.w	r3, r7, #8
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ac:	463b      	mov	r3, r7
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	; (800162c <MX_TIM3_Init+0x94>)
 80015b6:	4a1e      	ldr	r2, [pc, #120]	; (8001630 <MX_TIM3_Init+0x98>)
 80015b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50000;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	; (800162c <MX_TIM3_Init+0x94>)
 80015bc:	f24c 3250 	movw	r2, #50000	; 0xc350
 80015c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	; (800162c <MX_TIM3_Init+0x94>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8;
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <MX_TIM3_Init+0x94>)
 80015ca:	2208      	movs	r2, #8
 80015cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <MX_TIM3_Init+0x94>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <MX_TIM3_Init+0x94>)
 80015d6:	2280      	movs	r2, #128	; 0x80
 80015d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015da:	4814      	ldr	r0, [pc, #80]	; (800162c <MX_TIM3_Init+0x94>)
 80015dc:	f003 fd86 	bl	80050ec <HAL_TIM_Base_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80015e6:	f001 f88d 	bl	8002704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015f0:	f107 0308 	add.w	r3, r7, #8
 80015f4:	4619      	mov	r1, r3
 80015f6:	480d      	ldr	r0, [pc, #52]	; (800162c <MX_TIM3_Init+0x94>)
 80015f8:	f004 f8f4 	bl	80057e4 <HAL_TIM_ConfigClockSource>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001602:	f001 f87f 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800160e:	463b      	mov	r3, r7
 8001610:	4619      	mov	r1, r3
 8001612:	4806      	ldr	r0, [pc, #24]	; (800162c <MX_TIM3_Init+0x94>)
 8001614:	f004 fca2 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800161e:	f001 f871 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200002e0 	.word	0x200002e0
 8001630:	40000400 	.word	0x40000400

08001634 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	; 0x28
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163a:	f107 0320 	add.w	r3, r7, #32
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]
 8001652:	615a      	str	r2, [r3, #20]
 8001654:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001656:	4b27      	ldr	r3, [pc, #156]	; (80016f4 <MX_TIM5_Init+0xc0>)
 8001658:	4a27      	ldr	r2, [pc, #156]	; (80016f8 <MX_TIM5_Init+0xc4>)
 800165a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100;
 800165c:	4b25      	ldr	r3, [pc, #148]	; (80016f4 <MX_TIM5_Init+0xc0>)
 800165e:	2264      	movs	r2, #100	; 0x64
 8001660:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001662:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <MX_TIM5_Init+0xc0>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8001668:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <MX_TIM5_Init+0xc0>)
 800166a:	f242 7210 	movw	r2, #10000	; 0x2710
 800166e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001670:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <MX_TIM5_Init+0xc0>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001676:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <MX_TIM5_Init+0xc0>)
 8001678:	2280      	movs	r2, #128	; 0x80
 800167a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800167c:	481d      	ldr	r0, [pc, #116]	; (80016f4 <MX_TIM5_Init+0xc0>)
 800167e:	f003 fde7 	bl	8005250 <HAL_TIM_PWM_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001688:	f001 f83c 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800168c:	2300      	movs	r3, #0
 800168e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4619      	mov	r1, r3
 800169a:	4816      	ldr	r0, [pc, #88]	; (80016f4 <MX_TIM5_Init+0xc0>)
 800169c:	f004 fc5e 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80016a6:	f001 f82d 	bl	8002704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016aa:	2360      	movs	r3, #96	; 0x60
 80016ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	2200      	movs	r2, #0
 80016be:	4619      	mov	r1, r3
 80016c0:	480c      	ldr	r0, [pc, #48]	; (80016f4 <MX_TIM5_Init+0xc0>)
 80016c2:	f003 ffcd 	bl	8005660 <HAL_TIM_PWM_ConfigChannel>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80016cc:	f001 f81a 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	2204      	movs	r2, #4
 80016d4:	4619      	mov	r1, r3
 80016d6:	4807      	ldr	r0, [pc, #28]	; (80016f4 <MX_TIM5_Init+0xc0>)
 80016d8:	f003 ffc2 	bl	8005660 <HAL_TIM_PWM_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80016e2:	f001 f80f 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80016e6:	4803      	ldr	r0, [pc, #12]	; (80016f4 <MX_TIM5_Init+0xc0>)
 80016e8:	f001 f934 	bl	8002954 <HAL_TIM_MspPostInit>

}
 80016ec:	bf00      	nop
 80016ee:	3728      	adds	r7, #40	; 0x28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000328 	.word	0x20000328
 80016f8:	40000c00 	.word	0x40000c00

080016fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <MX_USART2_UART_Init+0x50>)
 8001704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001708:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800170c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001716:	2200      	movs	r2, #0
 8001718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001722:	220c      	movs	r2, #12
 8001724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_USART2_UART_Init+0x4c>)
 8001734:	f004 fc94 	bl	8006060 <HAL_UART_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800173e:	f000 ffe1 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000370 	.word	0x20000370
 800174c:	40004400 	.word	0x40004400

08001750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <MX_DMA_Init+0x68>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a16      	ldr	r2, [pc, #88]	; (80017b8 <MX_DMA_Init+0x68>)
 8001760:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <MX_DMA_Init+0x68>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <MX_DMA_Init+0x68>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a0f      	ldr	r2, [pc, #60]	; (80017b8 <MX_DMA_Init+0x68>)
 800177c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <MX_DMA_Init+0x68>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	2010      	movs	r0, #16
 8001794:	f002 f989 	bl	8003aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001798:	2010      	movs	r0, #16
 800179a:	f002 f9a2 	bl	8003ae2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	2038      	movs	r0, #56	; 0x38
 80017a4:	f002 f981 	bl	8003aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80017a8:	2038      	movs	r0, #56	; 0x38
 80017aa:	f002 f99a 	bl	8003ae2 <HAL_NVIC_EnableIRQ>

}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800

080017bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
 80017d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	4b7b      	ldr	r3, [pc, #492]	; (80019c4 <MX_GPIO_Init+0x208>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a7a      	ldr	r2, [pc, #488]	; (80019c4 <MX_GPIO_Init+0x208>)
 80017dc:	f043 0304 	orr.w	r3, r3, #4
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b78      	ldr	r3, [pc, #480]	; (80019c4 <MX_GPIO_Init+0x208>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	4b74      	ldr	r3, [pc, #464]	; (80019c4 <MX_GPIO_Init+0x208>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a73      	ldr	r2, [pc, #460]	; (80019c4 <MX_GPIO_Init+0x208>)
 80017f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b71      	ldr	r3, [pc, #452]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	4b6d      	ldr	r3, [pc, #436]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a6c      	ldr	r2, [pc, #432]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b6a      	ldr	r3, [pc, #424]	; (80019c4 <MX_GPIO_Init+0x208>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	4b66      	ldr	r3, [pc, #408]	; (80019c4 <MX_GPIO_Init+0x208>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a65      	ldr	r2, [pc, #404]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b63      	ldr	r3, [pc, #396]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	4b5f      	ldr	r3, [pc, #380]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	4a5e      	ldr	r2, [pc, #376]	; (80019c4 <MX_GPIO_Init+0x208>)
 800184c:	f043 0308 	orr.w	r3, r3, #8
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
 8001852:	4b5c      	ldr	r3, [pc, #368]	; (80019c4 <MX_GPIO_Init+0x208>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f003 0308 	and.w	r3, r3, #8
 800185a:	603b      	str	r3, [r7, #0]
 800185c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UNIDADES_MIL_Pin|CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin
 800185e:	2200      	movs	r2, #0
 8001860:	f643 4160 	movw	r1, #15456	; 0x3c60
 8001864:	4858      	ldr	r0, [pc, #352]	; (80019c8 <MX_GPIO_Init+0x20c>)
 8001866:	f002 fef5 	bl	8004654 <HAL_GPIO_WritePin>
                          |SEG_C_Pin|SEG_E_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	2102      	movs	r1, #2
 800186e:	4857      	ldr	r0, [pc, #348]	; (80019cc <MX_GPIO_Init+0x210>)
 8001870:	f002 fef0 	bl	8004654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_A_Pin|UNIDADES_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 5184 	mov.w	r1, #4224	; 0x1080
 800187a:	4855      	ldr	r0, [pc, #340]	; (80019d0 <MX_GPIO_Init+0x214>)
 800187c:	f002 feea 	bl	8004654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_F_Pin|SEG_B_Pin, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001886:	4853      	ldr	r0, [pc, #332]	; (80019d4 <MX_GPIO_Init+0x218>)
 8001888:	f002 fee4 	bl	8004654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	2104      	movs	r1, #4
 8001890:	4851      	ldr	r0, [pc, #324]	; (80019d8 <MX_GPIO_Init+0x21c>)
 8001892:	f002 fedf 	bl	8004654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : UNIDADES_MIL_Pin */
  GPIO_InitStruct.Pin = UNIDADES_MIL_Pin;
 8001896:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800189a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UNIDADES_MIL_GPIO_Port, &GPIO_InitStruct);
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	4619      	mov	r1, r3
 80018ae:	4846      	ldr	r0, [pc, #280]	; (80019c8 <MX_GPIO_Init+0x20c>)
 80018b0:	f002 fd34 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLINKY_Pin */
  GPIO_InitStruct.Pin = LED_BLINKY_Pin;
 80018b4:	2302      	movs	r3, #2
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b8:	2301      	movs	r3, #1
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c0:	2302      	movs	r3, #2
 80018c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BLINKY_GPIO_Port, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	4840      	ldr	r0, [pc, #256]	; (80019cc <MX_GPIO_Init+0x210>)
 80018cc:	f002 fd26 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pins : CENTENAS_Pin DECENAS_Pin SEG_D_Pin SEG_C_Pin
                           SEG_E_Pin */
  GPIO_InitStruct.Pin = CENTENAS_Pin|DECENAS_Pin|SEG_D_Pin|SEG_C_Pin
 80018d0:	f44f 53e3 	mov.w	r3, #7264	; 0x1c60
 80018d4:	617b      	str	r3, [r7, #20]
                          |SEG_E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018de:	2302      	movs	r3, #2
 80018e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	4619      	mov	r1, r3
 80018e8:	4837      	ldr	r0, [pc, #220]	; (80019c8 <MX_GPIO_Init+0x20c>)
 80018ea:	f002 fd17 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_DATA_Pin */
  GPIO_InitStruct.Pin = ENCODER_DATA_Pin;
 80018ee:	2302      	movs	r3, #2
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_DATA_GPIO_Port, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4833      	ldr	r0, [pc, #204]	; (80019d0 <MX_GPIO_Init+0x214>)
 8001902:	f002 fd0b 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pins : ENCODER_CLK_Pin ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_CLK_Pin|ENCODER_SW_Pin;
 8001906:	f248 0304 	movw	r3, #32772	; 0x8004
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800190c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001916:	f107 0314 	add.w	r3, r7, #20
 800191a:	4619      	mov	r1, r3
 800191c:	482c      	ldr	r0, [pc, #176]	; (80019d0 <MX_GPIO_Init+0x214>)
 800191e:	f002 fcfd 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_A_Pin UNIDADES_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|UNIDADES_Pin;
 8001922:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8001926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001928:	2301      	movs	r3, #1
 800192a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	2302      	movs	r3, #2
 8001932:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	4825      	ldr	r0, [pc, #148]	; (80019d0 <MX_GPIO_Init+0x214>)
 800193c:	f002 fcee 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001940:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194e:	2303      	movs	r3, #3
 8001950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001952:	2300      	movs	r3, #0
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	481d      	ldr	r0, [pc, #116]	; (80019d4 <MX_GPIO_Init+0x218>)
 800195e:	f002 fcdd 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_F_Pin SEG_B_Pin */
  GPIO_InitStruct.Pin = SEG_F_Pin|SEG_B_Pin;
 8001962:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001970:	2302      	movs	r3, #2
 8001972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	4816      	ldr	r0, [pc, #88]	; (80019d4 <MX_GPIO_Init+0x218>)
 800197c:	f002 fcce 	bl	800431c <HAL_GPIO_Init>

  /*Configure GPIO pin : SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_G_Pin;
 8001980:	2304      	movs	r3, #4
 8001982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800198c:	2302      	movs	r3, #2
 800198e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SEG_G_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4810      	ldr	r0, [pc, #64]	; (80019d8 <MX_GPIO_Init+0x21c>)
 8001998:	f002 fcc0 	bl	800431c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	2008      	movs	r0, #8
 80019a2:	f002 f882 	bl	8003aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80019a6:	2008      	movs	r0, #8
 80019a8:	f002 f89b 	bl	8003ae2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	2028      	movs	r0, #40	; 0x28
 80019b2:	f002 f87a 	bl	8003aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019b6:	2028      	movs	r0, #40	; 0x28
 80019b8:	f002 f893 	bl	8003ae2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	; 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40020800 	.word	0x40020800
 80019cc:	40021c00 	.word	0x40021c00
 80019d0:	40020400 	.word	0x40020400
 80019d4:	40020000 	.word	0x40020000
 80019d8:	40020c00 	.word	0x40020c00

080019dc <mostrar_menu_principal>:

/* USER CODE BEGIN 4 */



void mostrar_menu_principal(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
	const char* menu =
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <mostrar_menu_principal+0x18>)
 80019e4:	607b      	str	r3, [r7, #4]
			"\r\n=== Analizador BJT ===\r\n"
			"Comandos disponibles:\r\n"
			"1. bjt - Entrar al men de configuracin BJT\r\n"
			"2. ayuda - Mostrar este men\r\n"
			"\r\n> ";
	printf(menu);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f007 fb5a 	bl	80090a0 <iprintf>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	0800be98 	.word	0x0800be98

080019f8 <mostrar_config_bjt>:

void mostrar_config_bjt(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	printf("\r\n--- CONFIGURACIN BJT ---\r\n");
 80019fc:	482c      	ldr	r0, [pc, #176]	; (8001ab0 <mostrar_config_bjt+0xb8>)
 80019fe:	f007 fbb5 	bl	800916c <puts>
	printf("Modo      : %s\r\n", (g_config.modo == BJT_MODO_ICVB) ? "Ic vs Vb" : "Ic vs Vc");
 8001a02:	4b2c      	ldr	r3, [pc, #176]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <mostrar_config_bjt+0x16>
 8001a0a:	4b2b      	ldr	r3, [pc, #172]	; (8001ab8 <mostrar_config_bjt+0xc0>)
 8001a0c:	e000      	b.n	8001a10 <mostrar_config_bjt+0x18>
 8001a0e:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <mostrar_config_bjt+0xc4>)
 8001a10:	4619      	mov	r1, r3
 8001a12:	482b      	ldr	r0, [pc, #172]	; (8001ac0 <mostrar_config_bjt+0xc8>)
 8001a14:	f007 fb44 	bl	80090a0 <iprintf>
	printf("Vb fijo   : %.1f mV\r\n", g_config.vb_fijo_mv);
 8001a18:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fdab 	bl	8000578 <__aeabi_f2d>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4827      	ldr	r0, [pc, #156]	; (8001ac4 <mostrar_config_bjt+0xcc>)
 8001a28:	f007 fb3a 	bl	80090a0 <iprintf>
	printf("Vc fijo   : %.1f mV\r\n", g_config.vc_fijo_mv);
 8001a2c:	4b21      	ldr	r3, [pc, #132]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fda1 	bl	8000578 <__aeabi_f2d>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4823      	ldr	r0, [pc, #140]	; (8001ac8 <mostrar_config_bjt+0xd0>)
 8001a3c:	f007 fb30 	bl	80090a0 <iprintf>
	printf("Inicio    : %.1f mV\r\n", g_config.v_inicio_mv);
 8001a40:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd97 	bl	8000578 <__aeabi_f2d>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	481f      	ldr	r0, [pc, #124]	; (8001acc <mostrar_config_bjt+0xd4>)
 8001a50:	f007 fb26 	bl	80090a0 <iprintf>
	printf("Fin       : %.1f mV\r\n", g_config.v_fin_mv);
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd8d 	bl	8000578 <__aeabi_f2d>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	481b      	ldr	r0, [pc, #108]	; (8001ad0 <mostrar_config_bjt+0xd8>)
 8001a64:	f007 fb1c 	bl	80090a0 <iprintf>
	printf("Paso      : %.1f mV\r\n", g_config.v_paso_mv);
 8001a68:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fd83 	bl	8000578 <__aeabi_f2d>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4817      	ldr	r0, [pc, #92]	; (8001ad4 <mostrar_config_bjt+0xdc>)
 8001a78:	f007 fb12 	bl	80090a0 <iprintf>
	printf("Puntos    : %u\r\n",    g_config.puntos);
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	; (8001ab4 <mostrar_config_bjt+0xbc>)
 8001a7e:	8b1b      	ldrh	r3, [r3, #24]
 8001a80:	4619      	mov	r1, r3
 8001a82:	4815      	ldr	r0, [pc, #84]	; (8001ad8 <mostrar_config_bjt+0xe0>)
 8001a84:	f007 fb0c 	bl	80090a0 <iprintf>
	printf("Comandos:\r\n");
 8001a88:	4814      	ldr	r0, [pc, #80]	; (8001adc <mostrar_config_bjt+0xe4>)
 8001a8a:	f007 fb6f 	bl	800916c <puts>
	printf("  modo icvb | modo icvc\r\n");
 8001a8e:	4814      	ldr	r0, [pc, #80]	; (8001ae0 <mostrar_config_bjt+0xe8>)
 8001a90:	f007 fb6c 	bl	800916c <puts>
	printf("  establecer [vb|vc|inicio|fin|paso|puntos] <valor>\r\n");
 8001a94:	4813      	ldr	r0, [pc, #76]	; (8001ae4 <mostrar_config_bjt+0xec>)
 8001a96:	f007 fb69 	bl	800916c <puts>
	printf("  mostrar | ayuda\r\n");
 8001a9a:	4813      	ldr	r0, [pc, #76]	; (8001ae8 <mostrar_config_bjt+0xf0>)
 8001a9c:	f007 fb66 	bl	800916c <puts>
	printf("  ejecutar\r\n");
 8001aa0:	4812      	ldr	r0, [pc, #72]	; (8001aec <mostrar_config_bjt+0xf4>)
 8001aa2:	f007 fb63 	bl	800916c <puts>
	printf("  volver\r\n\r\n> ");
 8001aa6:	4812      	ldr	r0, [pc, #72]	; (8001af0 <mostrar_config_bjt+0xf8>)
 8001aa8:	f007 fafa 	bl	80090a0 <iprintf>
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	0800bf20 	.word	0x0800bf20
 8001ab4:	2000052c 	.word	0x2000052c
 8001ab8:	0800bf40 	.word	0x0800bf40
 8001abc:	0800bf4c 	.word	0x0800bf4c
 8001ac0:	0800bf58 	.word	0x0800bf58
 8001ac4:	0800bf6c 	.word	0x0800bf6c
 8001ac8:	0800bf84 	.word	0x0800bf84
 8001acc:	0800bf9c 	.word	0x0800bf9c
 8001ad0:	0800bfb4 	.word	0x0800bfb4
 8001ad4:	0800bfcc 	.word	0x0800bfcc
 8001ad8:	0800bfe4 	.word	0x0800bfe4
 8001adc:	0800bff8 	.word	0x0800bff8
 8001ae0:	0800c004 	.word	0x0800c004
 8001ae4:	0800c020 	.word	0x0800c020
 8001ae8:	0800c058 	.word	0x0800c058
 8001aec:	0800c06c 	.word	0x0800c06c
 8001af0:	0800c078 	.word	0x0800c078

08001af4 <buscar_comando>:

static Comando_ID_t buscar_comando(const char* texto) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 8001afc:	2300      	movs	r3, #0
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	e013      	b.n	8001b2a <buscar_comando+0x36>
		if (strcmp(texto, COMANDOS[i].texto) == 0) {
 8001b02:	4a0e      	ldr	r2, [pc, #56]	; (8001b3c <buscar_comando+0x48>)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7fe fb67 	bl	80001e0 <strcmp>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <buscar_comando+0x30>
			return COMANDOS[i].id;
 8001b18:	4a08      	ldr	r2, [pc, #32]	; (8001b3c <buscar_comando+0x48>)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	4413      	add	r3, r2
 8001b20:	791b      	ldrb	r3, [r3, #4]
 8001b22:	e006      	b.n	8001b32 <buscar_comando+0x3e>
	for (size_t i = 0; i < NUM_COMANDOS; i++) {
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	3301      	adds	r3, #1
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b06      	cmp	r3, #6
 8001b2e:	d9e8      	bls.n	8001b02 <buscar_comando+0xe>
		}
	}
	return CMD_DESCONOCIDO;
 8001b30:	2307      	movs	r3, #7
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	0800c2c4 	.word	0x0800c2c4

08001b40 <analizar_y_ejecutar_comando>:

static void analizar_y_ejecutar_comando(uint8_t* buffer, uint16_t tamao)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	807b      	strh	r3, [r7, #2]


	char* texto_comando = strtok((char*)buffer, " \r\n");
 8001b4c:	490e      	ldr	r1, [pc, #56]	; (8001b88 <analizar_y_ejecutar_comando+0x48>)
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f007 fc26 	bl	80093a0 <strtok>
 8001b54:	6178      	str	r0, [r7, #20]
	char* parametros    = strtok(NULL, ""); // El resto de la lnea
 8001b56:	490d      	ldr	r1, [pc, #52]	; (8001b8c <analizar_y_ejecutar_comando+0x4c>)
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f007 fc21 	bl	80093a0 <strtok>
 8001b5e:	6138      	str	r0, [r7, #16]

	if (texto_comando == NULL) {
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d103      	bne.n	8001b6e <analizar_y_ejecutar_comando+0x2e>
		printf("> ");
 8001b66:	480a      	ldr	r0, [pc, #40]	; (8001b90 <analizar_y_ejecutar_comando+0x50>)
 8001b68:	f007 fa9a 	bl	80090a0 <iprintf>
		return; // Buffer vaco o solo espacios
 8001b6c:	e009      	b.n	8001b82 <analizar_y_ejecutar_comando+0x42>
	}

	Comando_ID_t id = buscar_comando(texto_comando);
 8001b6e:	6978      	ldr	r0, [r7, #20]
 8001b70:	f7ff ffc0 	bl	8001af4 <buscar_comando>
 8001b74:	4603      	mov	r3, r0
 8001b76:	73fb      	strb	r3, [r7, #15]
	despachar_comando(id, parametros);
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	6939      	ldr	r1, [r7, #16]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 f809 	bl	8001b94 <despachar_comando>
}
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	0800c088 	.word	0x0800c088
 8001b8c:	0800c08c 	.word	0x0800c08c
 8001b90:	0800c090 	.word	0x0800c090

08001b94 <despachar_comando>:

static void despachar_comando(Comando_ID_t id, char* params) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	6039      	str	r1, [r7, #0]
 8001b9e:	71fb      	strb	r3, [r7, #7]
	switch (g_estado) {
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	; (8001be0 <despachar_comando+0x4c>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d012      	beq.n	8001bce <despachar_comando+0x3a>
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	dc15      	bgt.n	8001bd8 <despachar_comando+0x44>
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <despachar_comando+0x22>
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d006      	beq.n	8001bc2 <despachar_comando+0x2e>
		break;
	case ESTADO_EJECUTANDO_BJT:
		manejar_ejecucion_bjt(id);
		break;
	}
}
 8001bb4:	e010      	b.n	8001bd8 <despachar_comando+0x44>
		manejar_menu(id, params);
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	6839      	ldr	r1, [r7, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 f812 	bl	8001be4 <manejar_menu>
		break;
 8001bc0:	e00a      	b.n	8001bd8 <despachar_comando+0x44>
		manejar_config_bjt(id, params);
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	6839      	ldr	r1, [r7, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f82e 	bl	8001c28 <manejar_config_bjt>
		break;
 8001bcc:	e004      	b.n	8001bd8 <despachar_comando+0x44>
		manejar_ejecucion_bjt(id);
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 f92d 	bl	8001e30 <manejar_ejecucion_bjt>
		break;
 8001bd6:	bf00      	nop
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	2000052b 	.word	0x2000052b

08001be4 <manejar_menu>:

static void manejar_menu(Comando_ID_t id, char* params) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <manejar_menu+0x18>
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d003      	beq.n	8001c02 <manejar_menu+0x1e>
 8001bfa:	e008      	b.n	8001c0e <manejar_menu+0x2a>
	case CMD_AYUDA:
		mostrar_menu_principal();
 8001bfc:	f7ff feee 	bl	80019dc <mostrar_menu_principal>
		break;
 8001c00:	e009      	b.n	8001c16 <manejar_menu+0x32>
	case CMD_BJT:
		g_estado = ESTADO_CONFIG_BJT;
 8001c02:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <manejar_menu+0x3c>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
		mostrar_config_bjt();
 8001c08:	f7ff fef6 	bl	80019f8 <mostrar_config_bjt>
		break;
 8001c0c:	e003      	b.n	8001c16 <manejar_menu+0x32>
	default:
		printf("Comando invlido. Use 'ayuda'.\r\n> ");
 8001c0e:	4805      	ldr	r0, [pc, #20]	; (8001c24 <manejar_menu+0x40>)
 8001c10:	f007 fa46 	bl	80090a0 <iprintf>
		break;
 8001c14:	bf00      	nop
	}
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	2000052b 	.word	0x2000052b
 8001c24:	0800c094 	.word	0x0800c094

08001c28 <manejar_config_bjt>:

static void manejar_config_bjt(Comando_ID_t id, char* params) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	6039      	str	r1, [r7, #0]
 8001c32:	71fb      	strb	r3, [r7, #7]
	switch (id) {
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	2b06      	cmp	r3, #6
 8001c38:	f200 80c3 	bhi.w	8001dc2 <manejar_config_bjt+0x19a>
 8001c3c:	a201      	add	r2, pc, #4	; (adr r2, 8001c44 <manejar_config_bjt+0x1c>)
 8001c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c42:	bf00      	nop
 8001c44:	08001c61 	.word	0x08001c61
 8001c48:	08001dc3 	.word	0x08001dc3
 8001c4c:	08001c67 	.word	0x08001c67
 8001c50:	08001cb5 	.word	0x08001cb5
 8001c54:	08001c61 	.word	0x08001c61
 8001c58:	08001da3 	.word	0x08001da3
 8001c5c:	08001db7 	.word	0x08001db7
	case CMD_AYUDA:
	case CMD_MOSTRAR:
		mostrar_config_bjt();
 8001c60:	f7ff feca 	bl	80019f8 <mostrar_config_bjt>
		break;
 8001c64:	e0b1      	b.n	8001dca <manejar_config_bjt+0x1a2>

	case CMD_MODO:
		if (!params) {
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d103      	bne.n	8001c74 <manejar_config_bjt+0x4c>
			printf("Uso: modo [icvb|icvc]\r\n> ");
 8001c6c:	4859      	ldr	r0, [pc, #356]	; (8001dd4 <manejar_config_bjt+0x1ac>)
 8001c6e:	f007 fa17 	bl	80090a0 <iprintf>
			g_config.modo = BJT_MODO_ICVC;
			printf("Modo: Ic vs Vc\r\n> ");
		} else {
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
		}
		break;
 8001c72:	e0aa      	b.n	8001dca <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvb") == 0) {
 8001c74:	4958      	ldr	r1, [pc, #352]	; (8001dd8 <manejar_config_bjt+0x1b0>)
 8001c76:	6838      	ldr	r0, [r7, #0]
 8001c78:	f7fe fab2 	bl	80001e0 <strcmp>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d106      	bne.n	8001c90 <manejar_config_bjt+0x68>
			g_config.modo = BJT_MODO_ICVB;
 8001c82:	4b56      	ldr	r3, [pc, #344]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vb\r\n> ");
 8001c88:	4855      	ldr	r0, [pc, #340]	; (8001de0 <manejar_config_bjt+0x1b8>)
 8001c8a:	f007 fa09 	bl	80090a0 <iprintf>
		break;
 8001c8e:	e09c      	b.n	8001dca <manejar_config_bjt+0x1a2>
		} else if (strcmp(params, "icvc") == 0) {
 8001c90:	4954      	ldr	r1, [pc, #336]	; (8001de4 <manejar_config_bjt+0x1bc>)
 8001c92:	6838      	ldr	r0, [r7, #0]
 8001c94:	f7fe faa4 	bl	80001e0 <strcmp>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d106      	bne.n	8001cac <manejar_config_bjt+0x84>
			g_config.modo = BJT_MODO_ICVC;
 8001c9e:	4b4f      	ldr	r3, [pc, #316]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]
			printf("Modo: Ic vs Vc\r\n> ");
 8001ca4:	4850      	ldr	r0, [pc, #320]	; (8001de8 <manejar_config_bjt+0x1c0>)
 8001ca6:	f007 f9fb 	bl	80090a0 <iprintf>
		break;
 8001caa:	e08e      	b.n	8001dca <manejar_config_bjt+0x1a2>
			printf("Modo invlido. Use 'icvb' o 'icvc'.\r\n> ");
 8001cac:	484f      	ldr	r0, [pc, #316]	; (8001dec <manejar_config_bjt+0x1c4>)
 8001cae:	f007 f9f7 	bl	80090a0 <iprintf>
		break;
 8001cb2:	e08a      	b.n	8001dca <manejar_config_bjt+0x1a2>

	case CMD_ESTABLECER: {
		if (!params) {
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d103      	bne.n	8001cc2 <manejar_config_bjt+0x9a>
			printf("Uso: establecer [param] <valor>\r\n> ");
 8001cba:	484d      	ldr	r0, [pc, #308]	; (8001df0 <manejar_config_bjt+0x1c8>)
 8001cbc:	f007 f9f0 	bl	80090a0 <iprintf>
			break;
 8001cc0:	e083      	b.n	8001dca <manejar_config_bjt+0x1a2>
		}

		char* param = strtok(params, " ");
 8001cc2:	494c      	ldr	r1, [pc, #304]	; (8001df4 <manejar_config_bjt+0x1cc>)
 8001cc4:	6838      	ldr	r0, [r7, #0]
 8001cc6:	f007 fb6b 	bl	80093a0 <strtok>
 8001cca:	6178      	str	r0, [r7, #20]
		char* valor = strtok(NULL, " \r\n");
 8001ccc:	494a      	ldr	r1, [pc, #296]	; (8001df8 <manejar_config_bjt+0x1d0>)
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f007 fb66 	bl	80093a0 <strtok>
 8001cd4:	6138      	str	r0, [r7, #16]

		if (!param || !valor) {
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <manejar_config_bjt+0xba>
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d103      	bne.n	8001cea <manejar_config_bjt+0xc2>
			printf("Parmetros incompletos.\r\n> ");
 8001ce2:	4846      	ldr	r0, [pc, #280]	; (8001dfc <manejar_config_bjt+0x1d4>)
 8001ce4:	f007 f9dc 	bl	80090a0 <iprintf>
			break;
 8001ce8:	e06f      	b.n	8001dca <manejar_config_bjt+0x1a2>
		}

		if (strcmp(param, "puntos") == 0) {
 8001cea:	4945      	ldr	r1, [pc, #276]	; (8001e00 <manejar_config_bjt+0x1d8>)
 8001cec:	6978      	ldr	r0, [r7, #20]
 8001cee:	f7fe fa77 	bl	80001e0 <strcmp>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d107      	bne.n	8001d08 <manejar_config_bjt+0xe0>
			g_config.puntos = (uint16_t)atoi(valor);
 8001cf8:	6938      	ldr	r0, [r7, #16]
 8001cfa:	f005 fbe8 	bl	80074ce <atoi>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	4b36      	ldr	r3, [pc, #216]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d04:	831a      	strh	r2, [r3, #24]
 8001d06:	e046      	b.n	8001d96 <manejar_config_bjt+0x16e>
		} else {
			float v = atof(valor);
 8001d08:	6938      	ldr	r0, [r7, #16]
 8001d0a:	f005 fbdd 	bl	80074c8 <atof>
 8001d0e:	ec53 2b10 	vmov	r2, r3, d0
 8001d12:	4610      	mov	r0, r2
 8001d14:	4619      	mov	r1, r3
 8001d16:	f7fe ff7f 	bl	8000c18 <__aeabi_d2f>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	60fb      	str	r3, [r7, #12]
			if (strcmp(param, "vb") == 0)         g_config.vb_fijo_mv = v;
 8001d1e:	4939      	ldr	r1, [pc, #228]	; (8001e04 <manejar_config_bjt+0x1dc>)
 8001d20:	6978      	ldr	r0, [r7, #20]
 8001d22:	f7fe fa5d 	bl	80001e0 <strcmp>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d103      	bne.n	8001d34 <manejar_config_bjt+0x10c>
 8001d2c:	4a2b      	ldr	r2, [pc, #172]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6053      	str	r3, [r2, #4]
 8001d32:	e030      	b.n	8001d96 <manejar_config_bjt+0x16e>
			else if (strcmp(param, "vc") == 0)    g_config.vc_fijo_mv = v;
 8001d34:	4934      	ldr	r1, [pc, #208]	; (8001e08 <manejar_config_bjt+0x1e0>)
 8001d36:	6978      	ldr	r0, [r7, #20]
 8001d38:	f7fe fa52 	bl	80001e0 <strcmp>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d103      	bne.n	8001d4a <manejar_config_bjt+0x122>
 8001d42:	4a26      	ldr	r2, [pc, #152]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6093      	str	r3, [r2, #8]
 8001d48:	e025      	b.n	8001d96 <manejar_config_bjt+0x16e>
			else if (strcmp(param, "inicio") == 0) g_config.v_inicio_mv = v;
 8001d4a:	4930      	ldr	r1, [pc, #192]	; (8001e0c <manejar_config_bjt+0x1e4>)
 8001d4c:	6978      	ldr	r0, [r7, #20]
 8001d4e:	f7fe fa47 	bl	80001e0 <strcmp>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d103      	bne.n	8001d60 <manejar_config_bjt+0x138>
 8001d58:	4a20      	ldr	r2, [pc, #128]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	60d3      	str	r3, [r2, #12]
 8001d5e:	e01a      	b.n	8001d96 <manejar_config_bjt+0x16e>
			else if (strcmp(param, "fin") == 0)    g_config.v_fin_mv = v;
 8001d60:	492b      	ldr	r1, [pc, #172]	; (8001e10 <manejar_config_bjt+0x1e8>)
 8001d62:	6978      	ldr	r0, [r7, #20]
 8001d64:	f7fe fa3c 	bl	80001e0 <strcmp>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d103      	bne.n	8001d76 <manejar_config_bjt+0x14e>
 8001d6e:	4a1b      	ldr	r2, [pc, #108]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6113      	str	r3, [r2, #16]
 8001d74:	e00f      	b.n	8001d96 <manejar_config_bjt+0x16e>
			else if (strcmp(param, "paso") == 0)   g_config.v_paso_mv = v;
 8001d76:	4927      	ldr	r1, [pc, #156]	; (8001e14 <manejar_config_bjt+0x1ec>)
 8001d78:	6978      	ldr	r0, [r7, #20]
 8001d7a:	f7fe fa31 	bl	80001e0 <strcmp>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d103      	bne.n	8001d8c <manejar_config_bjt+0x164>
 8001d84:	4a15      	ldr	r2, [pc, #84]	; (8001ddc <manejar_config_bjt+0x1b4>)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6153      	str	r3, [r2, #20]
 8001d8a:	e004      	b.n	8001d96 <manejar_config_bjt+0x16e>
			else {
				printf("Parmetro '%s' invlido.\r\n> ", param);
 8001d8c:	6979      	ldr	r1, [r7, #20]
 8001d8e:	4822      	ldr	r0, [pc, #136]	; (8001e18 <manejar_config_bjt+0x1f0>)
 8001d90:	f007 f986 	bl	80090a0 <iprintf>
				break;
 8001d94:	e019      	b.n	8001dca <manejar_config_bjt+0x1a2>
			}
		}
		printf("Actualizado: %s = %s\r\n> ", param, valor);
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	6979      	ldr	r1, [r7, #20]
 8001d9a:	4820      	ldr	r0, [pc, #128]	; (8001e1c <manejar_config_bjt+0x1f4>)
 8001d9c:	f007 f980 	bl	80090a0 <iprintf>
		break;
 8001da0:	e013      	b.n	8001dca <manejar_config_bjt+0x1a2>
	}

	case CMD_EJECUTAR:
		printf("Iniciando barrido...\r\n");
 8001da2:	481f      	ldr	r0, [pc, #124]	; (8001e20 <manejar_config_bjt+0x1f8>)
 8001da4:	f007 f9e2 	bl	800916c <puts>
		// Encabezados de la tabla CSV
		printf("Indice,Vb_mV,Vc_mV,Ic_mA\r\n");
 8001da8:	481e      	ldr	r0, [pc, #120]	; (8001e24 <manejar_config_bjt+0x1fc>)
 8001daa:	f007 f9df 	bl	800916c <puts>
		g_estado = ESTADO_EJECUTANDO_BJT;
 8001dae:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <manejar_config_bjt+0x200>)
 8001db0:	2202      	movs	r2, #2
 8001db2:	701a      	strb	r2, [r3, #0]
		// El barrido se ejecuta en tick_barrido_bjt()
		break;
 8001db4:	e009      	b.n	8001dca <manejar_config_bjt+0x1a2>

	case CMD_VOLVER:
		g_estado = ESTADO_MENU;
 8001db6:	4b1c      	ldr	r3, [pc, #112]	; (8001e28 <manejar_config_bjt+0x200>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
		mostrar_menu_principal();
 8001dbc:	f7ff fe0e 	bl	80019dc <mostrar_menu_principal>
		break;
 8001dc0:	e003      	b.n	8001dca <manejar_config_bjt+0x1a2>

	default:
		printf("Comando invlido. Use 'mostrar' o 'ayuda'.\r\n> ");
 8001dc2:	481a      	ldr	r0, [pc, #104]	; (8001e2c <manejar_config_bjt+0x204>)
 8001dc4:	f007 f96c 	bl	80090a0 <iprintf>
		break;
 8001dc8:	bf00      	nop
	}
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	0800c0b8 	.word	0x0800c0b8
 8001dd8:	0800c0d4 	.word	0x0800c0d4
 8001ddc:	2000052c 	.word	0x2000052c
 8001de0:	0800c0dc 	.word	0x0800c0dc
 8001de4:	0800c0f0 	.word	0x0800c0f0
 8001de8:	0800c0f8 	.word	0x0800c0f8
 8001dec:	0800c10c 	.word	0x0800c10c
 8001df0:	0800c138 	.word	0x0800c138
 8001df4:	0800c15c 	.word	0x0800c15c
 8001df8:	0800c088 	.word	0x0800c088
 8001dfc:	0800c160 	.word	0x0800c160
 8001e00:	0800c180 	.word	0x0800c180
 8001e04:	0800c188 	.word	0x0800c188
 8001e08:	0800c18c 	.word	0x0800c18c
 8001e0c:	0800c190 	.word	0x0800c190
 8001e10:	0800c198 	.word	0x0800c198
 8001e14:	0800c19c 	.word	0x0800c19c
 8001e18:	0800c1a4 	.word	0x0800c1a4
 8001e1c:	0800c1c4 	.word	0x0800c1c4
 8001e20:	0800c1e0 	.word	0x0800c1e0
 8001e24:	0800c1f8 	.word	0x0800c1f8
 8001e28:	2000052b 	.word	0x2000052b
 8001e2c:	0800c214 	.word	0x0800c214

08001e30 <manejar_ejecucion_bjt>:


static void manejar_ejecucion_bjt(Comando_ID_t id) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
	// Durante la ejecucin, cualquier comando detiene el barrido
	printf("\r\nBarrido abortado por el usuario!\r\n");
 8001e3a:	4806      	ldr	r0, [pc, #24]	; (8001e54 <manejar_ejecucion_bjt+0x24>)
 8001e3c:	f007 f996 	bl	800916c <puts>
	g_estado = ESTADO_CONFIG_BJT;
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <manejar_ejecucion_bjt+0x28>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	701a      	strb	r2, [r3, #0]
	mostrar_config_bjt();
 8001e46:	f7ff fdd7 	bl	80019f8 <mostrar_config_bjt>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	0800c244 	.word	0x0800c244
 8001e58:	2000052b 	.word	0x2000052b

08001e5c <tick_barrido_bjt>:


static void tick_barrido_bjt(void) {
 8001e5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e60:	b08b      	sub	sp, #44	; 0x2c
 8001e62:	af04      	add	r7, sp, #16
	static uint16_t indice = 0;
	static uint8_t activo = 0;

	// Solo operar en estado de ejecucin
	if (g_estado != ESTADO_EJECUTANDO_BJT) {
 8001e64:	4b4a      	ldr	r3, [pc, #296]	; (8001f90 <tick_barrido_bjt+0x134>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b02      	cmp	r3, #2
 8001e6a:	d003      	beq.n	8001e74 <tick_barrido_bjt+0x18>
		activo = 0; // Resetea el estado si salimos de ejecucin
 8001e6c:	4b49      	ldr	r3, [pc, #292]	; (8001f94 <tick_barrido_bjt+0x138>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
		return;
 8001e72:	e088      	b.n	8001f86 <tick_barrido_bjt+0x12a>
	}

	// Inicializar al entrar
	if (!activo) {
 8001e74:	4b47      	ldr	r3, [pc, #284]	; (8001f94 <tick_barrido_bjt+0x138>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <tick_barrido_bjt+0x2c>
		indice = 0;
 8001e7c:	4b46      	ldr	r3, [pc, #280]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	801a      	strh	r2, [r3, #0]
		activo = 1;
 8001e82:	4b44      	ldr	r3, [pc, #272]	; (8001f94 <tick_barrido_bjt+0x138>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	701a      	strb	r2, [r3, #0]
		// TODO: Inicializar hardware (DAC, ADC, etc.) si es necesario
	}

	// Verificar fin del barrido
	if (g_config.puntos == 0 || (g_config.v_paso_mv == 0 && g_config.puntos > 1)) {
 8001e88:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001e8a:	8b1b      	ldrh	r3, [r3, #24]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d00b      	beq.n	8001ea8 <tick_barrido_bjt+0x4c>
 8001e90:	4b42      	ldr	r3, [pc, #264]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001e92:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e96:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e9e:	d10c      	bne.n	8001eba <tick_barrido_bjt+0x5e>
 8001ea0:	4b3e      	ldr	r3, [pc, #248]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001ea2:	8b1b      	ldrh	r3, [r3, #24]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d908      	bls.n	8001eba <tick_barrido_bjt+0x5e>
		printf("Error: 'puntos' o 'paso' no configurados.\r\n");
 8001ea8:	483d      	ldr	r0, [pc, #244]	; (8001fa0 <tick_barrido_bjt+0x144>)
 8001eaa:	f007 f95f 	bl	800916c <puts>
		g_estado = ESTADO_CONFIG_BJT;
 8001eae:	4b38      	ldr	r3, [pc, #224]	; (8001f90 <tick_barrido_bjt+0x134>)
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	701a      	strb	r2, [r3, #0]
		mostrar_config_bjt();
 8001eb4:	f7ff fda0 	bl	80019f8 <mostrar_config_bjt>
		return;
 8001eb8:	e065      	b.n	8001f86 <tick_barrido_bjt+0x12a>
	}

	if (indice >= g_config.puntos) {
 8001eba:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001ebc:	8b1a      	ldrh	r2, [r3, #24]
 8001ebe:	4b36      	ldr	r3, [pc, #216]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d808      	bhi.n	8001ed8 <tick_barrido_bjt+0x7c>
		printf("Barrido completado.\r\n");
 8001ec6:	4837      	ldr	r0, [pc, #220]	; (8001fa4 <tick_barrido_bjt+0x148>)
 8001ec8:	f007 f950 	bl	800916c <puts>
		g_estado = ESTADO_CONFIG_BJT;
 8001ecc:	4b30      	ldr	r3, [pc, #192]	; (8001f90 <tick_barrido_bjt+0x134>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]
		mostrar_config_bjt();
 8001ed2:	f7ff fd91 	bl	80019f8 <mostrar_config_bjt>
		return;
 8001ed6:	e056      	b.n	8001f86 <tick_barrido_bjt+0x12a>
	}

	// Calcular voltaje de barrido
	float v_barrido = g_config.v_inicio_mv + (float)indice * g_config.v_paso_mv;
 8001ed8:	4b30      	ldr	r3, [pc, #192]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001eda:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ede:	4b2e      	ldr	r3, [pc, #184]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	ee07 3a90 	vmov	s15, r3
 8001ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eea:	4b2c      	ldr	r3, [pc, #176]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001eec:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ef0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef8:	edc7 7a03 	vstr	s15, [r7, #12]

	// Aplicar voltajes segn modo
	float vb_aplicado, vc_aplicado;
	if (g_config.modo == BJT_MODO_ICVB) {
 8001efc:	4b27      	ldr	r3, [pc, #156]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d105      	bne.n	8001f10 <tick_barrido_bjt+0xb4>
		vb_aplicado = v_barrido;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	617b      	str	r3, [r7, #20]
		vc_aplicado = g_config.vc_fijo_mv;
 8001f08:	4b24      	ldr	r3, [pc, #144]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	e004      	b.n	8001f1a <tick_barrido_bjt+0xbe>
	} else { // BJT_MODO_ICVC
		vb_aplicado = g_config.vb_fijo_mv;
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <tick_barrido_bjt+0x140>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	617b      	str	r3, [r7, #20]
		vc_aplicado = v_barrido;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	613b      	str	r3, [r7, #16]
	}

	setear_voltaje_base_mv(vb_aplicado);
 8001f1a:	ed97 0a05 	vldr	s0, [r7, #20]
 8001f1e:	f000 f88f 	bl	8002040 <setear_voltaje_base_mv>
	setear_voltaje_colector_mv(vc_aplicado);
 8001f22:	ed97 0a04 	vldr	s0, [r7, #16]
 8001f26:	f000 f8c7 	bl	80020b8 <setear_voltaje_colector_mv>

	// TODO: Implementar "delay" de asentamiento apropiado

	// Medir valores
	float vb_medido = leer_voltaje_base_mv();
 8001f2a:	f000 f901 	bl	8002130 <leer_voltaje_base_mv>
 8001f2e:	ed87 0a02 	vstr	s0, [r7, #8]
	float vc_medido = leer_voltaje_colector_mv();
 8001f32:	f000 f91d 	bl	8002170 <leer_voltaje_colector_mv>
 8001f36:	ed87 0a01 	vstr	s0, [r7, #4]
	float ic_medido = leer_corriente_colector_ma();
 8001f3a:	f000 f939 	bl	80021b0 <leer_corriente_colector_ma>
 8001f3e:	ed87 0a00 	vstr	s0, [r7]

	// Transmitir datos en formato CSV
	printf("%u,%.2f,%.2f,%.3f\r\n", indice, vb_medido, vc_medido, ic_medido);
 8001f42:	4b15      	ldr	r3, [pc, #84]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	461e      	mov	r6, r3
 8001f48:	68b8      	ldr	r0, [r7, #8]
 8001f4a:	f7fe fb15 	bl	8000578 <__aeabi_f2d>
 8001f4e:	4680      	mov	r8, r0
 8001f50:	4689      	mov	r9, r1
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7fe fb10 	bl	8000578 <__aeabi_f2d>
 8001f58:	4604      	mov	r4, r0
 8001f5a:	460d      	mov	r5, r1
 8001f5c:	6838      	ldr	r0, [r7, #0]
 8001f5e:	f7fe fb0b 	bl	8000578 <__aeabi_f2d>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f6a:	e9cd 4500 	strd	r4, r5, [sp]
 8001f6e:	4642      	mov	r2, r8
 8001f70:	464b      	mov	r3, r9
 8001f72:	4631      	mov	r1, r6
 8001f74:	480c      	ldr	r0, [pc, #48]	; (8001fa8 <tick_barrido_bjt+0x14c>)
 8001f76:	f007 f893 	bl	80090a0 <iprintf>

	indice++;
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <tick_barrido_bjt+0x13c>)
 8001f84:	801a      	strh	r2, [r3, #0]
}
 8001f86:	371c      	adds	r7, #28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f8e:	bf00      	nop
 8001f90:	2000052b 	.word	0x2000052b
 8001f94:	20000549 	.word	0x20000549
 8001f98:	2000054a 	.word	0x2000054a
 8001f9c:	2000052c 	.word	0x2000052c
 8001fa0:	0800c26c 	.word	0x0800c26c
 8001fa4:	0800c298 	.word	0x0800c298
 8001fa8:	0800c2b0 	.word	0x0800c2b0

08001fac <leer_canal_adc>:



static uint16_t leer_canal_adc(uint32_t channel) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
	uint32_t adc_sum = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t adc_value = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	83fb      	strh	r3, [r7, #30]
	const int num_samples = 16;
 8001fca:	2310      	movs	r3, #16
 8001fcc:	61bb      	str	r3, [r7, #24]

	sConfig.Channel = channel;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001fd6:	2306      	movs	r3, #6
 8001fd8:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001fda:	f107 0308 	add.w	r3, r7, #8
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4816      	ldr	r0, [pc, #88]	; (800203c <leer_canal_adc+0x90>)
 8001fe2:	f001 f9d7 	bl	8003394 <HAL_ADC_ConfigChannel>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <leer_canal_adc+0x44>
		return 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	e020      	b.n	8002032 <leer_canal_adc+0x86>
	}

	for (int i = 0; i < num_samples; i++) {
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	623b      	str	r3, [r7, #32]
 8001ff4:	e013      	b.n	800201e <leer_canal_adc+0x72>
		HAL_ADC_Start(&hadc1);
 8001ff6:	4811      	ldr	r0, [pc, #68]	; (800203c <leer_canal_adc+0x90>)
 8001ff8:	f000 ff70 	bl	8002edc <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001ffc:	2164      	movs	r1, #100	; 0x64
 8001ffe:	480f      	ldr	r0, [pc, #60]	; (800203c <leer_canal_adc+0x90>)
 8002000:	f001 f820 	bl	8003044 <HAL_ADC_PollForConversion>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d106      	bne.n	8002018 <leer_canal_adc+0x6c>
			adc_sum += HAL_ADC_GetValue(&hadc1);
 800200a:	480c      	ldr	r0, [pc, #48]	; (800203c <leer_canal_adc+0x90>)
 800200c:	f001 f996 	bl	800333c <HAL_ADC_GetValue>
 8002010:	4602      	mov	r2, r0
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	4413      	add	r3, r2
 8002016:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < num_samples; i++) {
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	3301      	adds	r3, #1
 800201c:	623b      	str	r3, [r7, #32]
 800201e:	6a3a      	ldr	r2, [r7, #32]
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	429a      	cmp	r2, r3
 8002024:	dbe7      	blt.n	8001ff6 <leer_canal_adc+0x4a>
		}
	}
	adc_value = adc_sum / num_samples;
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800202a:	fbb2 f3f3 	udiv	r3, r2, r3
 800202e:	83fb      	strh	r3, [r7, #30]
	return adc_value;
 8002030:	8bfb      	ldrh	r3, [r7, #30]
}
 8002032:	4618      	mov	r0, r3
 8002034:	3728      	adds	r7, #40	; 0x28
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200001f0 	.word	0x200001f0

08002040 <setear_voltaje_base_mv>:

void setear_voltaje_base_mv(float v_mv) {
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	ed87 0a01 	vstr	s0, [r7, #4]
	if (v_mv < 0) v_mv = 0;
 800204a:	edd7 7a01 	vldr	s15, [r7, #4]
 800204e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002056:	d502      	bpl.n	800205e <setear_voltaje_base_mv+0x1e>
 8002058:	f04f 0300 	mov.w	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
	if (v_mv > 3300) v_mv = 3300;
 800205e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002062:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80020a8 <setear_voltaje_base_mv+0x68>
 8002066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206e:	dd01      	ble.n	8002074 <setear_voltaje_base_mv+0x34>
 8002070:	4b0e      	ldr	r3, [pc, #56]	; (80020ac <setear_voltaje_base_mv+0x6c>)
 8002072:	607b      	str	r3, [r7, #4]
	uint16_t pwm_val = (uint16_t)((v_mv / 3300.0f) * 1023.0f);
 8002074:	ed97 7a01 	vldr	s14, [r7, #4]
 8002078:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80020a8 <setear_voltaje_base_mv+0x68>
 800207c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002080:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80020b0 <setear_voltaje_base_mv+0x70>
 8002084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002088:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800208c:	ee17 3a90 	vmov	r3, s15
 8002090:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_val);
 8002092:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <setear_voltaje_base_mv+0x74>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	89fa      	ldrh	r2, [r7, #14]
 8002098:	635a      	str	r2, [r3, #52]	; 0x34
}
 800209a:	bf00      	nop
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	454e4000 	.word	0x454e4000
 80020ac:	454e4000 	.word	0x454e4000
 80020b0:	447fc000 	.word	0x447fc000
 80020b4:	20000328 	.word	0x20000328

080020b8 <setear_voltaje_colector_mv>:

void setear_voltaje_colector_mv(float v_mv) {
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	ed87 0a01 	vstr	s0, [r7, #4]
	if (v_mv < 0) v_mv = 0;
 80020c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80020c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ce:	d502      	bpl.n	80020d6 <setear_voltaje_colector_mv+0x1e>
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	607b      	str	r3, [r7, #4]
	if (v_mv > 3300) v_mv = 3300;
 80020d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80020da:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002120 <setear_voltaje_colector_mv+0x68>
 80020de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e6:	dd01      	ble.n	80020ec <setear_voltaje_colector_mv+0x34>
 80020e8:	4b0e      	ldr	r3, [pc, #56]	; (8002124 <setear_voltaje_colector_mv+0x6c>)
 80020ea:	607b      	str	r3, [r7, #4]
	uint16_t pwm_val = (uint16_t)((v_mv / 3300.0f) * 1023.0f);
 80020ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80020f0:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8002120 <setear_voltaje_colector_mv+0x68>
 80020f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020f8:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002128 <setear_voltaje_colector_mv+0x70>
 80020fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002104:	ee17 3a90 	vmov	r3, s15
 8002108:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, pwm_val);
 800210a:	4b08      	ldr	r3, [pc, #32]	; (800212c <setear_voltaje_colector_mv+0x74>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	89fa      	ldrh	r2, [r7, #14]
 8002110:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002112:	bf00      	nop
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	454e4000 	.word	0x454e4000
 8002124:	454e4000 	.word	0x454e4000
 8002128:	447fc000 	.word	0x447fc000
 800212c:	20000328 	.word	0x20000328

08002130 <leer_voltaje_base_mv>:

float leer_voltaje_base_mv(void) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
	uint16_t adc_raw = leer_canal_adc(ADC_CHANNEL_11);
 8002136:	200b      	movs	r0, #11
 8002138:	f7ff ff38 	bl	8001fac <leer_canal_adc>
 800213c:	4603      	mov	r3, r0
 800213e:	80fb      	strh	r3, [r7, #6]
	return (float)adc_raw * 3300.0f / 4095.0f;
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	ee07 3a90 	vmov	s15, r3
 8002146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002168 <leer_voltaje_base_mv+0x38>
 800214e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002152:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800216c <leer_voltaje_base_mv+0x3c>
 8002156:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800215a:	eef0 7a66 	vmov.f32	s15, s13
}
 800215e:	eeb0 0a67 	vmov.f32	s0, s15
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	454e4000 	.word	0x454e4000
 800216c:	457ff000 	.word	0x457ff000

08002170 <leer_voltaje_colector_mv>:

float leer_voltaje_colector_mv(void){
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
	uint16_t adc_raw = leer_canal_adc(ADC_CHANNEL_14);
 8002176:	200e      	movs	r0, #14
 8002178:	f7ff ff18 	bl	8001fac <leer_canal_adc>
 800217c:	4603      	mov	r3, r0
 800217e:	80fb      	strh	r3, [r7, #6]
	return (float)adc_raw * 3300.0f / 4095.0f;
 8002180:	88fb      	ldrh	r3, [r7, #6]
 8002182:	ee07 3a90 	vmov	s15, r3
 8002186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800218a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80021a8 <leer_voltaje_colector_mv+0x38>
 800218e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002192:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80021ac <leer_voltaje_colector_mv+0x3c>
 8002196:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800219a:	eef0 7a66 	vmov.f32	s15, s13
}
 800219e:	eeb0 0a67 	vmov.f32	s0, s15
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	454e4000 	.word	0x454e4000
 80021ac:	457ff000 	.word	0x457ff000

080021b0 <leer_corriente_colector_ma>:

float leer_corriente_colector_ma(void){
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
	uint16_t adc_raw_ve = leer_canal_adc(ADC_CHANNEL_14);
 80021b6:	200e      	movs	r0, #14
 80021b8:	f7ff fef8 	bl	8001fac <leer_canal_adc>
 80021bc:	4603      	mov	r3, r0
 80021be:	80fb      	strh	r3, [r7, #6]
	float ve_mv = (float)adc_raw_ve * 3300.0f / 4095.0f;
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	ee07 3a90 	vmov	s15, r3
 80021c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ca:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80021f8 <leer_corriente_colector_ma+0x48>
 80021ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021d2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80021fc <leer_corriente_colector_ma+0x4c>
 80021d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021da:	edc7 7a00 	vstr	s15, [r7]
	return ve_mv / 5.1f;
 80021de:	edd7 7a00 	vldr	s15, [r7]
 80021e2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002200 <leer_corriente_colector_ma+0x50>
 80021e6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021ea:	eef0 7a66 	vmov.f32	s15, s13
}
 80021ee:	eeb0 0a67 	vmov.f32	s0, s15
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	454e4000 	.word	0x454e4000
 80021fc:	457ff000 	.word	0x457ff000
 8002200:	40a33333 	.word	0x40a33333

08002204 <lightNumber>:





void lightNumber(uint8_t number) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
	// Definiciones de pines para un display de 7 segmentos (a-g)
	// se puede reducir el codigo apagando todos los segmentos primero y luego encendiendo unicamente
	// los necesarios pero se hizo as por claridad

	switch (number) {
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b09      	cmp	r3, #9
 8002212:	f200 81c3 	bhi.w	800259c <lightNumber+0x398>
 8002216:	a201      	add	r2, pc, #4	; (adr r2, 800221c <lightNumber+0x18>)
 8002218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221c:	08002245 	.word	0x08002245
 8002220:	08002299 	.word	0x08002299
 8002224:	080022ed 	.word	0x080022ed
 8002228:	08002341 	.word	0x08002341
 800222c:	08002395 	.word	0x08002395
 8002230:	080023e9 	.word	0x080023e9
 8002234:	0800243d 	.word	0x0800243d
 8002238:	08002491 	.word	0x08002491
 800223c:	080024e5 	.word	0x080024e5
 8002240:	08002539 	.word	0x08002539
	case 0: // Muestra el nmero 0
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800224a:	48d0      	ldr	r0, [pc, #832]	; (800258c <lightNumber+0x388>)
 800224c:	f002 fa02 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002256:	48ce      	ldr	r0, [pc, #824]	; (8002590 <lightNumber+0x38c>)
 8002258:	f002 f9fc 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 800225c:	2200      	movs	r2, #0
 800225e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002262:	48cc      	ldr	r0, [pc, #816]	; (8002594 <lightNumber+0x390>)
 8002264:	f002 f9f6 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002268:	2200      	movs	r2, #0
 800226a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800226e:	48c9      	ldr	r0, [pc, #804]	; (8002594 <lightNumber+0x390>)
 8002270:	f002 f9f0 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 8002274:	2200      	movs	r2, #0
 8002276:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800227a:	48c6      	ldr	r0, [pc, #792]	; (8002594 <lightNumber+0x390>)
 800227c:	f002 f9ea 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002280:	2200      	movs	r2, #0
 8002282:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002286:	48c2      	ldr	r0, [pc, #776]	; (8002590 <lightNumber+0x38c>)
 8002288:	f002 f9e4 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 800228c:	2201      	movs	r2, #1
 800228e:	2104      	movs	r1, #4
 8002290:	48c1      	ldr	r0, [pc, #772]	; (8002598 <lightNumber+0x394>)
 8002292:	f002 f9df 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 8002296:	e1ab      	b.n	80025f0 <lightNumber+0x3ec>

	case 1: // Muestra el nmero 1
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8002298:	2201      	movs	r2, #1
 800229a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800229e:	48bb      	ldr	r0, [pc, #748]	; (800258c <lightNumber+0x388>)
 80022a0:	f002 f9d8 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80022a4:	2200      	movs	r2, #0
 80022a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022aa:	48b9      	ldr	r0, [pc, #740]	; (8002590 <lightNumber+0x38c>)
 80022ac:	f002 f9d2 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80022b0:	2200      	movs	r2, #0
 80022b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022b6:	48b7      	ldr	r0, [pc, #732]	; (8002594 <lightNumber+0x390>)
 80022b8:	f002 f9cc 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80022bc:	2201      	movs	r2, #1
 80022be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022c2:	48b4      	ldr	r0, [pc, #720]	; (8002594 <lightNumber+0x390>)
 80022c4:	f002 f9c6 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80022c8:	2201      	movs	r2, #1
 80022ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022ce:	48b1      	ldr	r0, [pc, #708]	; (8002594 <lightNumber+0x390>)
 80022d0:	f002 f9c0 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80022d4:	2201      	movs	r2, #1
 80022d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022da:	48ad      	ldr	r0, [pc, #692]	; (8002590 <lightNumber+0x38c>)
 80022dc:	f002 f9ba 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 80022e0:	2201      	movs	r2, #1
 80022e2:	2104      	movs	r1, #4
 80022e4:	48ac      	ldr	r0, [pc, #688]	; (8002598 <lightNumber+0x394>)
 80022e6:	f002 f9b5 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 80022ea:	e181      	b.n	80025f0 <lightNumber+0x3ec>

	case 2: // Muestra el nmero 2
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80022ec:	2200      	movs	r2, #0
 80022ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f2:	48a6      	ldr	r0, [pc, #664]	; (800258c <lightNumber+0x388>)
 80022f4:	f002 f9ae 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80022f8:	2200      	movs	r2, #0
 80022fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022fe:	48a4      	ldr	r0, [pc, #656]	; (8002590 <lightNumber+0x38c>)
 8002300:	f002 f9a8 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 8002304:	2201      	movs	r2, #1
 8002306:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800230a:	48a2      	ldr	r0, [pc, #648]	; (8002594 <lightNumber+0x390>)
 800230c:	f002 f9a2 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002310:	2200      	movs	r2, #0
 8002312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002316:	489f      	ldr	r0, [pc, #636]	; (8002594 <lightNumber+0x390>)
 8002318:	f002 f99c 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 800231c:	2200      	movs	r2, #0
 800231e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002322:	489c      	ldr	r0, [pc, #624]	; (8002594 <lightNumber+0x390>)
 8002324:	f002 f996 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 8002328:	2201      	movs	r2, #1
 800232a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800232e:	4898      	ldr	r0, [pc, #608]	; (8002590 <lightNumber+0x38c>)
 8002330:	f002 f990 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002334:	2200      	movs	r2, #0
 8002336:	2104      	movs	r1, #4
 8002338:	4897      	ldr	r0, [pc, #604]	; (8002598 <lightNumber+0x394>)
 800233a:	f002 f98b 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 800233e:	e157      	b.n	80025f0 <lightNumber+0x3ec>

	case 3: // Muestra el nmero 3
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002340:	2200      	movs	r2, #0
 8002342:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002346:	4891      	ldr	r0, [pc, #580]	; (800258c <lightNumber+0x388>)
 8002348:	f002 f984 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 800234c:	2200      	movs	r2, #0
 800234e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002352:	488f      	ldr	r0, [pc, #572]	; (8002590 <lightNumber+0x38c>)
 8002354:	f002 f97e 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800235e:	488d      	ldr	r0, [pc, #564]	; (8002594 <lightNumber+0x390>)
 8002360:	f002 f978 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002364:	2200      	movs	r2, #0
 8002366:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800236a:	488a      	ldr	r0, [pc, #552]	; (8002594 <lightNumber+0x390>)
 800236c:	f002 f972 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002370:	2201      	movs	r2, #1
 8002372:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002376:	4887      	ldr	r0, [pc, #540]	; (8002594 <lightNumber+0x390>)
 8002378:	f002 f96c 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 800237c:	2201      	movs	r2, #1
 800237e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002382:	4883      	ldr	r0, [pc, #524]	; (8002590 <lightNumber+0x38c>)
 8002384:	f002 f966 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002388:	2200      	movs	r2, #0
 800238a:	2104      	movs	r1, #4
 800238c:	4882      	ldr	r0, [pc, #520]	; (8002598 <lightNumber+0x394>)
 800238e:	f002 f961 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 8002392:	e12d      	b.n	80025f0 <lightNumber+0x3ec>

	case 4: // Muestra el nmero 4
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 8002394:	2201      	movs	r2, #1
 8002396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800239a:	487c      	ldr	r0, [pc, #496]	; (800258c <lightNumber+0x388>)
 800239c:	f002 f95a 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a6:	487a      	ldr	r0, [pc, #488]	; (8002590 <lightNumber+0x38c>)
 80023a8:	f002 f954 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023b2:	4878      	ldr	r0, [pc, #480]	; (8002594 <lightNumber+0x390>)
 80023b4:	f002 f94e 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80023b8:	2201      	movs	r2, #1
 80023ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023be:	4875      	ldr	r0, [pc, #468]	; (8002594 <lightNumber+0x390>)
 80023c0:	f002 f948 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023ca:	4872      	ldr	r0, [pc, #456]	; (8002594 <lightNumber+0x390>)
 80023cc:	f002 f942 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 80023d0:	2200      	movs	r2, #0
 80023d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023d6:	486e      	ldr	r0, [pc, #440]	; (8002590 <lightNumber+0x38c>)
 80023d8:	f002 f93c 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 80023dc:	2200      	movs	r2, #0
 80023de:	2104      	movs	r1, #4
 80023e0:	486d      	ldr	r0, [pc, #436]	; (8002598 <lightNumber+0x394>)
 80023e2:	f002 f937 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 80023e6:	e103      	b.n	80025f0 <lightNumber+0x3ec>

	case 5: // Muestra el nmero 5
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80023e8:	2200      	movs	r2, #0
 80023ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023ee:	4867      	ldr	r0, [pc, #412]	; (800258c <lightNumber+0x388>)
 80023f0:	f002 f930 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 80023f4:	2201      	movs	r2, #1
 80023f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023fa:	4865      	ldr	r0, [pc, #404]	; (8002590 <lightNumber+0x38c>)
 80023fc:	f002 f92a 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002400:	2200      	movs	r2, #0
 8002402:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002406:	4863      	ldr	r0, [pc, #396]	; (8002594 <lightNumber+0x390>)
 8002408:	f002 f924 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 800240c:	2200      	movs	r2, #0
 800240e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002412:	4860      	ldr	r0, [pc, #384]	; (8002594 <lightNumber+0x390>)
 8002414:	f002 f91e 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002418:	2201      	movs	r2, #1
 800241a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800241e:	485d      	ldr	r0, [pc, #372]	; (8002594 <lightNumber+0x390>)
 8002420:	f002 f918 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002424:	2200      	movs	r2, #0
 8002426:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800242a:	4859      	ldr	r0, [pc, #356]	; (8002590 <lightNumber+0x38c>)
 800242c:	f002 f912 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002430:	2200      	movs	r2, #0
 8002432:	2104      	movs	r1, #4
 8002434:	4858      	ldr	r0, [pc, #352]	; (8002598 <lightNumber+0x394>)
 8002436:	f002 f90d 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 800243a:	e0d9      	b.n	80025f0 <lightNumber+0x3ec>

	case 6: // Muestra el nmero 6
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002442:	4852      	ldr	r0, [pc, #328]	; (800258c <lightNumber+0x388>)
 8002444:	f002 f906 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 8002448:	2201      	movs	r2, #1
 800244a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800244e:	4850      	ldr	r0, [pc, #320]	; (8002590 <lightNumber+0x38c>)
 8002450:	f002 f900 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002454:	2200      	movs	r2, #0
 8002456:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800245a:	484e      	ldr	r0, [pc, #312]	; (8002594 <lightNumber+0x390>)
 800245c:	f002 f8fa 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002460:	2200      	movs	r2, #0
 8002462:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002466:	484b      	ldr	r0, [pc, #300]	; (8002594 <lightNumber+0x390>)
 8002468:	f002 f8f4 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 800246c:	2200      	movs	r2, #0
 800246e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002472:	4848      	ldr	r0, [pc, #288]	; (8002594 <lightNumber+0x390>)
 8002474:	f002 f8ee 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002478:	2200      	movs	r2, #0
 800247a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800247e:	4844      	ldr	r0, [pc, #272]	; (8002590 <lightNumber+0x38c>)
 8002480:	f002 f8e8 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002484:	2200      	movs	r2, #0
 8002486:	2104      	movs	r1, #4
 8002488:	4843      	ldr	r0, [pc, #268]	; (8002598 <lightNumber+0x394>)
 800248a:	f002 f8e3 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 800248e:	e0af      	b.n	80025f0 <lightNumber+0x3ec>

	case 7: // Muestra el nmero 7
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002490:	2200      	movs	r2, #0
 8002492:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002496:	483d      	ldr	r0, [pc, #244]	; (800258c <lightNumber+0x388>)
 8002498:	f002 f8dc 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 800249c:	2200      	movs	r2, #0
 800249e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024a2:	483b      	ldr	r0, [pc, #236]	; (8002590 <lightNumber+0x38c>)
 80024a4:	f002 f8d6 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80024a8:	2200      	movs	r2, #0
 80024aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024ae:	4839      	ldr	r0, [pc, #228]	; (8002594 <lightNumber+0x390>)
 80024b0:	f002 f8d0 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80024b4:	2201      	movs	r2, #1
 80024b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ba:	4836      	ldr	r0, [pc, #216]	; (8002594 <lightNumber+0x390>)
 80024bc:	f002 f8ca 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80024c0:	2201      	movs	r2, #1
 80024c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024c6:	4833      	ldr	r0, [pc, #204]	; (8002594 <lightNumber+0x390>)
 80024c8:	f002 f8c4 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024d2:	482f      	ldr	r0, [pc, #188]	; (8002590 <lightNumber+0x38c>)
 80024d4:	f002 f8be 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_SET); // g (apagado)
 80024d8:	2201      	movs	r2, #1
 80024da:	2104      	movs	r1, #4
 80024dc:	482e      	ldr	r0, [pc, #184]	; (8002598 <lightNumber+0x394>)
 80024de:	f002 f8b9 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 80024e2:	e085      	b.n	80025f0 <lightNumber+0x3ec>

	case 8: // Muestra el nmero 8
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 80024e4:	2200      	movs	r2, #0
 80024e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024ea:	4828      	ldr	r0, [pc, #160]	; (800258c <lightNumber+0x388>)
 80024ec:	f002 f8b2 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 80024f0:	2200      	movs	r2, #0
 80024f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024f6:	4826      	ldr	r0, [pc, #152]	; (8002590 <lightNumber+0x38c>)
 80024f8:	f002 f8ac 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 80024fc:	2200      	movs	r2, #0
 80024fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002502:	4824      	ldr	r0, [pc, #144]	; (8002594 <lightNumber+0x390>)
 8002504:	f002 f8a6 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 8002508:	2200      	movs	r2, #0
 800250a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800250e:	4821      	ldr	r0, [pc, #132]	; (8002594 <lightNumber+0x390>)
 8002510:	f002 f8a0 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_RESET); // e
 8002514:	2200      	movs	r2, #0
 8002516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800251a:	481e      	ldr	r0, [pc, #120]	; (8002594 <lightNumber+0x390>)
 800251c:	f002 f89a 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002520:	2200      	movs	r2, #0
 8002522:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002526:	481a      	ldr	r0, [pc, #104]	; (8002590 <lightNumber+0x38c>)
 8002528:	f002 f894 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 800252c:	2200      	movs	r2, #0
 800252e:	2104      	movs	r1, #4
 8002530:	4819      	ldr	r0, [pc, #100]	; (8002598 <lightNumber+0x394>)
 8002532:	f002 f88f 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 8002536:	e05b      	b.n	80025f0 <lightNumber+0x3ec>

	case 9: // Muestra el nmero 9
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_RESET); // a
 8002538:	2200      	movs	r2, #0
 800253a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800253e:	4813      	ldr	r0, [pc, #76]	; (800258c <lightNumber+0x388>)
 8002540:	f002 f888 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_RESET); // b
 8002544:	2200      	movs	r2, #0
 8002546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800254a:	4811      	ldr	r0, [pc, #68]	; (8002590 <lightNumber+0x38c>)
 800254c:	f002 f882 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_RESET); // c
 8002550:	2200      	movs	r2, #0
 8002552:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002556:	480f      	ldr	r0, [pc, #60]	; (8002594 <lightNumber+0x390>)
 8002558:	f002 f87c 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_RESET); // d
 800255c:	2200      	movs	r2, #0
 800255e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002562:	480c      	ldr	r0, [pc, #48]	; (8002594 <lightNumber+0x390>)
 8002564:	f002 f876 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 8002568:	2201      	movs	r2, #1
 800256a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800256e:	4809      	ldr	r0, [pc, #36]	; (8002594 <lightNumber+0x390>)
 8002570:	f002 f870 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_RESET); // f
 8002574:	2200      	movs	r2, #0
 8002576:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800257a:	4805      	ldr	r0, [pc, #20]	; (8002590 <lightNumber+0x38c>)
 800257c:	f002 f86a 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); // g
 8002580:	2200      	movs	r2, #0
 8002582:	2104      	movs	r1, #4
 8002584:	4804      	ldr	r0, [pc, #16]	; (8002598 <lightNumber+0x394>)
 8002586:	f002 f865 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 800258a:	e031      	b.n	80025f0 <lightNumber+0x3ec>
 800258c:	40020400 	.word	0x40020400
 8002590:	40020000 	.word	0x40020000
 8002594:	40020800 	.word	0x40020800
 8002598:	40020c00 	.word	0x40020c00

	default: // Apaga todos los segmentos excepto el g (para indicar error)
		HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, GPIO_PIN_SET); // a (apagado)
 800259c:	2201      	movs	r2, #1
 800259e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025a2:	4815      	ldr	r0, [pc, #84]	; (80025f8 <lightNumber+0x3f4>)
 80025a4:	f002 f856 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, GPIO_PIN_SET); // b (apagado)
 80025a8:	2201      	movs	r2, #1
 80025aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025ae:	4813      	ldr	r0, [pc, #76]	; (80025fc <lightNumber+0x3f8>)
 80025b0:	f002 f850 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, GPIO_PIN_SET); // c (apagado)
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025ba:	4811      	ldr	r0, [pc, #68]	; (8002600 <lightNumber+0x3fc>)
 80025bc:	f002 f84a 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, GPIO_PIN_SET); // d (apagado)
 80025c0:	2201      	movs	r2, #1
 80025c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025c6:	480e      	ldr	r0, [pc, #56]	; (8002600 <lightNumber+0x3fc>)
 80025c8:	f002 f844 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, GPIO_PIN_SET); // e (apagado)
 80025cc:	2201      	movs	r2, #1
 80025ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025d2:	480b      	ldr	r0, [pc, #44]	; (8002600 <lightNumber+0x3fc>)
 80025d4:	f002 f83e 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, GPIO_PIN_SET); // f (apagado)
 80025d8:	2201      	movs	r2, #1
 80025da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025de:	4807      	ldr	r0, [pc, #28]	; (80025fc <lightNumber+0x3f8>)
 80025e0:	f002 f838 	bl	8004654 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, GPIO_PIN_RESET); //g
 80025e4:	2200      	movs	r2, #0
 80025e6:	2104      	movs	r1, #4
 80025e8:	4806      	ldr	r0, [pc, #24]	; (8002604 <lightNumber+0x400>)
 80025ea:	f002 f833 	bl	8004654 <HAL_GPIO_WritePin>
		break;
 80025ee:	bf00      	nop
	}
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40020400 	.word	0x40020400
 80025fc:	40020000 	.word	0x40020000
 8002600:	40020800 	.word	0x40020800
 8002604:	40020c00 	.word	0x40020c00

08002608 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a14      	ldr	r2, [pc, #80]	; (800266c <HAL_UARTEx_RxEventCallback+0x64>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d121      	bne.n	8002662 <HAL_UARTEx_RxEventCallback+0x5a>
		// Disable HT interrupt to avoid noisy half-transfer events
		//		__HAL_DMA_DISABLE_IT(huart->hdmarx, DMA_IT_HT);

		// Ping-pong: the ISR marks which buffer was filled and immediately
		// rearms the DMA to the alternate buffer so main() can process safely.
		if (g_uart_dma_active == 0)
 800261e:	4b14      	ldr	r3, [pc, #80]	; (8002670 <HAL_UARTEx_RxEventCallback+0x68>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10e      	bne.n	8002646 <HAL_UARTEx_RxEventCallback+0x3e>
		{
			// DMA had been writing into buffer A; claim A for processing
			g_uart_proc_buffer = g_uart_rx_buffer_a;
 8002628:	4b12      	ldr	r3, [pc, #72]	; (8002674 <HAL_UARTEx_RxEventCallback+0x6c>)
 800262a:	4a13      	ldr	r2, [pc, #76]	; (8002678 <HAL_UARTEx_RxEventCallback+0x70>)
 800262c:	601a      	str	r2, [r3, #0]
			g_uart_proc_len = Size;
 800262e:	4a13      	ldr	r2, [pc, #76]	; (800267c <HAL_UARTEx_RxEventCallback+0x74>)
 8002630:	887b      	ldrh	r3, [r7, #2]
 8002632:	8013      	strh	r3, [r2, #0]

			// Switch DMA to buffer B
			g_uart_dma_active = 1;
 8002634:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <HAL_UARTEx_RxEventCallback+0x68>)
 8002636:	2201      	movs	r2, #1
 8002638:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer_b, UART_RX_BUFFER_SIZE);
 800263a:	2280      	movs	r2, #128	; 0x80
 800263c:	4910      	ldr	r1, [pc, #64]	; (8002680 <HAL_UARTEx_RxEventCallback+0x78>)
 800263e:	4811      	ldr	r0, [pc, #68]	; (8002684 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002640:	f003 fded 	bl	800621e <HAL_UARTEx_ReceiveToIdle_DMA>
			// Switch DMA to buffer A
			g_uart_dma_active = 0;
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer_a, UART_RX_BUFFER_SIZE);
		}
	}
}
 8002644:	e00d      	b.n	8002662 <HAL_UARTEx_RxEventCallback+0x5a>
			g_uart_proc_buffer = g_uart_rx_buffer_b;
 8002646:	4b0b      	ldr	r3, [pc, #44]	; (8002674 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002648:	4a0d      	ldr	r2, [pc, #52]	; (8002680 <HAL_UARTEx_RxEventCallback+0x78>)
 800264a:	601a      	str	r2, [r3, #0]
			g_uart_proc_len = Size;
 800264c:	4a0b      	ldr	r2, [pc, #44]	; (800267c <HAL_UARTEx_RxEventCallback+0x74>)
 800264e:	887b      	ldrh	r3, [r7, #2]
 8002650:	8013      	strh	r3, [r2, #0]
			g_uart_dma_active = 0;
 8002652:	4b07      	ldr	r3, [pc, #28]	; (8002670 <HAL_UARTEx_RxEventCallback+0x68>)
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_uart_rx_buffer_a, UART_RX_BUFFER_SIZE);
 8002658:	2280      	movs	r2, #128	; 0x80
 800265a:	4907      	ldr	r1, [pc, #28]	; (8002678 <HAL_UARTEx_RxEventCallback+0x70>)
 800265c:	4809      	ldr	r0, [pc, #36]	; (8002684 <HAL_UARTEx_RxEventCallback+0x7c>)
 800265e:	f003 fdde 	bl	800621e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40004400 	.word	0x40004400
 8002670:	2000052a 	.word	0x2000052a
 8002674:	20000524 	.word	0x20000524
 8002678:	20000424 	.word	0x20000424
 800267c:	20000528 	.word	0x20000528
 8002680:	200004a4 	.word	0x200004a4
 8002684:	20000370 	.word	0x20000370

08002688 <HAL_TIM_PeriodElapsedCallback>:



// Callback de TIM: se llama cada vez que vence el periodo (UIF)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) // Interrupcin del display
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d103      	bne.n	80026a2 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		TIMER_ADVISORY_FLAG = 1; // Subir la bandera para el while(1)
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800269c:	2201      	movs	r2, #1
 800269e:	701a      	strb	r2, [r3, #0]
	}
	else if(htim->Instance == TIM2) // Interrupcin del blinky
	{
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
	}
}
 80026a0:	e008      	b.n	80026b4 <HAL_TIM_PeriodElapsedCallback+0x2c>
	else if(htim->Instance == TIM2) // Interrupcin del blinky
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026aa:	d103      	bne.n	80026b4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 80026ac:	2102      	movs	r1, #2
 80026ae:	4805      	ldr	r0, [pc, #20]	; (80026c4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80026b0:	f001 ffe9 	bl	8004686 <HAL_GPIO_TogglePin>
}
 80026b4:	bf00      	nop
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40000400 	.word	0x40000400
 80026c0:	20000414 	.word	0x20000414
 80026c4:	40021c00 	.word	0x40021c00

080026c8 <HAL_GPIO_EXTI_Callback>:

// Callback general del EXTI: se llama cuando ocurre una interrupcin externa
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	80fb      	strh	r3, [r7, #6]
	// Interrupcin del giro del encoder
	if(GPIO_Pin == ENCODER_CLK_Pin) // Usar el nombre de CubeMX
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	2b04      	cmp	r3, #4
 80026d6:	d103      	bne.n	80026e0 <HAL_GPIO_EXTI_Callback+0x18>
	{
		EXTI_AVISORY_FLAG = 1; // Subir la bandera para el while(1)
 80026d8:	4b08      	ldr	r3, [pc, #32]	; (80026fc <HAL_GPIO_EXTI_Callback+0x34>)
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
	// Interrupcin del switch (botn) del encoder
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
	{
		EXTI_AVISORY_LED_FLAG = 1;
	}
}
 80026de:	e006      	b.n	80026ee <HAL_GPIO_EXTI_Callback+0x26>
	else if (GPIO_Pin == ENCODER_SW_Pin) // Usar el nombre de CubeMX
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026e6:	d102      	bne.n	80026ee <HAL_GPIO_EXTI_Callback+0x26>
		EXTI_AVISORY_LED_FLAG = 1;
 80026e8:	4b05      	ldr	r3, [pc, #20]	; (8002700 <HAL_GPIO_EXTI_Callback+0x38>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	701a      	strb	r2, [r3, #0]
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20000415 	.word	0x20000415
 8002700:	20000416 	.word	0x20000416

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800270c:	e7fe      	b.n	800270c <Error_Handler+0x8>
	...

08002710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_MspInit+0x4c>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	4a0f      	ldr	r2, [pc, #60]	; (800275c <HAL_MspInit+0x4c>)
 8002720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002724:	6453      	str	r3, [r2, #68]	; 0x44
 8002726:	4b0d      	ldr	r3, [pc, #52]	; (800275c <HAL_MspInit+0x4c>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	603b      	str	r3, [r7, #0]
 8002736:	4b09      	ldr	r3, [pc, #36]	; (800275c <HAL_MspInit+0x4c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	4a08      	ldr	r2, [pc, #32]	; (800275c <HAL_MspInit+0x4c>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002740:	6413      	str	r3, [r2, #64]	; 0x40
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_MspInit+0x4c>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800274e:	2007      	movs	r0, #7
 8002750:	f001 f9a0 	bl	8003a94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40023800 	.word	0x40023800

08002760 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	; 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3c      	ldr	r2, [pc, #240]	; (8002870 <HAL_ADC_MspInit+0x110>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d171      	bne.n	8002866 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b3b      	ldr	r3, [pc, #236]	; (8002874 <HAL_ADC_MspInit+0x114>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278a:	4a3a      	ldr	r2, [pc, #232]	; (8002874 <HAL_ADC_MspInit+0x114>)
 800278c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002790:	6453      	str	r3, [r2, #68]	; 0x44
 8002792:	4b38      	ldr	r3, [pc, #224]	; (8002874 <HAL_ADC_MspInit+0x114>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b34      	ldr	r3, [pc, #208]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	4a33      	ldr	r2, [pc, #204]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6313      	str	r3, [r2, #48]	; 0x30
 80027ae:	4b31      	ldr	r3, [pc, #196]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	4b2d      	ldr	r3, [pc, #180]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	4a2c      	ldr	r2, [pc, #176]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027c4:	f043 0304 	orr.w	r3, r3, #4
 80027c8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ca:	4b2a      	ldr	r3, [pc, #168]	; (8002874 <HAL_ADC_MspInit+0x114>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027d6:	2310      	movs	r3, #16
 80027d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027da:	2303      	movs	r3, #3
 80027dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	f107 0314 	add.w	r3, r7, #20
 80027e6:	4619      	mov	r1, r3
 80027e8:	4823      	ldr	r0, [pc, #140]	; (8002878 <HAL_ADC_MspInit+0x118>)
 80027ea:	f001 fd97 	bl	800431c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027ee:	2310      	movs	r3, #16
 80027f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027f2:	2303      	movs	r3, #3
 80027f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4619      	mov	r1, r3
 8002800:	481e      	ldr	r0, [pc, #120]	; (800287c <HAL_ADC_MspInit+0x11c>)
 8002802:	f001 fd8b 	bl	800431c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002806:	4b1e      	ldr	r3, [pc, #120]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002808:	4a1e      	ldr	r2, [pc, #120]	; (8002884 <HAL_ADC_MspInit+0x124>)
 800280a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800280c:	4b1c      	ldr	r3, [pc, #112]	; (8002880 <HAL_ADC_MspInit+0x120>)
 800280e:	2200      	movs	r2, #0
 8002810:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002812:	4b1b      	ldr	r3, [pc, #108]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002818:	4b19      	ldr	r3, [pc, #100]	; (8002880 <HAL_ADC_MspInit+0x120>)
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800281e:	4b18      	ldr	r3, [pc, #96]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002820:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002824:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002826:	4b16      	ldr	r3, [pc, #88]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002828:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800282c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800282e:	4b14      	ldr	r3, [pc, #80]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002830:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002834:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002836:	4b12      	ldr	r3, [pc, #72]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800283c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800283e:	4b10      	ldr	r3, [pc, #64]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002840:	2200      	movs	r2, #0
 8002842:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002844:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002846:	2200      	movs	r2, #0
 8002848:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800284a:	480d      	ldr	r0, [pc, #52]	; (8002880 <HAL_ADC_MspInit+0x120>)
 800284c:	f001 f964 	bl	8003b18 <HAL_DMA_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002856:	f7ff ff55 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a08      	ldr	r2, [pc, #32]	; (8002880 <HAL_ADC_MspInit+0x120>)
 800285e:	639a      	str	r2, [r3, #56]	; 0x38
 8002860:	4a07      	ldr	r2, [pc, #28]	; (8002880 <HAL_ADC_MspInit+0x120>)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002866:	bf00      	nop
 8002868:	3728      	adds	r7, #40	; 0x28
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40012000 	.word	0x40012000
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020800 	.word	0x40020800
 8002880:	20000238 	.word	0x20000238
 8002884:	40026410 	.word	0x40026410

08002888 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002898:	d116      	bne.n	80028c8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b1a      	ldr	r3, [pc, #104]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	4a19      	ldr	r2, [pc, #100]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6413      	str	r3, [r2, #64]	; 0x40
 80028aa:	4b17      	ldr	r3, [pc, #92]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2100      	movs	r1, #0
 80028ba:	201c      	movs	r0, #28
 80028bc:	f001 f8f5 	bl	8003aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028c0:	201c      	movs	r0, #28
 80028c2:	f001 f90e 	bl	8003ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80028c6:	e01a      	b.n	80028fe <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a0f      	ldr	r2, [pc, #60]	; (800290c <HAL_TIM_Base_MspInit+0x84>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d115      	bne.n	80028fe <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a0b      	ldr	r2, [pc, #44]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <HAL_TIM_Base_MspInit+0x80>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2100      	movs	r1, #0
 80028f2:	201d      	movs	r0, #29
 80028f4:	f001 f8d9 	bl	8003aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028f8:	201d      	movs	r0, #29
 80028fa:	f001 f8f2 	bl	8003ae2 <HAL_NVIC_EnableIRQ>
}
 80028fe:	bf00      	nop
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40023800 	.word	0x40023800
 800290c:	40000400 	.word	0x40000400

08002910 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0b      	ldr	r2, [pc, #44]	; (800294c <HAL_TIM_PWM_MspInit+0x3c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d10d      	bne.n	800293e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <HAL_TIM_PWM_MspInit+0x40>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	4a09      	ldr	r2, [pc, #36]	; (8002950 <HAL_TIM_PWM_MspInit+0x40>)
 800292c:	f043 0308 	orr.w	r3, r3, #8
 8002930:	6413      	str	r3, [r2, #64]	; 0x40
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_TIM_PWM_MspInit+0x40>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800293e:	bf00      	nop
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40000c00 	.word	0x40000c00
 8002950:	40023800 	.word	0x40023800

08002954 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295c:	f107 030c 	add.w	r3, r7, #12
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a12      	ldr	r2, [pc, #72]	; (80029bc <HAL_TIM_MspPostInit+0x68>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d11d      	bne.n	80029b2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	4b11      	ldr	r3, [pc, #68]	; (80029c0 <HAL_TIM_MspPostInit+0x6c>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a10      	ldr	r2, [pc, #64]	; (80029c0 <HAL_TIM_MspPostInit+0x6c>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <HAL_TIM_MspPostInit+0x6c>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002992:	2303      	movs	r3, #3
 8002994:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002996:	2302      	movs	r3, #2
 8002998:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299e:	2300      	movs	r3, #0
 80029a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029a2:	2302      	movs	r3, #2
 80029a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a6:	f107 030c 	add.w	r3, r7, #12
 80029aa:	4619      	mov	r1, r3
 80029ac:	4805      	ldr	r0, [pc, #20]	; (80029c4 <HAL_TIM_MspPostInit+0x70>)
 80029ae:	f001 fcb5 	bl	800431c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80029b2:	bf00      	nop
 80029b4:	3720      	adds	r7, #32
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	40000c00 	.word	0x40000c00
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020000 	.word	0x40020000

080029c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	; 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a34      	ldr	r2, [pc, #208]	; (8002ab8 <HAL_UART_MspInit+0xf0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d161      	bne.n	8002aae <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	4b33      	ldr	r3, [pc, #204]	; (8002abc <HAL_UART_MspInit+0xf4>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	4a32      	ldr	r2, [pc, #200]	; (8002abc <HAL_UART_MspInit+0xf4>)
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f8:	6413      	str	r3, [r2, #64]	; 0x40
 80029fa:	4b30      	ldr	r3, [pc, #192]	; (8002abc <HAL_UART_MspInit+0xf4>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	613b      	str	r3, [r7, #16]
 8002a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	4b2c      	ldr	r3, [pc, #176]	; (8002abc <HAL_UART_MspInit+0xf4>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	4a2b      	ldr	r2, [pc, #172]	; (8002abc <HAL_UART_MspInit+0xf4>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6313      	str	r3, [r2, #48]	; 0x30
 8002a16:	4b29      	ldr	r3, [pc, #164]	; (8002abc <HAL_UART_MspInit+0xf4>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|USART_RX_Pin;
 8002a22:	230c      	movs	r3, #12
 8002a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	2302      	movs	r3, #2
 8002a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a32:	2307      	movs	r3, #7
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	f107 0314 	add.w	r3, r7, #20
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4820      	ldr	r0, [pc, #128]	; (8002ac0 <HAL_UART_MspInit+0xf8>)
 8002a3e:	f001 fc6d 	bl	800431c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a44:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <HAL_UART_MspInit+0x100>)
 8002a46:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a48:	4b1e      	ldr	r3, [pc, #120]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a4e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a50:	4b1c      	ldr	r3, [pc, #112]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a56:	4b1b      	ldr	r3, [pc, #108]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a5c:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a62:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a64:	4b17      	ldr	r3, [pc, #92]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a6a:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a76:	4b13      	ldr	r3, [pc, #76]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a82:	4810      	ldr	r0, [pc, #64]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a84:	f001 f848 	bl	8003b18 <HAL_DMA_Init>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002a8e:	f7ff fe39 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a0b      	ldr	r2, [pc, #44]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a96:	639a      	str	r2, [r3, #56]	; 0x38
 8002a98:	4a0a      	ldr	r2, [pc, #40]	; (8002ac4 <HAL_UART_MspInit+0xfc>)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	2026      	movs	r0, #38	; 0x26
 8002aa4:	f001 f801 	bl	8003aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002aa8:	2026      	movs	r0, #38	; 0x26
 8002aaa:	f001 f81a 	bl	8003ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002aae:	bf00      	nop
 8002ab0:	3728      	adds	r7, #40	; 0x28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40004400 	.word	0x40004400
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40020000 	.word	0x40020000
 8002ac4:	200003b4 	.word	0x200003b4
 8002ac8:	40026088 	.word	0x40026088

08002acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad0:	e7fe      	b.n	8002ad0 <NMI_Handler+0x4>

08002ad2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ad6:	e7fe      	b.n	8002ad6 <HardFault_Handler+0x4>

08002ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002adc:	e7fe      	b.n	8002adc <MemManage_Handler+0x4>

08002ade <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae2:	e7fe      	b.n	8002ae2 <BusFault_Handler+0x4>

08002ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ae8:	e7fe      	b.n	8002ae8 <UsageFault_Handler+0x4>

08002aea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aea:	b480      	push	{r7}
 8002aec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b06:	b480      	push	{r7}
 8002b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b18:	f000 f97c 	bl	8002e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_CLK_Pin);
 8002b24:	2004      	movs	r0, #4
 8002b26:	f001 fdc9 	bl	80046bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <DMA1_Stream5_IRQHandler+0x10>)
 8002b36:	f001 f987 	bl	8003e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200003b4 	.word	0x200003b4

08002b44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <TIM2_IRQHandler+0x10>)
 8002b4a:	f002 fc81 	bl	8005450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000298 	.word	0x20000298

08002b58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <TIM3_IRQHandler+0x10>)
 8002b5e:	f002 fc77 	bl	8005450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200002e0 	.word	0x200002e0

08002b6c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <USART2_IRQHandler+0x10>)
 8002b72:	f003 fbb9 	bl	80062e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000370 	.word	0x20000370

08002b80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_SW_Pin);
 8002b84:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b88:	f001 fd98 	bl	80046bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b8c:	bf00      	nop
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b94:	4802      	ldr	r0, [pc, #8]	; (8002ba0 <DMA2_Stream0_IRQHandler+0x10>)
 8002b96:	f001 f957 	bl	8003e48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	20000238 	.word	0x20000238

08002ba4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  return 1;
 8002ba8:	2301      	movs	r3, #1
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <_kill>:

int _kill(int pid, int sig)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bbe:	f006 fc95 	bl	80094ec <__errno>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2216      	movs	r2, #22
 8002bc6:	601a      	str	r2, [r3, #0]
  return -1;
 8002bc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <_exit>:

void _exit (int status)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ffe7 	bl	8002bb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002be6:	e7fe      	b.n	8002be6 <_exit+0x12>

08002be8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	e00a      	b.n	8002c10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bfa:	f3af 8000 	nop.w
 8002bfe:	4601      	mov	r1, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	60ba      	str	r2, [r7, #8]
 8002c06:	b2ca      	uxtb	r2, r1
 8002c08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	617b      	str	r3, [r7, #20]
 8002c10:	697a      	ldr	r2, [r7, #20]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dbf0      	blt.n	8002bfa <_read+0x12>
  }

  return len;
 8002c18:	687b      	ldr	r3, [r7, #4]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c4a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <_isatty>:

int _isatty(int file)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
	...

08002c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c94:	4a14      	ldr	r2, [pc, #80]	; (8002ce8 <_sbrk+0x5c>)
 8002c96:	4b15      	ldr	r3, [pc, #84]	; (8002cec <_sbrk+0x60>)
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ca0:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <_sbrk+0x64>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d102      	bne.n	8002cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ca8:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <_sbrk+0x64>)
 8002caa:	4a12      	ldr	r2, [pc, #72]	; (8002cf4 <_sbrk+0x68>)
 8002cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cae:	4b10      	ldr	r3, [pc, #64]	; (8002cf0 <_sbrk+0x64>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d207      	bcs.n	8002ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cbc:	f006 fc16 	bl	80094ec <__errno>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	220c      	movs	r2, #12
 8002cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002cca:	e009      	b.n	8002ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <_sbrk+0x64>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cd2:	4b07      	ldr	r3, [pc, #28]	; (8002cf0 <_sbrk+0x64>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4413      	add	r3, r2
 8002cda:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <_sbrk+0x64>)
 8002cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cde:	68fb      	ldr	r3, [r7, #12]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20020000 	.word	0x20020000
 8002cec:	00000400 	.word	0x00000400
 8002cf0:	2000054c 	.word	0x2000054c
 8002cf4:	200006a0 	.word	0x200006a0

08002cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <SystemInit+0x20>)
 8002cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d02:	4a05      	ldr	r2, [pc, #20]	; (8002d18 <SystemInit+0x20>)
 8002d04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d20:	480d      	ldr	r0, [pc, #52]	; (8002d58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d22:	490e      	ldr	r1, [pc, #56]	; (8002d5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d24:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d28:	e002      	b.n	8002d30 <LoopCopyDataInit>

08002d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d2e:	3304      	adds	r3, #4

08002d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d34:	d3f9      	bcc.n	8002d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d36:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d38:	4c0b      	ldr	r4, [pc, #44]	; (8002d68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d3c:	e001      	b.n	8002d42 <LoopFillZerobss>

08002d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d40:	3204      	adds	r2, #4

08002d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d44:	d3fb      	bcc.n	8002d3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d46:	f7ff ffd7 	bl	8002cf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d4a:	f006 fbd5 	bl	80094f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4e:	f7fe f97d 	bl	800104c <main>
  bx  lr    
 8002d52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d5c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002d60:	0800c7b0 	.word	0x0800c7b0
  ldr r2, =_sbss
 8002d64:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002d68:	200006a0 	.word	0x200006a0

08002d6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d6c:	e7fe      	b.n	8002d6c <ADC_IRQHandler>
	...

08002d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d74:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <HAL_Init+0x40>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <HAL_Init+0x40>)
 8002d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_Init+0x40>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <HAL_Init+0x40>)
 8002d86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d8c:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <HAL_Init+0x40>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a07      	ldr	r2, [pc, #28]	; (8002db0 <HAL_Init+0x40>)
 8002d92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d98:	2003      	movs	r0, #3
 8002d9a:	f000 fe7b 	bl	8003a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f000 f808 	bl	8002db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da4:	f7ff fcb4 	bl	8002710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023c00 	.word	0x40023c00

08002db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dbc:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_InitTick+0x54>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b12      	ldr	r3, [pc, #72]	; (8002e0c <HAL_InitTick+0x58>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fe93 	bl	8003afe <HAL_SYSTICK_Config>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e00e      	b.n	8002e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b0f      	cmp	r3, #15
 8002de6:	d80a      	bhi.n	8002dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de8:	2200      	movs	r2, #0
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002df0:	f000 fe5b 	bl	8003aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002df4:	4a06      	ldr	r2, [pc, #24]	; (8002e10 <HAL_InitTick+0x5c>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	e000      	b.n	8002e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	20000008 	.word	0x20000008
 8002e10:	20000004 	.word	0x20000004

08002e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <HAL_IncTick+0x20>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <HAL_IncTick+0x24>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4413      	add	r3, r2
 8002e24:	4a04      	ldr	r2, [pc, #16]	; (8002e38 <HAL_IncTick+0x24>)
 8002e26:	6013      	str	r3, [r2, #0]
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	20000008 	.word	0x20000008
 8002e38:	20000550 	.word	0x20000550

08002e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <HAL_GetTick+0x14>)
 8002e42:	681b      	ldr	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	20000550 	.word	0x20000550

08002e54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e033      	b.n	8002ed2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d109      	bne.n	8002e86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff fc74 	bl	8002760 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8a:	f003 0310 	and.w	r3, r3, #16
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d118      	bne.n	8002ec4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e9a:	f023 0302 	bic.w	r3, r3, #2
 8002e9e:	f043 0202 	orr.w	r2, r3, #2
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 fba6 	bl	80035f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f023 0303 	bic.w	r3, r3, #3
 8002eba:	f043 0201 	orr.w	r2, r3, #1
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8002ec2:	e001      	b.n	8002ec8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_ADC_Start+0x1a>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e097      	b.n	8003026 <HAL_ADC_Start+0x14a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d018      	beq.n	8002f3e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f1c:	4b45      	ldr	r3, [pc, #276]	; (8003034 <HAL_ADC_Start+0x158>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a45      	ldr	r2, [pc, #276]	; (8003038 <HAL_ADC_Start+0x15c>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	0c9a      	lsrs	r2, r3, #18
 8002f28:	4613      	mov	r3, r2
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	4413      	add	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f30:	e002      	b.n	8002f38 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	3b01      	subs	r3, #1
 8002f36:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f9      	bne.n	8002f32 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d15f      	bne.n	800300c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f54:	f023 0301 	bic.w	r3, r3, #1
 8002f58:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f8a:	d106      	bne.n	8002f9a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f90:	f023 0206 	bic.w	r2, r3, #6
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	645a      	str	r2, [r3, #68]	; 0x44
 8002f98:	e002      	b.n	8002fa0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fa8:	4b24      	ldr	r3, [pc, #144]	; (800303c <HAL_ADC_Start+0x160>)
 8002faa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fb4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 031f 	and.w	r3, r3, #31
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10f      	bne.n	8002fe2 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d129      	bne.n	8003024 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	e020      	b.n	8003024 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a16      	ldr	r2, [pc, #88]	; (8003040 <HAL_ADC_Start+0x164>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d11b      	bne.n	8003024 <HAL_ADC_Start+0x148>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d114      	bne.n	8003024 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003008:	609a      	str	r2, [r3, #8]
 800300a:	e00b      	b.n	8003024 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	f043 0210 	orr.w	r2, r3, #16
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	20000000 	.word	0x20000000
 8003038:	431bde83 	.word	0x431bde83
 800303c:	40012300 	.word	0x40012300
 8003040:	40012000 	.word	0x40012000

08003044 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800305c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003060:	d113      	bne.n	800308a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800306c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003070:	d10b      	bne.n	800308a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f043 0220 	orr.w	r2, r3, #32
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e063      	b.n	8003152 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800308a:	f7ff fed7 	bl	8002e3c <HAL_GetTick>
 800308e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003090:	e021      	b.n	80030d6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003098:	d01d      	beq.n	80030d6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <HAL_ADC_PollForConversion+0x6c>
 80030a0:	f7ff fecc 	bl	8002e3c <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d212      	bcs.n	80030d6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d00b      	beq.n	80030d6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f043 0204 	orr.w	r2, r3, #4
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e03d      	b.n	8003152 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d1d6      	bne.n	8003092 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0212 	mvn.w	r2, #18
 80030ec:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d123      	bne.n	8003150 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800310c:	2b00      	cmp	r3, #0
 800310e:	d11f      	bne.n	8003150 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003116:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800311a:	2b00      	cmp	r3, #0
 800311c:	d006      	beq.n	800312c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003128:	2b00      	cmp	r3, #0
 800312a:	d111      	bne.n	8003150 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003130:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f043 0201 	orr.w	r2, r3, #1
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_ADC_Start_DMA+0x1e>
 8003176:	2302      	movs	r3, #2
 8003178:	e0ce      	b.n	8003318 <HAL_ADC_Start_DMA+0x1bc>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b01      	cmp	r3, #1
 800318e:	d018      	beq.n	80031c2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0201 	orr.w	r2, r2, #1
 800319e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031a0:	4b5f      	ldr	r3, [pc, #380]	; (8003320 <HAL_ADC_Start_DMA+0x1c4>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a5f      	ldr	r2, [pc, #380]	; (8003324 <HAL_ADC_Start_DMA+0x1c8>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	0c9a      	lsrs	r2, r3, #18
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031b4:	e002      	b.n	80031bc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f9      	bne.n	80031b6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031d0:	d107      	bne.n	80031e2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f040 8086 	bne.w	80032fe <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031fa:	f023 0301 	bic.w	r3, r3, #1
 80031fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800321c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800322c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003230:	d106      	bne.n	8003240 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003236:	f023 0206 	bic.w	r2, r3, #6
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	645a      	str	r2, [r3, #68]	; 0x44
 800323e:	e002      	b.n	8003246 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800324e:	4b36      	ldr	r3, [pc, #216]	; (8003328 <HAL_ADC_Start_DMA+0x1cc>)
 8003250:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003256:	4a35      	ldr	r2, [pc, #212]	; (800332c <HAL_ADC_Start_DMA+0x1d0>)
 8003258:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325e:	4a34      	ldr	r2, [pc, #208]	; (8003330 <HAL_ADC_Start_DMA+0x1d4>)
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003266:	4a33      	ldr	r2, [pc, #204]	; (8003334 <HAL_ADC_Start_DMA+0x1d8>)
 8003268:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003272:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003282:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003292:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	334c      	adds	r3, #76	; 0x4c
 800329e:	4619      	mov	r1, r3
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f000 fce6 	bl	8003c74 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10f      	bne.n	80032d4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d129      	bne.n	8003316 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032d0:	609a      	str	r2, [r3, #8]
 80032d2:	e020      	b.n	8003316 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a17      	ldr	r2, [pc, #92]	; (8003338 <HAL_ADC_Start_DMA+0x1dc>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d11b      	bne.n	8003316 <HAL_ADC_Start_DMA+0x1ba>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d114      	bne.n	8003316 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	e00b      	b.n	8003316 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003302:	f043 0210 	orr.w	r2, r3, #16
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	f043 0201 	orr.w	r2, r3, #1
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	20000000 	.word	0x20000000
 8003324:	431bde83 	.word	0x431bde83
 8003328:	40012300 	.word	0x40012300
 800332c:	080037f1 	.word	0x080037f1
 8003330:	080038ab 	.word	0x080038ab
 8003334:	080038c7 	.word	0x080038c7
 8003338:	40012000 	.word	0x40012000

0800333c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003386:	bf00      	nop
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
	...

08003394 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x1c>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e113      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x244>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b09      	cmp	r3, #9
 80033be:	d925      	bls.n	800340c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68d9      	ldr	r1, [r3, #12]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	461a      	mov	r2, r3
 80033ce:	4613      	mov	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	4413      	add	r3, r2
 80033d4:	3b1e      	subs	r3, #30
 80033d6:	2207      	movs	r2, #7
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43da      	mvns	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	400a      	ands	r2, r1
 80033e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68d9      	ldr	r1, [r3, #12]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	4618      	mov	r0, r3
 80033f8:	4603      	mov	r3, r0
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4403      	add	r3, r0
 80033fe:	3b1e      	subs	r3, #30
 8003400:	409a      	lsls	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	60da      	str	r2, [r3, #12]
 800340a:	e022      	b.n	8003452 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6919      	ldr	r1, [r3, #16]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	b29b      	uxth	r3, r3
 8003418:	461a      	mov	r2, r3
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	2207      	movs	r2, #7
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43da      	mvns	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	400a      	ands	r2, r1
 800342e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6919      	ldr	r1, [r3, #16]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	b29b      	uxth	r3, r3
 8003440:	4618      	mov	r0, r3
 8003442:	4603      	mov	r3, r0
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4403      	add	r3, r0
 8003448:	409a      	lsls	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b06      	cmp	r3, #6
 8003458:	d824      	bhi.n	80034a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	3b05      	subs	r3, #5
 800346c:	221f      	movs	r2, #31
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43da      	mvns	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	400a      	ands	r2, r1
 800347a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	b29b      	uxth	r3, r3
 8003488:	4618      	mov	r0, r3
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	3b05      	subs	r3, #5
 8003496:	fa00 f203 	lsl.w	r2, r0, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	635a      	str	r2, [r3, #52]	; 0x34
 80034a2:	e04c      	b.n	800353e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2b0c      	cmp	r3, #12
 80034aa:	d824      	bhi.n	80034f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	3b23      	subs	r3, #35	; 0x23
 80034be:	221f      	movs	r2, #31
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43da      	mvns	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	400a      	ands	r2, r1
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	4618      	mov	r0, r3
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	3b23      	subs	r3, #35	; 0x23
 80034e8:	fa00 f203 	lsl.w	r2, r0, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30
 80034f4:	e023      	b.n	800353e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	3b41      	subs	r3, #65	; 0x41
 8003508:	221f      	movs	r2, #31
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43da      	mvns	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	400a      	ands	r2, r1
 8003516:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	b29b      	uxth	r3, r3
 8003524:	4618      	mov	r0, r3
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	3b41      	subs	r3, #65	; 0x41
 8003532:	fa00 f203 	lsl.w	r2, r0, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800353e:	4b29      	ldr	r3, [pc, #164]	; (80035e4 <HAL_ADC_ConfigChannel+0x250>)
 8003540:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a28      	ldr	r2, [pc, #160]	; (80035e8 <HAL_ADC_ConfigChannel+0x254>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d10f      	bne.n	800356c <HAL_ADC_ConfigChannel+0x1d8>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b12      	cmp	r3, #18
 8003552:	d10b      	bne.n	800356c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1d      	ldr	r2, [pc, #116]	; (80035e8 <HAL_ADC_ConfigChannel+0x254>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d12b      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x23a>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a1c      	ldr	r2, [pc, #112]	; (80035ec <HAL_ADC_ConfigChannel+0x258>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d003      	beq.n	8003588 <HAL_ADC_ConfigChannel+0x1f4>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b11      	cmp	r3, #17
 8003586:	d122      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a11      	ldr	r2, [pc, #68]	; (80035ec <HAL_ADC_ConfigChannel+0x258>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d111      	bne.n	80035ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035aa:	4b11      	ldr	r3, [pc, #68]	; (80035f0 <HAL_ADC_ConfigChannel+0x25c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a11      	ldr	r2, [pc, #68]	; (80035f4 <HAL_ADC_ConfigChannel+0x260>)
 80035b0:	fba2 2303 	umull	r2, r3, r2, r3
 80035b4:	0c9a      	lsrs	r2, r3, #18
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035c0:	e002      	b.n	80035c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	3b01      	subs	r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f9      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	40012300 	.word	0x40012300
 80035e8:	40012000 	.word	0x40012000
 80035ec:	10000012 	.word	0x10000012
 80035f0:	20000000 	.word	0x20000000
 80035f4:	431bde83 	.word	0x431bde83

080035f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003600:	4b79      	ldr	r3, [pc, #484]	; (80037e8 <ADC_Init+0x1f0>)
 8003602:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	431a      	orrs	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800362c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6859      	ldr	r1, [r3, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	021a      	lsls	r2, r3, #8
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003650:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6859      	ldr	r1, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003672:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6899      	ldr	r1, [r3, #8]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368a:	4a58      	ldr	r2, [pc, #352]	; (80037ec <ADC_Init+0x1f4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d022      	beq.n	80036d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800369e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6899      	ldr	r1, [r3, #8]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6899      	ldr	r1, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	609a      	str	r2, [r3, #8]
 80036d4:	e00f      	b.n	80036f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0202 	bic.w	r2, r2, #2
 8003704:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6899      	ldr	r1, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	7e1b      	ldrb	r3, [r3, #24]
 8003710:	005a      	lsls	r2, r3, #1
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01b      	beq.n	800375c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003732:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003742:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6859      	ldr	r1, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	3b01      	subs	r3, #1
 8003750:	035a      	lsls	r2, r3, #13
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	605a      	str	r2, [r3, #4]
 800375a:	e007      	b.n	800376c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800376a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800377a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	3b01      	subs	r3, #1
 8003788:	051a      	lsls	r2, r3, #20
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6899      	ldr	r1, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037ae:	025a      	lsls	r2, r3, #9
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6899      	ldr	r1, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	029a      	lsls	r2, r3, #10
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	609a      	str	r2, [r3, #8]
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	40012300 	.word	0x40012300
 80037ec:	0f000001 	.word	0x0f000001

080037f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003806:	2b00      	cmp	r3, #0
 8003808:	d13c      	bne.n	8003884 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d12b      	bne.n	800387c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003828:	2b00      	cmp	r3, #0
 800382a:	d127      	bne.n	800387c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003832:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003836:	2b00      	cmp	r3, #0
 8003838:	d006      	beq.n	8003848 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003844:	2b00      	cmp	r3, #0
 8003846:	d119      	bne.n	800387c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0220 	bic.w	r2, r2, #32
 8003856:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d105      	bne.n	800387c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	f043 0201 	orr.w	r2, r3, #1
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f7ff fd6a 	bl	8003356 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003882:	e00e      	b.n	80038a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003888:	f003 0310 	and.w	r3, r3, #16
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f7ff fd74 	bl	800337e <HAL_ADC_ErrorCallback>
}
 8003896:	e004      	b.n	80038a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
}
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f7ff fd56 	bl	800336a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038be:	bf00      	nop
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2240      	movs	r2, #64	; 0x40
 80038d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038de:	f043 0204 	orr.w	r2, r3, #4
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f7ff fd49 	bl	800337e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003904:	4b0c      	ldr	r3, [pc, #48]	; (8003938 <__NVIC_SetPriorityGrouping+0x44>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003910:	4013      	ands	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800391c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003926:	4a04      	ldr	r2, [pc, #16]	; (8003938 <__NVIC_SetPriorityGrouping+0x44>)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	60d3      	str	r3, [r2, #12]
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003940:	4b04      	ldr	r3, [pc, #16]	; (8003954 <__NVIC_GetPriorityGrouping+0x18>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	0a1b      	lsrs	r3, r3, #8
 8003946:	f003 0307 	and.w	r3, r3, #7
}
 800394a:	4618      	mov	r0, r3
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	e000ed00 	.word	0xe000ed00

08003958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	2b00      	cmp	r3, #0
 8003968:	db0b      	blt.n	8003982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	f003 021f 	and.w	r2, r3, #31
 8003970:	4907      	ldr	r1, [pc, #28]	; (8003990 <__NVIC_EnableIRQ+0x38>)
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	2001      	movs	r0, #1
 800397a:	fa00 f202 	lsl.w	r2, r0, r2
 800397e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	e000e100 	.word	0xe000e100

08003994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	6039      	str	r1, [r7, #0]
 800399e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	db0a      	blt.n	80039be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	490c      	ldr	r1, [pc, #48]	; (80039e0 <__NVIC_SetPriority+0x4c>)
 80039ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b2:	0112      	lsls	r2, r2, #4
 80039b4:	b2d2      	uxtb	r2, r2
 80039b6:	440b      	add	r3, r1
 80039b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039bc:	e00a      	b.n	80039d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	4908      	ldr	r1, [pc, #32]	; (80039e4 <__NVIC_SetPriority+0x50>)
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	3b04      	subs	r3, #4
 80039cc:	0112      	lsls	r2, r2, #4
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	440b      	add	r3, r1
 80039d2:	761a      	strb	r2, [r3, #24]
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	e000e100 	.word	0xe000e100
 80039e4:	e000ed00 	.word	0xe000ed00

080039e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b089      	sub	sp, #36	; 0x24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f1c3 0307 	rsb	r3, r3, #7
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	bf28      	it	cs
 8003a06:	2304      	movcs	r3, #4
 8003a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	2b06      	cmp	r3, #6
 8003a10:	d902      	bls.n	8003a18 <NVIC_EncodePriority+0x30>
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	3b03      	subs	r3, #3
 8003a16:	e000      	b.n	8003a1a <NVIC_EncodePriority+0x32>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43da      	mvns	r2, r3
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	401a      	ands	r2, r3
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3a:	43d9      	mvns	r1, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a40:	4313      	orrs	r3, r2
         );
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3724      	adds	r7, #36	; 0x24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a60:	d301      	bcc.n	8003a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a62:	2301      	movs	r3, #1
 8003a64:	e00f      	b.n	8003a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a66:	4a0a      	ldr	r2, [pc, #40]	; (8003a90 <SysTick_Config+0x40>)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a6e:	210f      	movs	r1, #15
 8003a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a74:	f7ff ff8e 	bl	8003994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a78:	4b05      	ldr	r3, [pc, #20]	; (8003a90 <SysTick_Config+0x40>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a7e:	4b04      	ldr	r3, [pc, #16]	; (8003a90 <SysTick_Config+0x40>)
 8003a80:	2207      	movs	r2, #7
 8003a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	e000e010 	.word	0xe000e010

08003a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f7ff ff29 	bl	80038f4 <__NVIC_SetPriorityGrouping>
}
 8003aa2:	bf00      	nop
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b086      	sub	sp, #24
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003abc:	f7ff ff3e 	bl	800393c <__NVIC_GetPriorityGrouping>
 8003ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	6978      	ldr	r0, [r7, #20]
 8003ac8:	f7ff ff8e 	bl	80039e8 <NVIC_EncodePriority>
 8003acc:	4602      	mov	r2, r0
 8003ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ad2:	4611      	mov	r1, r2
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff ff5d 	bl	8003994 <__NVIC_SetPriority>
}
 8003ada:	bf00      	nop
 8003adc:	3718      	adds	r7, #24
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b082      	sub	sp, #8
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	4603      	mov	r3, r0
 8003aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff ff31 	bl	8003958 <__NVIC_EnableIRQ>
}
 8003af6:	bf00      	nop
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b082      	sub	sp, #8
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff ffa2 	bl	8003a50 <SysTick_Config>
 8003b0c:	4603      	mov	r3, r0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b24:	f7ff f98a 	bl	8002e3c <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e099      	b.n	8003c68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b54:	e00f      	b.n	8003b76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b56:	f7ff f971 	bl	8002e3c <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b05      	cmp	r3, #5
 8003b62:	d908      	bls.n	8003b76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2220      	movs	r2, #32
 8003b68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2203      	movs	r2, #3
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e078      	b.n	8003c68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1e8      	bne.n	8003b56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4b38      	ldr	r3, [pc, #224]	; (8003c70 <HAL_DMA_Init+0x158>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d107      	bne.n	8003be0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f023 0307 	bic.w	r3, r3, #7
 8003bf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	d117      	bne.n	8003c3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00e      	beq.n	8003c3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 fb01 	bl	8004224 <DMA_CheckFifoParam>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d008      	beq.n	8003c3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2240      	movs	r2, #64	; 0x40
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c36:	2301      	movs	r3, #1
 8003c38:	e016      	b.n	8003c68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 fab8 	bl	80041b8 <DMA_CalcBaseAndBitshift>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c50:	223f      	movs	r2, #63	; 0x3f
 8003c52:	409a      	lsls	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	f010803f 	.word	0xf010803f

08003c74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
 8003c80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d101      	bne.n	8003c9a <HAL_DMA_Start_IT+0x26>
 8003c96:	2302      	movs	r3, #2
 8003c98:	e040      	b.n	8003d1c <HAL_DMA_Start_IT+0xa8>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d12f      	bne.n	8003d0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 fa4a 	bl	800415c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ccc:	223f      	movs	r2, #63	; 0x3f
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0216 	orr.w	r2, r2, #22
 8003ce2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d007      	beq.n	8003cfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0208 	orr.w	r2, r2, #8
 8003cfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e005      	b.n	8003d1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d16:	2302      	movs	r3, #2
 8003d18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3718      	adds	r7, #24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d32:	f7ff f883 	bl	8002e3c <HAL_GetTick>
 8003d36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d008      	beq.n	8003d56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2280      	movs	r2, #128	; 0x80
 8003d48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e052      	b.n	8003dfc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0216 	bic.w	r2, r2, #22
 8003d64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	695a      	ldr	r2, [r3, #20]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d103      	bne.n	8003d86 <HAL_DMA_Abort+0x62>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d007      	beq.n	8003d96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0208 	bic.w	r2, r2, #8
 8003d94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0201 	bic.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da6:	e013      	b.n	8003dd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003da8:	f7ff f848 	bl	8002e3c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b05      	cmp	r3, #5
 8003db4:	d90c      	bls.n	8003dd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2220      	movs	r2, #32
 8003dba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e015      	b.n	8003dfc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1e4      	bne.n	8003da8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de2:	223f      	movs	r2, #63	; 0x3f
 8003de4:	409a      	lsls	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d004      	beq.n	8003e22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2280      	movs	r2, #128	; 0x80
 8003e1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e00c      	b.n	8003e3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2205      	movs	r2, #5
 8003e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0201 	bic.w	r2, r2, #1
 8003e38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e54:	4b8e      	ldr	r3, [pc, #568]	; (8004090 <HAL_DMA_IRQHandler+0x248>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a8e      	ldr	r2, [pc, #568]	; (8004094 <HAL_DMA_IRQHandler+0x24c>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	0a9b      	lsrs	r3, r3, #10
 8003e60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e72:	2208      	movs	r2, #8
 8003e74:	409a      	lsls	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d01a      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d013      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0204 	bic.w	r2, r2, #4
 8003e9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea0:	2208      	movs	r2, #8
 8003ea2:	409a      	lsls	r2, r3
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eac:	f043 0201 	orr.w	r2, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb8:	2201      	movs	r2, #1
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d012      	beq.n	8003eea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00b      	beq.n	8003eea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	409a      	lsls	r2, r3
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee2:	f043 0202 	orr.w	r2, r3, #2
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eee:	2204      	movs	r2, #4
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d012      	beq.n	8003f20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00b      	beq.n	8003f20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0c:	2204      	movs	r2, #4
 8003f0e:	409a      	lsls	r2, r3
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f18:	f043 0204 	orr.w	r2, r3, #4
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f24:	2210      	movs	r2, #16
 8003f26:	409a      	lsls	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d043      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d03c      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f42:	2210      	movs	r2, #16
 8003f44:	409a      	lsls	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d018      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d108      	bne.n	8003f78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d024      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
 8003f76:	e01f      	b.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01b      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
 8003f88:	e016      	b.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d107      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0208 	bic.w	r2, r2, #8
 8003fa6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	409a      	lsls	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 808f 	beq.w	80040e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 8087 	beq.w	80040e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fde:	2220      	movs	r2, #32
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b05      	cmp	r3, #5
 8003ff0:	d136      	bne.n	8004060 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0216 	bic.w	r2, r2, #22
 8004000:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695a      	ldr	r2, [r3, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004010:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004016:	2b00      	cmp	r3, #0
 8004018:	d103      	bne.n	8004022 <HAL_DMA_IRQHandler+0x1da>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401e:	2b00      	cmp	r3, #0
 8004020:	d007      	beq.n	8004032 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0208 	bic.w	r2, r2, #8
 8004030:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004036:	223f      	movs	r2, #63	; 0x3f
 8004038:	409a      	lsls	r2, r3
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004052:	2b00      	cmp	r3, #0
 8004054:	d07e      	beq.n	8004154 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	4798      	blx	r3
        }
        return;
 800405e:	e079      	b.n	8004154 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d01d      	beq.n	80040aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d10d      	bne.n	8004098 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	2b00      	cmp	r3, #0
 8004082:	d031      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	4798      	blx	r3
 800408c:	e02c      	b.n	80040e8 <HAL_DMA_IRQHandler+0x2a0>
 800408e:	bf00      	nop
 8004090:	20000000 	.word	0x20000000
 8004094:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d023      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
 80040a8:	e01e      	b.n	80040e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10f      	bne.n	80040d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0210 	bic.w	r2, r2, #16
 80040c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d032      	beq.n	8004156 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d022      	beq.n	8004142 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2205      	movs	r2, #5
 8004100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f022 0201 	bic.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	3301      	adds	r3, #1
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	429a      	cmp	r2, r3
 800411e:	d307      	bcc.n	8004130 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1f2      	bne.n	8004114 <HAL_DMA_IRQHandler+0x2cc>
 800412e:	e000      	b.n	8004132 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004130:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004146:	2b00      	cmp	r3, #0
 8004148:	d005      	beq.n	8004156 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	4798      	blx	r3
 8004152:	e000      	b.n	8004156 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004154:	bf00      	nop
    }
  }
}
 8004156:	3718      	adds	r7, #24
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004178:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	2b40      	cmp	r3, #64	; 0x40
 8004188:	d108      	bne.n	800419c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800419a:	e007      	b.n	80041ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	60da      	str	r2, [r3, #12]
}
 80041ac:	bf00      	nop
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	3b10      	subs	r3, #16
 80041c8:	4a14      	ldr	r2, [pc, #80]	; (800421c <DMA_CalcBaseAndBitshift+0x64>)
 80041ca:	fba2 2303 	umull	r2, r3, r2, r3
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041d2:	4a13      	ldr	r2, [pc, #76]	; (8004220 <DMA_CalcBaseAndBitshift+0x68>)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4413      	add	r3, r2
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	d909      	bls.n	80041fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	1d1a      	adds	r2, r3, #4
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	659a      	str	r2, [r3, #88]	; 0x58
 80041f8:	e007      	b.n	800420a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004202:	f023 0303 	bic.w	r3, r3, #3
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800420e:	4618      	mov	r0, r3
 8004210:	3714      	adds	r7, #20
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	aaaaaaab 	.word	0xaaaaaaab
 8004220:	0800c314 	.word	0x0800c314

08004224 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004234:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d11f      	bne.n	800427e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d856      	bhi.n	80042f2 <DMA_CheckFifoParam+0xce>
 8004244:	a201      	add	r2, pc, #4	; (adr r2, 800424c <DMA_CheckFifoParam+0x28>)
 8004246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424a:	bf00      	nop
 800424c:	0800425d 	.word	0x0800425d
 8004250:	0800426f 	.word	0x0800426f
 8004254:	0800425d 	.word	0x0800425d
 8004258:	080042f3 	.word	0x080042f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004260:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d046      	beq.n	80042f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800426c:	e043      	b.n	80042f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004272:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004276:	d140      	bne.n	80042fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800427c:	e03d      	b.n	80042fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004286:	d121      	bne.n	80042cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2b03      	cmp	r3, #3
 800428c:	d837      	bhi.n	80042fe <DMA_CheckFifoParam+0xda>
 800428e:	a201      	add	r2, pc, #4	; (adr r2, 8004294 <DMA_CheckFifoParam+0x70>)
 8004290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004294:	080042a5 	.word	0x080042a5
 8004298:	080042ab 	.word	0x080042ab
 800429c:	080042a5 	.word	0x080042a5
 80042a0:	080042bd 	.word	0x080042bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
      break;
 80042a8:	e030      	b.n	800430c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d025      	beq.n	8004302 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042ba:	e022      	b.n	8004302 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80042c4:	d11f      	bne.n	8004306 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042ca:	e01c      	b.n	8004306 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d903      	bls.n	80042da <DMA_CheckFifoParam+0xb6>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d003      	beq.n	80042e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042d8:	e018      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	73fb      	strb	r3, [r7, #15]
      break;
 80042de:	e015      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00e      	beq.n	800430a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	73fb      	strb	r3, [r7, #15]
      break;
 80042f0:	e00b      	b.n	800430a <DMA_CheckFifoParam+0xe6>
      break;
 80042f2:	bf00      	nop
 80042f4:	e00a      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;
 80042f6:	bf00      	nop
 80042f8:	e008      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;
 80042fa:	bf00      	nop
 80042fc:	e006      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
 8004300:	e004      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;
 8004302:	bf00      	nop
 8004304:	e002      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;   
 8004306:	bf00      	nop
 8004308:	e000      	b.n	800430c <DMA_CheckFifoParam+0xe8>
      break;
 800430a:	bf00      	nop
    }
  } 
  
  return status; 
 800430c:	7bfb      	ldrb	r3, [r7, #15]
}
 800430e:	4618      	mov	r0, r3
 8004310:	3714      	adds	r7, #20
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop

0800431c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800431c:	b480      	push	{r7}
 800431e:	b089      	sub	sp, #36	; 0x24
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004326:	2300      	movs	r3, #0
 8004328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800432e:	2300      	movs	r3, #0
 8004330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004332:	2300      	movs	r3, #0
 8004334:	61fb      	str	r3, [r7, #28]
 8004336:	e159      	b.n	80045ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004338:	2201      	movs	r2, #1
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	697a      	ldr	r2, [r7, #20]
 8004348:	4013      	ands	r3, r2
 800434a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	429a      	cmp	r2, r3
 8004352:	f040 8148 	bne.w	80045e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	2b01      	cmp	r3, #1
 8004360:	d005      	beq.n	800436e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800436a:	2b02      	cmp	r3, #2
 800436c:	d130      	bne.n	80043d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	2203      	movs	r2, #3
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	43db      	mvns	r3, r3
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	4013      	ands	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	fa02 f303 	lsl.w	r3, r2, r3
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	4313      	orrs	r3, r2
 8004396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043a4:	2201      	movs	r2, #1
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	43db      	mvns	r3, r3
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	4013      	ands	r3, r2
 80043b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	091b      	lsrs	r3, r3, #4
 80043ba:	f003 0201 	and.w	r2, r3, #1
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f003 0303 	and.w	r3, r3, #3
 80043d8:	2b03      	cmp	r3, #3
 80043da:	d017      	beq.n	800440c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	2203      	movs	r2, #3
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	43db      	mvns	r3, r3
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4013      	ands	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4313      	orrs	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f003 0303 	and.w	r3, r3, #3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d123      	bne.n	8004460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	08da      	lsrs	r2, r3, #3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3208      	adds	r2, #8
 8004420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	220f      	movs	r2, #15
 8004430:	fa02 f303 	lsl.w	r3, r2, r3
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	4313      	orrs	r3, r2
 8004450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	08da      	lsrs	r2, r3, #3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3208      	adds	r2, #8
 800445a:	69b9      	ldr	r1, [r7, #24]
 800445c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	2203      	movs	r2, #3
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	43db      	mvns	r3, r3
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4013      	ands	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f003 0203 	and.w	r2, r3, #3
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4313      	orrs	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 80a2 	beq.w	80045e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a2:	2300      	movs	r3, #0
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	4b57      	ldr	r3, [pc, #348]	; (8004604 <HAL_GPIO_Init+0x2e8>)
 80044a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044aa:	4a56      	ldr	r2, [pc, #344]	; (8004604 <HAL_GPIO_Init+0x2e8>)
 80044ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b0:	6453      	str	r3, [r2, #68]	; 0x44
 80044b2:	4b54      	ldr	r3, [pc, #336]	; (8004604 <HAL_GPIO_Init+0x2e8>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ba:	60fb      	str	r3, [r7, #12]
 80044bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044be:	4a52      	ldr	r2, [pc, #328]	; (8004608 <HAL_GPIO_Init+0x2ec>)
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	089b      	lsrs	r3, r3, #2
 80044c4:	3302      	adds	r3, #2
 80044c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	220f      	movs	r2, #15
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	43db      	mvns	r3, r3
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	4013      	ands	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a49      	ldr	r2, [pc, #292]	; (800460c <HAL_GPIO_Init+0x2f0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d019      	beq.n	800451e <HAL_GPIO_Init+0x202>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a48      	ldr	r2, [pc, #288]	; (8004610 <HAL_GPIO_Init+0x2f4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d013      	beq.n	800451a <HAL_GPIO_Init+0x1fe>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a47      	ldr	r2, [pc, #284]	; (8004614 <HAL_GPIO_Init+0x2f8>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d00d      	beq.n	8004516 <HAL_GPIO_Init+0x1fa>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a46      	ldr	r2, [pc, #280]	; (8004618 <HAL_GPIO_Init+0x2fc>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d007      	beq.n	8004512 <HAL_GPIO_Init+0x1f6>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a45      	ldr	r2, [pc, #276]	; (800461c <HAL_GPIO_Init+0x300>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d101      	bne.n	800450e <HAL_GPIO_Init+0x1f2>
 800450a:	2304      	movs	r3, #4
 800450c:	e008      	b.n	8004520 <HAL_GPIO_Init+0x204>
 800450e:	2307      	movs	r3, #7
 8004510:	e006      	b.n	8004520 <HAL_GPIO_Init+0x204>
 8004512:	2303      	movs	r3, #3
 8004514:	e004      	b.n	8004520 <HAL_GPIO_Init+0x204>
 8004516:	2302      	movs	r3, #2
 8004518:	e002      	b.n	8004520 <HAL_GPIO_Init+0x204>
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <HAL_GPIO_Init+0x204>
 800451e:	2300      	movs	r3, #0
 8004520:	69fa      	ldr	r2, [r7, #28]
 8004522:	f002 0203 	and.w	r2, r2, #3
 8004526:	0092      	lsls	r2, r2, #2
 8004528:	4093      	lsls	r3, r2
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004530:	4935      	ldr	r1, [pc, #212]	; (8004608 <HAL_GPIO_Init+0x2ec>)
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	089b      	lsrs	r3, r3, #2
 8004536:	3302      	adds	r3, #2
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800453e:	4b38      	ldr	r3, [pc, #224]	; (8004620 <HAL_GPIO_Init+0x304>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	43db      	mvns	r3, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4013      	ands	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	4313      	orrs	r3, r2
 8004560:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004562:	4a2f      	ldr	r2, [pc, #188]	; (8004620 <HAL_GPIO_Init+0x304>)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004568:	4b2d      	ldr	r3, [pc, #180]	; (8004620 <HAL_GPIO_Init+0x304>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	43db      	mvns	r3, r3
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	4313      	orrs	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800458c:	4a24      	ldr	r2, [pc, #144]	; (8004620 <HAL_GPIO_Init+0x304>)
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004592:	4b23      	ldr	r3, [pc, #140]	; (8004620 <HAL_GPIO_Init+0x304>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	43db      	mvns	r3, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4013      	ands	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045b6:	4a1a      	ldr	r2, [pc, #104]	; (8004620 <HAL_GPIO_Init+0x304>)
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045bc:	4b18      	ldr	r3, [pc, #96]	; (8004620 <HAL_GPIO_Init+0x304>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	4013      	ands	r3, r2
 80045ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045e0:	4a0f      	ldr	r2, [pc, #60]	; (8004620 <HAL_GPIO_Init+0x304>)
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	3301      	adds	r3, #1
 80045ea:	61fb      	str	r3, [r7, #28]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	2b0f      	cmp	r3, #15
 80045f0:	f67f aea2 	bls.w	8004338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	3724      	adds	r7, #36	; 0x24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	40023800 	.word	0x40023800
 8004608:	40013800 	.word	0x40013800
 800460c:	40020000 	.word	0x40020000
 8004610:	40020400 	.word	0x40020400
 8004614:	40020800 	.word	0x40020800
 8004618:	40020c00 	.word	0x40020c00
 800461c:	40021000 	.word	0x40021000
 8004620:	40013c00 	.word	0x40013c00

08004624 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	887b      	ldrh	r3, [r7, #2]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800463c:	2301      	movs	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
 8004640:	e001      	b.n	8004646 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004642:	2300      	movs	r3, #0
 8004644:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004646:	7bfb      	ldrb	r3, [r7, #15]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	460b      	mov	r3, r1
 800465e:	807b      	strh	r3, [r7, #2]
 8004660:	4613      	mov	r3, r2
 8004662:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004664:	787b      	ldrb	r3, [r7, #1]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800466a:	887a      	ldrh	r2, [r7, #2]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004670:	e003      	b.n	800467a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004672:	887b      	ldrh	r3, [r7, #2]
 8004674:	041a      	lsls	r2, r3, #16
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	619a      	str	r2, [r3, #24]
}
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr

08004686 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004686:	b480      	push	{r7}
 8004688:	b085      	sub	sp, #20
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
 800468e:	460b      	mov	r3, r1
 8004690:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004698:	887a      	ldrh	r2, [r7, #2]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	4013      	ands	r3, r2
 800469e:	041a      	lsls	r2, r3, #16
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	43d9      	mvns	r1, r3
 80046a4:	887b      	ldrh	r3, [r7, #2]
 80046a6:	400b      	ands	r3, r1
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	619a      	str	r2, [r3, #24]
}
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046c6:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c8:	695a      	ldr	r2, [r3, #20]
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d006      	beq.n	80046e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046d2:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046d4:	88fb      	ldrh	r3, [r7, #6]
 80046d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046d8:	88fb      	ldrh	r3, [r7, #6]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fd fff4 	bl	80026c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40013c00 	.word	0x40013c00

080046ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e267      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d075      	beq.n	80047f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800470a:	4b88      	ldr	r3, [pc, #544]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f003 030c 	and.w	r3, r3, #12
 8004712:	2b04      	cmp	r3, #4
 8004714:	d00c      	beq.n	8004730 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004716:	4b85      	ldr	r3, [pc, #532]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800471e:	2b08      	cmp	r3, #8
 8004720:	d112      	bne.n	8004748 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004722:	4b82      	ldr	r3, [pc, #520]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800472a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800472e:	d10b      	bne.n	8004748 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004730:	4b7e      	ldr	r3, [pc, #504]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d05b      	beq.n	80047f4 <HAL_RCC_OscConfig+0x108>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d157      	bne.n	80047f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e242      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004750:	d106      	bne.n	8004760 <HAL_RCC_OscConfig+0x74>
 8004752:	4b76      	ldr	r3, [pc, #472]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a75      	ldr	r2, [pc, #468]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	e01d      	b.n	800479c <HAL_RCC_OscConfig+0xb0>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004768:	d10c      	bne.n	8004784 <HAL_RCC_OscConfig+0x98>
 800476a:	4b70      	ldr	r3, [pc, #448]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a6f      	ldr	r2, [pc, #444]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004774:	6013      	str	r3, [r2, #0]
 8004776:	4b6d      	ldr	r3, [pc, #436]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a6c      	ldr	r2, [pc, #432]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800477c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	e00b      	b.n	800479c <HAL_RCC_OscConfig+0xb0>
 8004784:	4b69      	ldr	r3, [pc, #420]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a68      	ldr	r2, [pc, #416]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800478a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800478e:	6013      	str	r3, [r2, #0]
 8004790:	4b66      	ldr	r3, [pc, #408]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a65      	ldr	r2, [pc, #404]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800479a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d013      	beq.n	80047cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fe fb4a 	bl	8002e3c <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047ac:	f7fe fb46 	bl	8002e3c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b64      	cmp	r3, #100	; 0x64
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e207      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047be:	4b5b      	ldr	r3, [pc, #364]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0f0      	beq.n	80047ac <HAL_RCC_OscConfig+0xc0>
 80047ca:	e014      	b.n	80047f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047cc:	f7fe fb36 	bl	8002e3c <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047d4:	f7fe fb32 	bl	8002e3c <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b64      	cmp	r3, #100	; 0x64
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e1f3      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047e6:	4b51      	ldr	r3, [pc, #324]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0xe8>
 80047f2:	e000      	b.n	80047f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d063      	beq.n	80048ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004802:	4b4a      	ldr	r3, [pc, #296]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 030c 	and.w	r3, r3, #12
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00b      	beq.n	8004826 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800480e:	4b47      	ldr	r3, [pc, #284]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004816:	2b08      	cmp	r3, #8
 8004818:	d11c      	bne.n	8004854 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800481a:	4b44      	ldr	r3, [pc, #272]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d116      	bne.n	8004854 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004826:	4b41      	ldr	r3, [pc, #260]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_RCC_OscConfig+0x152>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d001      	beq.n	800483e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e1c7      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800483e:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	4937      	ldr	r1, [pc, #220]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800484e:	4313      	orrs	r3, r2
 8004850:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004852:	e03a      	b.n	80048ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d020      	beq.n	800489e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800485c:	4b34      	ldr	r3, [pc, #208]	; (8004930 <HAL_RCC_OscConfig+0x244>)
 800485e:	2201      	movs	r2, #1
 8004860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004862:	f7fe faeb 	bl	8002e3c <HAL_GetTick>
 8004866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004868:	e008      	b.n	800487c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800486a:	f7fe fae7 	bl	8002e3c <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b02      	cmp	r3, #2
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e1a8      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487c:	4b2b      	ldr	r3, [pc, #172]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0f0      	beq.n	800486a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004888:	4b28      	ldr	r3, [pc, #160]	; (800492c <HAL_RCC_OscConfig+0x240>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	4925      	ldr	r1, [pc, #148]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004898:	4313      	orrs	r3, r2
 800489a:	600b      	str	r3, [r1, #0]
 800489c:	e015      	b.n	80048ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800489e:	4b24      	ldr	r3, [pc, #144]	; (8004930 <HAL_RCC_OscConfig+0x244>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fe faca 	bl	8002e3c <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ac:	f7fe fac6 	bl	8002e3c <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e187      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048be:	4b1b      	ldr	r3, [pc, #108]	; (800492c <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d036      	beq.n	8004944 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048de:	4b15      	ldr	r3, [pc, #84]	; (8004934 <HAL_RCC_OscConfig+0x248>)
 80048e0:	2201      	movs	r2, #1
 80048e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e4:	f7fe faaa 	bl	8002e3c <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048ec:	f7fe faa6 	bl	8002e3c <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e167      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048fe:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_OscConfig+0x240>)
 8004900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d0f0      	beq.n	80048ec <HAL_RCC_OscConfig+0x200>
 800490a:	e01b      	b.n	8004944 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800490c:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_RCC_OscConfig+0x248>)
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004912:	f7fe fa93 	bl	8002e3c <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004918:	e00e      	b.n	8004938 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800491a:	f7fe fa8f 	bl	8002e3c <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d907      	bls.n	8004938 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e150      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
 800492c:	40023800 	.word	0x40023800
 8004930:	42470000 	.word	0x42470000
 8004934:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004938:	4b88      	ldr	r3, [pc, #544]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 800493a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1ea      	bne.n	800491a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 8097 	beq.w	8004a80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004952:	2300      	movs	r3, #0
 8004954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004956:	4b81      	ldr	r3, [pc, #516]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10f      	bne.n	8004982 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004962:	2300      	movs	r3, #0
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	4b7d      	ldr	r3, [pc, #500]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	4a7c      	ldr	r2, [pc, #496]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 800496c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004970:	6413      	str	r3, [r2, #64]	; 0x40
 8004972:	4b7a      	ldr	r3, [pc, #488]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497e:	2301      	movs	r3, #1
 8004980:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004982:	4b77      	ldr	r3, [pc, #476]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d118      	bne.n	80049c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800498e:	4b74      	ldr	r3, [pc, #464]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a73      	ldr	r2, [pc, #460]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 8004994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499a:	f7fe fa4f 	bl	8002e3c <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a2:	f7fe fa4b 	bl	8002e3c <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e10c      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b4:	4b6a      	ldr	r3, [pc, #424]	; (8004b60 <HAL_RCC_OscConfig+0x474>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0f0      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d106      	bne.n	80049d6 <HAL_RCC_OscConfig+0x2ea>
 80049c8:	4b64      	ldr	r3, [pc, #400]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049cc:	4a63      	ldr	r2, [pc, #396]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	6713      	str	r3, [r2, #112]	; 0x70
 80049d4:	e01c      	b.n	8004a10 <HAL_RCC_OscConfig+0x324>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	2b05      	cmp	r3, #5
 80049dc:	d10c      	bne.n	80049f8 <HAL_RCC_OscConfig+0x30c>
 80049de:	4b5f      	ldr	r3, [pc, #380]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e2:	4a5e      	ldr	r2, [pc, #376]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049e4:	f043 0304 	orr.w	r3, r3, #4
 80049e8:	6713      	str	r3, [r2, #112]	; 0x70
 80049ea:	4b5c      	ldr	r3, [pc, #368]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ee:	4a5b      	ldr	r2, [pc, #364]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049f0:	f043 0301 	orr.w	r3, r3, #1
 80049f4:	6713      	str	r3, [r2, #112]	; 0x70
 80049f6:	e00b      	b.n	8004a10 <HAL_RCC_OscConfig+0x324>
 80049f8:	4b58      	ldr	r3, [pc, #352]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049fc:	4a57      	ldr	r2, [pc, #348]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 80049fe:	f023 0301 	bic.w	r3, r3, #1
 8004a02:	6713      	str	r3, [r2, #112]	; 0x70
 8004a04:	4b55      	ldr	r3, [pc, #340]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a08:	4a54      	ldr	r2, [pc, #336]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a0a:	f023 0304 	bic.w	r3, r3, #4
 8004a0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d015      	beq.n	8004a44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a18:	f7fe fa10 	bl	8002e3c <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	e00a      	b.n	8004a36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a20:	f7fe fa0c 	bl	8002e3c <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e0cb      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a36:	4b49      	ldr	r3, [pc, #292]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0ee      	beq.n	8004a20 <HAL_RCC_OscConfig+0x334>
 8004a42:	e014      	b.n	8004a6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a44:	f7fe f9fa 	bl	8002e3c <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a4a:	e00a      	b.n	8004a62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a4c:	f7fe f9f6 	bl	8002e3c <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e0b5      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a62:	4b3e      	ldr	r3, [pc, #248]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1ee      	bne.n	8004a4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a6e:	7dfb      	ldrb	r3, [r7, #23]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d105      	bne.n	8004a80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a74:	4b39      	ldr	r3, [pc, #228]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a78:	4a38      	ldr	r2, [pc, #224]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 80a1 	beq.w	8004bcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a8a:	4b34      	ldr	r3, [pc, #208]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d05c      	beq.n	8004b50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d141      	bne.n	8004b22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a9e:	4b31      	ldr	r3, [pc, #196]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa4:	f7fe f9ca 	bl	8002e3c <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aac:	f7fe f9c6 	bl	8002e3c <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e087      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004abe:	4b27      	ldr	r3, [pc, #156]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	69da      	ldr	r2, [r3, #28]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	019b      	lsls	r3, r3, #6
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae0:	085b      	lsrs	r3, r3, #1
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	041b      	lsls	r3, r3, #16
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	061b      	lsls	r3, r3, #24
 8004aee:	491b      	ldr	r1, [pc, #108]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004af4:	4b1b      	ldr	r3, [pc, #108]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fe f99f 	bl	8002e3c <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b02:	f7fe f99b 	bl	8002e3c <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e05c      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b14:	4b11      	ldr	r3, [pc, #68]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x416>
 8004b20:	e054      	b.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b22:	4b10      	ldr	r3, [pc, #64]	; (8004b64 <HAL_RCC_OscConfig+0x478>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b28:	f7fe f988 	bl	8002e3c <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fe f984 	bl	8002e3c <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e045      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b42:	4b06      	ldr	r3, [pc, #24]	; (8004b5c <HAL_RCC_OscConfig+0x470>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x444>
 8004b4e:	e03d      	b.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d107      	bne.n	8004b68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e038      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
 8004b5c:	40023800 	.word	0x40023800
 8004b60:	40007000 	.word	0x40007000
 8004b64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b68:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <HAL_RCC_OscConfig+0x4ec>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d028      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d121      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d11a      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b98:	4013      	ands	r3, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d111      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	085b      	lsrs	r3, r3, #1
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d107      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d001      	beq.n	8004bcc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e000      	b.n	8004bce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800

08004bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0cc      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bf0:	4b68      	ldr	r3, [pc, #416]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d90c      	bls.n	8004c18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bfe:	4b65      	ldr	r3, [pc, #404]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c06:	4b63      	ldr	r3, [pc, #396]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d001      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e0b8      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d020      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d005      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c30:	4b59      	ldr	r3, [pc, #356]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	4a58      	ldr	r2, [pc, #352]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0308 	and.w	r3, r3, #8
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c48:	4b53      	ldr	r3, [pc, #332]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	4a52      	ldr	r2, [pc, #328]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c54:	4b50      	ldr	r3, [pc, #320]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	494d      	ldr	r1, [pc, #308]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d044      	beq.n	8004cfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d107      	bne.n	8004c8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c7a:	4b47      	ldr	r3, [pc, #284]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d119      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e07f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d003      	beq.n	8004c9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d107      	bne.n	8004caa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c9a:	4b3f      	ldr	r3, [pc, #252]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e06f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004caa:	4b3b      	ldr	r3, [pc, #236]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e067      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cba:	4b37      	ldr	r3, [pc, #220]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f023 0203 	bic.w	r2, r3, #3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	4934      	ldr	r1, [pc, #208]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ccc:	f7fe f8b6 	bl	8002e3c <HAL_GetTick>
 8004cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd2:	e00a      	b.n	8004cea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cd4:	f7fe f8b2 	bl	8002e3c <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e04f      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cea:	4b2b      	ldr	r3, [pc, #172]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f003 020c 	and.w	r2, r3, #12
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d1eb      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cfc:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0307 	and.w	r3, r3, #7
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d20c      	bcs.n	8004d24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0a:	4b22      	ldr	r3, [pc, #136]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d12:	4b20      	ldr	r3, [pc, #128]	; (8004d94 <HAL_RCC_ClockConfig+0x1b8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0307 	and.w	r3, r3, #7
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d001      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e032      	b.n	8004d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d008      	beq.n	8004d42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d30:	4b19      	ldr	r3, [pc, #100]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	4916      	ldr	r1, [pc, #88]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d4e:	4b12      	ldr	r3, [pc, #72]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	490e      	ldr	r1, [pc, #56]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d62:	f000 f889 	bl	8004e78 <HAL_RCC_GetSysClockFreq>
 8004d66:	4602      	mov	r2, r0
 8004d68:	4b0b      	ldr	r3, [pc, #44]	; (8004d98 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	091b      	lsrs	r3, r3, #4
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	490a      	ldr	r1, [pc, #40]	; (8004d9c <HAL_RCC_ClockConfig+0x1c0>)
 8004d74:	5ccb      	ldrb	r3, [r1, r3]
 8004d76:	fa22 f303 	lsr.w	r3, r2, r3
 8004d7a:	4a09      	ldr	r2, [pc, #36]	; (8004da0 <HAL_RCC_ClockConfig+0x1c4>)
 8004d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d7e:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <HAL_RCC_ClockConfig+0x1c8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fe f816 	bl	8002db4 <HAL_InitTick>

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40023c00 	.word	0x40023c00
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	0800c2fc 	.word	0x0800c2fc
 8004da0:	20000000 	.word	0x20000000
 8004da4:	20000004 	.word	0x20000004

08004da8 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b08c      	sub	sp, #48	; 0x30
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d129      	bne.n	8004e0e <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61bb      	str	r3, [r7, #24]
 8004dbe:	4b2b      	ldr	r3, [pc, #172]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	4a2a      	ldr	r2, [pc, #168]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004dca:	4b28      	ldr	r3, [pc, #160]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004dd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de0:	2303      	movs	r3, #3
 8004de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004de8:	2300      	movs	r3, #0
 8004dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004dec:	f107 031c 	add.w	r3, r7, #28
 8004df0:	4619      	mov	r1, r3
 8004df2:	481f      	ldr	r0, [pc, #124]	; (8004e70 <HAL_RCC_MCOConfig+0xc8>)
 8004df4:	f7ff fa92 	bl	800431c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004df8:	4b1c      	ldr	r3, [pc, #112]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004e00:	68b9      	ldr	r1, [r7, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	430b      	orrs	r3, r1
 8004e06:	4919      	ldr	r1, [pc, #100]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004e0c:	e029      	b.n	8004e62 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004e0e:	2300      	movs	r3, #0
 8004e10:	617b      	str	r3, [r7, #20]
 8004e12:	4b16      	ldr	r3, [pc, #88]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e16:	4a15      	ldr	r2, [pc, #84]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e18:	f043 0304 	orr.w	r3, r3, #4
 8004e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e1e:	4b13      	ldr	r3, [pc, #76]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e22:	f003 0304 	and.w	r3, r3, #4
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004e2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e30:	2302      	movs	r3, #2
 8004e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e34:	2303      	movs	r3, #3
 8004e36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004e40:	f107 031c 	add.w	r3, r7, #28
 8004e44:	4619      	mov	r1, r3
 8004e46:	480b      	ldr	r0, [pc, #44]	; (8004e74 <HAL_RCC_MCOConfig+0xcc>)
 8004e48:	f7ff fa68 	bl	800431c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004e4c:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	00d9      	lsls	r1, r3, #3
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	430b      	orrs	r3, r1
 8004e5c:	4903      	ldr	r1, [pc, #12]	; (8004e6c <HAL_RCC_MCOConfig+0xc4>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]
}
 8004e62:	bf00      	nop
 8004e64:	3730      	adds	r7, #48	; 0x30
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	40020000 	.word	0x40020000
 8004e74:	40020800 	.word	0x40020800

08004e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e7c:	b094      	sub	sp, #80	; 0x50
 8004e7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	647b      	str	r3, [r7, #68]	; 0x44
 8004e84:	2300      	movs	r3, #0
 8004e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e88:	2300      	movs	r3, #0
 8004e8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e90:	4b79      	ldr	r3, [pc, #484]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f003 030c 	and.w	r3, r3, #12
 8004e98:	2b08      	cmp	r3, #8
 8004e9a:	d00d      	beq.n	8004eb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	f200 80e1 	bhi.w	8005064 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d002      	beq.n	8004eac <HAL_RCC_GetSysClockFreq+0x34>
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d003      	beq.n	8004eb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eaa:	e0db      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004eac:	4b73      	ldr	r3, [pc, #460]	; (800507c <HAL_RCC_GetSysClockFreq+0x204>)
 8004eae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004eb0:	e0db      	b.n	800506a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eb2:	4b73      	ldr	r3, [pc, #460]	; (8005080 <HAL_RCC_GetSysClockFreq+0x208>)
 8004eb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004eb6:	e0d8      	b.n	800506a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004eb8:	4b6f      	ldr	r3, [pc, #444]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ec0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ec2:	4b6d      	ldr	r3, [pc, #436]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d063      	beq.n	8004f96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ece:	4b6a      	ldr	r3, [pc, #424]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	099b      	lsrs	r3, r3, #6
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ed8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004eea:	4622      	mov	r2, r4
 8004eec:	462b      	mov	r3, r5
 8004eee:	f04f 0000 	mov.w	r0, #0
 8004ef2:	f04f 0100 	mov.w	r1, #0
 8004ef6:	0159      	lsls	r1, r3, #5
 8004ef8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004efc:	0150      	lsls	r0, r2, #5
 8004efe:	4602      	mov	r2, r0
 8004f00:	460b      	mov	r3, r1
 8004f02:	4621      	mov	r1, r4
 8004f04:	1a51      	subs	r1, r2, r1
 8004f06:	6139      	str	r1, [r7, #16]
 8004f08:	4629      	mov	r1, r5
 8004f0a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	f04f 0200 	mov.w	r2, #0
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f1c:	4659      	mov	r1, fp
 8004f1e:	018b      	lsls	r3, r1, #6
 8004f20:	4651      	mov	r1, sl
 8004f22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f26:	4651      	mov	r1, sl
 8004f28:	018a      	lsls	r2, r1, #6
 8004f2a:	4651      	mov	r1, sl
 8004f2c:	ebb2 0801 	subs.w	r8, r2, r1
 8004f30:	4659      	mov	r1, fp
 8004f32:	eb63 0901 	sbc.w	r9, r3, r1
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f4a:	4690      	mov	r8, r2
 8004f4c:	4699      	mov	r9, r3
 8004f4e:	4623      	mov	r3, r4
 8004f50:	eb18 0303 	adds.w	r3, r8, r3
 8004f54:	60bb      	str	r3, [r7, #8]
 8004f56:	462b      	mov	r3, r5
 8004f58:	eb49 0303 	adc.w	r3, r9, r3
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	f04f 0300 	mov.w	r3, #0
 8004f66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	024b      	lsls	r3, r1, #9
 8004f6e:	4621      	mov	r1, r4
 8004f70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f74:	4621      	mov	r1, r4
 8004f76:	024a      	lsls	r2, r1, #9
 8004f78:	4610      	mov	r0, r2
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f7e:	2200      	movs	r2, #0
 8004f80:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f88:	f7fb fe96 	bl	8000cb8 <__aeabi_uldivmod>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4613      	mov	r3, r2
 8004f92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f94:	e058      	b.n	8005048 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f96:	4b38      	ldr	r3, [pc, #224]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	099b      	lsrs	r3, r3, #6
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fa6:	623b      	str	r3, [r7, #32]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	627b      	str	r3, [r7, #36]	; 0x24
 8004fac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fb0:	4642      	mov	r2, r8
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	f04f 0000 	mov.w	r0, #0
 8004fb8:	f04f 0100 	mov.w	r1, #0
 8004fbc:	0159      	lsls	r1, r3, #5
 8004fbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fc2:	0150      	lsls	r0, r2, #5
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4641      	mov	r1, r8
 8004fca:	ebb2 0a01 	subs.w	sl, r2, r1
 8004fce:	4649      	mov	r1, r9
 8004fd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fd4:	f04f 0200 	mov.w	r2, #0
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fe0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fe4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fe8:	ebb2 040a 	subs.w	r4, r2, sl
 8004fec:	eb63 050b 	sbc.w	r5, r3, fp
 8004ff0:	f04f 0200 	mov.w	r2, #0
 8004ff4:	f04f 0300 	mov.w	r3, #0
 8004ff8:	00eb      	lsls	r3, r5, #3
 8004ffa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ffe:	00e2      	lsls	r2, r4, #3
 8005000:	4614      	mov	r4, r2
 8005002:	461d      	mov	r5, r3
 8005004:	4643      	mov	r3, r8
 8005006:	18e3      	adds	r3, r4, r3
 8005008:	603b      	str	r3, [r7, #0]
 800500a:	464b      	mov	r3, r9
 800500c:	eb45 0303 	adc.w	r3, r5, r3
 8005010:	607b      	str	r3, [r7, #4]
 8005012:	f04f 0200 	mov.w	r2, #0
 8005016:	f04f 0300 	mov.w	r3, #0
 800501a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800501e:	4629      	mov	r1, r5
 8005020:	028b      	lsls	r3, r1, #10
 8005022:	4621      	mov	r1, r4
 8005024:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005028:	4621      	mov	r1, r4
 800502a:	028a      	lsls	r2, r1, #10
 800502c:	4610      	mov	r0, r2
 800502e:	4619      	mov	r1, r3
 8005030:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005032:	2200      	movs	r2, #0
 8005034:	61bb      	str	r3, [r7, #24]
 8005036:	61fa      	str	r2, [r7, #28]
 8005038:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800503c:	f7fb fe3c 	bl	8000cb8 <__aeabi_uldivmod>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4613      	mov	r3, r2
 8005046:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005048:	4b0b      	ldr	r3, [pc, #44]	; (8005078 <HAL_RCC_GetSysClockFreq+0x200>)
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	0c1b      	lsrs	r3, r3, #16
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	3301      	adds	r3, #1
 8005054:	005b      	lsls	r3, r3, #1
 8005056:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005058:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800505a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800505c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005060:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005062:	e002      	b.n	800506a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005064:	4b05      	ldr	r3, [pc, #20]	; (800507c <HAL_RCC_GetSysClockFreq+0x204>)
 8005066:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800506a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800506c:	4618      	mov	r0, r3
 800506e:	3750      	adds	r7, #80	; 0x50
 8005070:	46bd      	mov	sp, r7
 8005072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005076:	bf00      	nop
 8005078:	40023800 	.word	0x40023800
 800507c:	00f42400 	.word	0x00f42400
 8005080:	007a1200 	.word	0x007a1200

08005084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005088:	4b03      	ldr	r3, [pc, #12]	; (8005098 <HAL_RCC_GetHCLKFreq+0x14>)
 800508a:	681b      	ldr	r3, [r3, #0]
}
 800508c:	4618      	mov	r0, r3
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20000000 	.word	0x20000000

0800509c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050a0:	f7ff fff0 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050a4:	4602      	mov	r2, r0
 80050a6:	4b05      	ldr	r3, [pc, #20]	; (80050bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	0a9b      	lsrs	r3, r3, #10
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	4903      	ldr	r1, [pc, #12]	; (80050c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050b2:	5ccb      	ldrb	r3, [r1, r3]
 80050b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	40023800 	.word	0x40023800
 80050c0:	0800c30c 	.word	0x0800c30c

080050c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050c8:	f7ff ffdc 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050cc:	4602      	mov	r2, r0
 80050ce:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	0b5b      	lsrs	r3, r3, #13
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	4903      	ldr	r1, [pc, #12]	; (80050e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050da:	5ccb      	ldrb	r3, [r1, r3]
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40023800 	.word	0x40023800
 80050e8:	0800c30c 	.word	0x0800c30c

080050ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e041      	b.n	8005182 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fd fbb8 	bl	8002888 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	3304      	adds	r3, #4
 8005128:	4619      	mov	r1, r3
 800512a:	4610      	mov	r0, r2
 800512c:	f000 fc4a 	bl	80059c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b01      	cmp	r3, #1
 800519e:	d001      	beq.n	80051a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e044      	b.n	800522e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68da      	ldr	r2, [r3, #12]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1e      	ldr	r2, [pc, #120]	; (800523c <HAL_TIM_Base_Start_IT+0xb0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d018      	beq.n	80051f8 <HAL_TIM_Base_Start_IT+0x6c>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ce:	d013      	beq.n	80051f8 <HAL_TIM_Base_Start_IT+0x6c>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a1a      	ldr	r2, [pc, #104]	; (8005240 <HAL_TIM_Base_Start_IT+0xb4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d00e      	beq.n	80051f8 <HAL_TIM_Base_Start_IT+0x6c>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a19      	ldr	r2, [pc, #100]	; (8005244 <HAL_TIM_Base_Start_IT+0xb8>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d009      	beq.n	80051f8 <HAL_TIM_Base_Start_IT+0x6c>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a17      	ldr	r2, [pc, #92]	; (8005248 <HAL_TIM_Base_Start_IT+0xbc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d004      	beq.n	80051f8 <HAL_TIM_Base_Start_IT+0x6c>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a16      	ldr	r2, [pc, #88]	; (800524c <HAL_TIM_Base_Start_IT+0xc0>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d111      	bne.n	800521c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2b06      	cmp	r3, #6
 8005208:	d010      	beq.n	800522c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0201 	orr.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521a:	e007      	b.n	800522c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40010000 	.word	0x40010000
 8005240:	40000400 	.word	0x40000400
 8005244:	40000800 	.word	0x40000800
 8005248:	40000c00 	.word	0x40000c00
 800524c:	40014000 	.word	0x40014000

08005250 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e041      	b.n	80052e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7fd fb4a 	bl	8002910 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3304      	adds	r3, #4
 800528c:	4619      	mov	r1, r3
 800528e:	4610      	mov	r0, r2
 8005290:	f000 fb98 	bl	80059c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
	...

080052f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d109      	bne.n	8005314 <HAL_TIM_PWM_Start+0x24>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b01      	cmp	r3, #1
 800530a:	bf14      	ite	ne
 800530c:	2301      	movne	r3, #1
 800530e:	2300      	moveq	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	e022      	b.n	800535a <HAL_TIM_PWM_Start+0x6a>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b04      	cmp	r3, #4
 8005318:	d109      	bne.n	800532e <HAL_TIM_PWM_Start+0x3e>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b01      	cmp	r3, #1
 8005324:	bf14      	ite	ne
 8005326:	2301      	movne	r3, #1
 8005328:	2300      	moveq	r3, #0
 800532a:	b2db      	uxtb	r3, r3
 800532c:	e015      	b.n	800535a <HAL_TIM_PWM_Start+0x6a>
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b08      	cmp	r3, #8
 8005332:	d109      	bne.n	8005348 <HAL_TIM_PWM_Start+0x58>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b01      	cmp	r3, #1
 800533e:	bf14      	ite	ne
 8005340:	2301      	movne	r3, #1
 8005342:	2300      	moveq	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	e008      	b.n	800535a <HAL_TIM_PWM_Start+0x6a>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b01      	cmp	r3, #1
 8005352:	bf14      	ite	ne
 8005354:	2301      	movne	r3, #1
 8005356:	2300      	moveq	r3, #0
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e068      	b.n	8005434 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d104      	bne.n	8005372 <HAL_TIM_PWM_Start+0x82>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005370:	e013      	b.n	800539a <HAL_TIM_PWM_Start+0xaa>
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b04      	cmp	r3, #4
 8005376:	d104      	bne.n	8005382 <HAL_TIM_PWM_Start+0x92>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005380:	e00b      	b.n	800539a <HAL_TIM_PWM_Start+0xaa>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b08      	cmp	r3, #8
 8005386:	d104      	bne.n	8005392 <HAL_TIM_PWM_Start+0xa2>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005390:	e003      	b.n	800539a <HAL_TIM_PWM_Start+0xaa>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2202      	movs	r2, #2
 8005396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2201      	movs	r2, #1
 80053a0:	6839      	ldr	r1, [r7, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 fdb4 	bl	8005f10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a23      	ldr	r2, [pc, #140]	; (800543c <HAL_TIM_PWM_Start+0x14c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d107      	bne.n	80053c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1d      	ldr	r2, [pc, #116]	; (800543c <HAL_TIM_PWM_Start+0x14c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d018      	beq.n	80053fe <HAL_TIM_PWM_Start+0x10e>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d4:	d013      	beq.n	80053fe <HAL_TIM_PWM_Start+0x10e>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a19      	ldr	r2, [pc, #100]	; (8005440 <HAL_TIM_PWM_Start+0x150>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d00e      	beq.n	80053fe <HAL_TIM_PWM_Start+0x10e>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a17      	ldr	r2, [pc, #92]	; (8005444 <HAL_TIM_PWM_Start+0x154>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d009      	beq.n	80053fe <HAL_TIM_PWM_Start+0x10e>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a16      	ldr	r2, [pc, #88]	; (8005448 <HAL_TIM_PWM_Start+0x158>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d004      	beq.n	80053fe <HAL_TIM_PWM_Start+0x10e>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a14      	ldr	r2, [pc, #80]	; (800544c <HAL_TIM_PWM_Start+0x15c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d111      	bne.n	8005422 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b06      	cmp	r3, #6
 800540e:	d010      	beq.n	8005432 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 0201 	orr.w	r2, r2, #1
 800541e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005420:	e007      	b.n	8005432 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0201 	orr.w	r2, r2, #1
 8005430:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	40010000 	.word	0x40010000
 8005440:	40000400 	.word	0x40000400
 8005444:	40000800 	.word	0x40000800
 8005448:	40000c00 	.word	0x40000c00
 800544c:	40014000 	.word	0x40014000

08005450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b02      	cmp	r3, #2
 8005464:	d122      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d11b      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0202 	mvn.w	r2, #2
 800547c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 fa77 	bl	8005986 <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa69 	bl	8005972 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fa7a 	bl	800599a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d122      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d11b      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0204 	mvn.w	r2, #4
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa4d 	bl	8005986 <HAL_TIM_IC_CaptureCallback>
 80054ec:	e005      	b.n	80054fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fa3f 	bl	8005972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fa50 	bl	800599a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0308 	and.w	r3, r3, #8
 800550a:	2b08      	cmp	r3, #8
 800550c:	d122      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b08      	cmp	r3, #8
 800551a:	d11b      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0208 	mvn.w	r2, #8
 8005524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2204      	movs	r2, #4
 800552a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 fa23 	bl	8005986 <HAL_TIM_IC_CaptureCallback>
 8005540:	e005      	b.n	800554e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 fa15 	bl	8005972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 fa26 	bl	800599a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	2b10      	cmp	r3, #16
 8005560:	d122      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f003 0310 	and.w	r3, r3, #16
 800556c:	2b10      	cmp	r3, #16
 800556e:	d11b      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f06f 0210 	mvn.w	r2, #16
 8005578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2208      	movs	r2, #8
 800557e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f9f9 	bl	8005986 <HAL_TIM_IC_CaptureCallback>
 8005594:	e005      	b.n	80055a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f9eb 	bl	8005972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f9fc 	bl	800599a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0201 	mvn.w	r2, #1
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fd f85a 	bl	8002688 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055de:	2b80      	cmp	r3, #128	; 0x80
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ec:	2b80      	cmp	r3, #128	; 0x80
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fd26 	bl	800604c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560a:	2b40      	cmp	r3, #64	; 0x40
 800560c:	d10e      	bne.n	800562c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005618:	2b40      	cmp	r3, #64	; 0x40
 800561a:	d107      	bne.n	800562c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9c1 	bl	80059ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f003 0320 	and.w	r3, r3, #32
 8005636:	2b20      	cmp	r3, #32
 8005638:	d10e      	bne.n	8005658 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	f003 0320 	and.w	r3, r3, #32
 8005644:	2b20      	cmp	r3, #32
 8005646:	d107      	bne.n	8005658 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f06f 0220 	mvn.w	r2, #32
 8005650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fcf0 	bl	8006038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005676:	2b01      	cmp	r3, #1
 8005678:	d101      	bne.n	800567e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800567a:	2302      	movs	r3, #2
 800567c:	e0ae      	b.n	80057dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b0c      	cmp	r3, #12
 800568a:	f200 809f 	bhi.w	80057cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800568e:	a201      	add	r2, pc, #4	; (adr r2, 8005694 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005694:	080056c9 	.word	0x080056c9
 8005698:	080057cd 	.word	0x080057cd
 800569c:	080057cd 	.word	0x080057cd
 80056a0:	080057cd 	.word	0x080057cd
 80056a4:	08005709 	.word	0x08005709
 80056a8:	080057cd 	.word	0x080057cd
 80056ac:	080057cd 	.word	0x080057cd
 80056b0:	080057cd 	.word	0x080057cd
 80056b4:	0800574b 	.word	0x0800574b
 80056b8:	080057cd 	.word	0x080057cd
 80056bc:	080057cd 	.word	0x080057cd
 80056c0:	080057cd 	.word	0x080057cd
 80056c4:	0800578b 	.word	0x0800578b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68b9      	ldr	r1, [r7, #8]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 f9f8 	bl	8005ac4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0208 	orr.w	r2, r2, #8
 80056e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699a      	ldr	r2, [r3, #24]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0204 	bic.w	r2, r2, #4
 80056f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6999      	ldr	r1, [r3, #24]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	691a      	ldr	r2, [r3, #16]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	619a      	str	r2, [r3, #24]
      break;
 8005706:	e064      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fa3e 	bl	8005b90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	699a      	ldr	r2, [r3, #24]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005722:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	699a      	ldr	r2, [r3, #24]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005732:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6999      	ldr	r1, [r3, #24]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	021a      	lsls	r2, r3, #8
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	619a      	str	r2, [r3, #24]
      break;
 8005748:	e043      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68b9      	ldr	r1, [r7, #8]
 8005750:	4618      	mov	r0, r3
 8005752:	f000 fa89 	bl	8005c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69da      	ldr	r2, [r3, #28]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f042 0208 	orr.w	r2, r2, #8
 8005764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	69da      	ldr	r2, [r3, #28]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0204 	bic.w	r2, r2, #4
 8005774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	69d9      	ldr	r1, [r3, #28]
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	691a      	ldr	r2, [r3, #16]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	61da      	str	r2, [r3, #28]
      break;
 8005788:	e023      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68b9      	ldr	r1, [r7, #8]
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fad3 	bl	8005d3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69da      	ldr	r2, [r3, #28]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69da      	ldr	r2, [r3, #28]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	69d9      	ldr	r1, [r3, #28]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	021a      	lsls	r2, r3, #8
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	61da      	str	r2, [r3, #28]
      break;
 80057ca:	e002      	b.n	80057d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	75fb      	strb	r3, [r7, #23]
      break;
 80057d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057da:	7dfb      	ldrb	r3, [r7, #23]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d101      	bne.n	8005800 <HAL_TIM_ConfigClockSource+0x1c>
 80057fc:	2302      	movs	r3, #2
 80057fe:	e0b4      	b.n	800596a <HAL_TIM_ConfigClockSource+0x186>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800581e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005826:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005838:	d03e      	beq.n	80058b8 <HAL_TIM_ConfigClockSource+0xd4>
 800583a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800583e:	f200 8087 	bhi.w	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005846:	f000 8086 	beq.w	8005956 <HAL_TIM_ConfigClockSource+0x172>
 800584a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800584e:	d87f      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005850:	2b70      	cmp	r3, #112	; 0x70
 8005852:	d01a      	beq.n	800588a <HAL_TIM_ConfigClockSource+0xa6>
 8005854:	2b70      	cmp	r3, #112	; 0x70
 8005856:	d87b      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005858:	2b60      	cmp	r3, #96	; 0x60
 800585a:	d050      	beq.n	80058fe <HAL_TIM_ConfigClockSource+0x11a>
 800585c:	2b60      	cmp	r3, #96	; 0x60
 800585e:	d877      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005860:	2b50      	cmp	r3, #80	; 0x50
 8005862:	d03c      	beq.n	80058de <HAL_TIM_ConfigClockSource+0xfa>
 8005864:	2b50      	cmp	r3, #80	; 0x50
 8005866:	d873      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005868:	2b40      	cmp	r3, #64	; 0x40
 800586a:	d058      	beq.n	800591e <HAL_TIM_ConfigClockSource+0x13a>
 800586c:	2b40      	cmp	r3, #64	; 0x40
 800586e:	d86f      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005870:	2b30      	cmp	r3, #48	; 0x30
 8005872:	d064      	beq.n	800593e <HAL_TIM_ConfigClockSource+0x15a>
 8005874:	2b30      	cmp	r3, #48	; 0x30
 8005876:	d86b      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005878:	2b20      	cmp	r3, #32
 800587a:	d060      	beq.n	800593e <HAL_TIM_ConfigClockSource+0x15a>
 800587c:	2b20      	cmp	r3, #32
 800587e:	d867      	bhi.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d05c      	beq.n	800593e <HAL_TIM_ConfigClockSource+0x15a>
 8005884:	2b10      	cmp	r3, #16
 8005886:	d05a      	beq.n	800593e <HAL_TIM_ConfigClockSource+0x15a>
 8005888:	e062      	b.n	8005950 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6818      	ldr	r0, [r3, #0]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6899      	ldr	r1, [r3, #8]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	f000 fb19 	bl	8005ed0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	609a      	str	r2, [r3, #8]
      break;
 80058b6:	e04f      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6818      	ldr	r0, [r3, #0]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	6899      	ldr	r1, [r3, #8]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	f000 fb02 	bl	8005ed0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689a      	ldr	r2, [r3, #8]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058da:	609a      	str	r2, [r3, #8]
      break;
 80058dc:	e03c      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6818      	ldr	r0, [r3, #0]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	6859      	ldr	r1, [r3, #4]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	461a      	mov	r2, r3
 80058ec:	f000 fa76 	bl	8005ddc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2150      	movs	r1, #80	; 0x50
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 facf 	bl	8005e9a <TIM_ITRx_SetConfig>
      break;
 80058fc:	e02c      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6818      	ldr	r0, [r3, #0]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	6859      	ldr	r1, [r3, #4]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	461a      	mov	r2, r3
 800590c:	f000 fa95 	bl	8005e3a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2160      	movs	r1, #96	; 0x60
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fabf 	bl	8005e9a <TIM_ITRx_SetConfig>
      break;
 800591c:	e01c      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6818      	ldr	r0, [r3, #0]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	6859      	ldr	r1, [r3, #4]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	461a      	mov	r2, r3
 800592c:	f000 fa56 	bl	8005ddc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2140      	movs	r1, #64	; 0x40
 8005936:	4618      	mov	r0, r3
 8005938:	f000 faaf 	bl	8005e9a <TIM_ITRx_SetConfig>
      break;
 800593c:	e00c      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4619      	mov	r1, r3
 8005948:	4610      	mov	r0, r2
 800594a:	f000 faa6 	bl	8005e9a <TIM_ITRx_SetConfig>
      break;
 800594e:	e003      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	73fb      	strb	r3, [r7, #15]
      break;
 8005954:	e000      	b.n	8005958 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005956:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005968:	7bfb      	ldrb	r3, [r7, #15]
}
 800596a:	4618      	mov	r0, r3
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005972:	b480      	push	{r7}
 8005974:	b083      	sub	sp, #12
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800597a:	bf00      	nop
 800597c:	370c      	adds	r7, #12
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005986:	b480      	push	{r7}
 8005988:	b083      	sub	sp, #12
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800598e:	bf00      	nop
 8005990:	370c      	adds	r7, #12
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr

0800599a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800599a:	b480      	push	{r7}
 800599c:	b083      	sub	sp, #12
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059a2:	bf00      	nop
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b083      	sub	sp, #12
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
	...

080059c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a34      	ldr	r2, [pc, #208]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d00f      	beq.n	80059fc <TIM_Base_SetConfig+0x38>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059e2:	d00b      	beq.n	80059fc <TIM_Base_SetConfig+0x38>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a31      	ldr	r2, [pc, #196]	; (8005aac <TIM_Base_SetConfig+0xe8>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d007      	beq.n	80059fc <TIM_Base_SetConfig+0x38>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a30      	ldr	r2, [pc, #192]	; (8005ab0 <TIM_Base_SetConfig+0xec>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d003      	beq.n	80059fc <TIM_Base_SetConfig+0x38>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a2f      	ldr	r2, [pc, #188]	; (8005ab4 <TIM_Base_SetConfig+0xf0>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d108      	bne.n	8005a0e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a25      	ldr	r2, [pc, #148]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d01b      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1c:	d017      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a22      	ldr	r2, [pc, #136]	; (8005aac <TIM_Base_SetConfig+0xe8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d013      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a21      	ldr	r2, [pc, #132]	; (8005ab0 <TIM_Base_SetConfig+0xec>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00f      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a20      	ldr	r2, [pc, #128]	; (8005ab4 <TIM_Base_SetConfig+0xf0>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d00b      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a1f      	ldr	r2, [pc, #124]	; (8005ab8 <TIM_Base_SetConfig+0xf4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d007      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a1e      	ldr	r2, [pc, #120]	; (8005abc <TIM_Base_SetConfig+0xf8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d003      	beq.n	8005a4e <TIM_Base_SetConfig+0x8a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a1d      	ldr	r2, [pc, #116]	; (8005ac0 <TIM_Base_SetConfig+0xfc>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d108      	bne.n	8005a60 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	689a      	ldr	r2, [r3, #8]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a08      	ldr	r2, [pc, #32]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d103      	bne.n	8005a94 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	615a      	str	r2, [r3, #20]
}
 8005a9a:	bf00      	nop
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40010000 	.word	0x40010000
 8005aac:	40000400 	.word	0x40000400
 8005ab0:	40000800 	.word	0x40000800
 8005ab4:	40000c00 	.word	0x40000c00
 8005ab8:	40014000 	.word	0x40014000
 8005abc:	40014400 	.word	0x40014400
 8005ac0:	40014800 	.word	0x40014800

08005ac4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b087      	sub	sp, #28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	f023 0201 	bic.w	r2, r3, #1
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f023 0303 	bic.w	r3, r3, #3
 8005afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f023 0302 	bic.w	r3, r3, #2
 8005b0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a1c      	ldr	r2, [pc, #112]	; (8005b8c <TIM_OC1_SetConfig+0xc8>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d10c      	bne.n	8005b3a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	f023 0308 	bic.w	r3, r3, #8
 8005b26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f023 0304 	bic.w	r3, r3, #4
 8005b38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a13      	ldr	r2, [pc, #76]	; (8005b8c <TIM_OC1_SetConfig+0xc8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	621a      	str	r2, [r3, #32]
}
 8005b80:	bf00      	nop
 8005b82:	371c      	adds	r7, #28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	40010000 	.word	0x40010000

08005b90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	f023 0210 	bic.w	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	021b      	lsls	r3, r3, #8
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f023 0320 	bic.w	r3, r3, #32
 8005bda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a1e      	ldr	r2, [pc, #120]	; (8005c64 <TIM_OC2_SetConfig+0xd4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d10d      	bne.n	8005c0c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a15      	ldr	r2, [pc, #84]	; (8005c64 <TIM_OC2_SetConfig+0xd4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d113      	bne.n	8005c3c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40010000 	.word	0x40010000

08005c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0303 	bic.w	r3, r3, #3
 8005c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	021b      	lsls	r3, r3, #8
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a1d      	ldr	r2, [pc, #116]	; (8005d38 <TIM_OC3_SetConfig+0xd0>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d10d      	bne.n	8005ce2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	021b      	lsls	r3, r3, #8
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a14      	ldr	r2, [pc, #80]	; (8005d38 <TIM_OC3_SetConfig+0xd0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d113      	bne.n	8005d12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	695b      	ldr	r3, [r3, #20]
 8005cfe:	011b      	lsls	r3, r3, #4
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	693a      	ldr	r2, [r7, #16]
 8005d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	621a      	str	r2, [r3, #32]
}
 8005d2c:	bf00      	nop
 8005d2e:	371c      	adds	r7, #28
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr
 8005d38:	40010000 	.word	0x40010000

08005d3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	021b      	lsls	r3, r3, #8
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	031b      	lsls	r3, r3, #12
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a10      	ldr	r2, [pc, #64]	; (8005dd8 <TIM_OC4_SetConfig+0x9c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d109      	bne.n	8005db0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	019b      	lsls	r3, r3, #6
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	621a      	str	r2, [r3, #32]
}
 8005dca:	bf00      	nop
 8005dcc:	371c      	adds	r7, #28
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40010000 	.word	0x40010000

08005ddc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	f023 0201 	bic.w	r2, r3, #1
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	011b      	lsls	r3, r3, #4
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f023 030a 	bic.w	r3, r3, #10
 8005e18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	621a      	str	r2, [r3, #32]
}
 8005e2e:	bf00      	nop
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b087      	sub	sp, #28
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	60f8      	str	r0, [r7, #12]
 8005e42:	60b9      	str	r1, [r7, #8]
 8005e44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	f023 0210 	bic.w	r2, r3, #16
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	031b      	lsls	r3, r3, #12
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e76:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b085      	sub	sp, #20
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
 8005ea2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	f043 0307 	orr.w	r3, r3, #7
 8005ebc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	609a      	str	r2, [r3, #8]
}
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b087      	sub	sp, #28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
 8005edc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	021a      	lsls	r2, r3, #8
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	609a      	str	r2, [r3, #8]
}
 8005f04:	bf00      	nop
 8005f06:	371c      	adds	r7, #28
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	2201      	movs	r2, #1
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6a1a      	ldr	r2, [r3, #32]
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	43db      	mvns	r3, r3
 8005f32:	401a      	ands	r2, r3
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a1a      	ldr	r2, [r3, #32]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	f003 031f 	and.w	r3, r3, #31
 8005f42:	6879      	ldr	r1, [r7, #4]
 8005f44:	fa01 f303 	lsl.w	r3, r1, r3
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
	...

08005f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e050      	b.n	8006016 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a1c      	ldr	r2, [pc, #112]	; (8006024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d018      	beq.n	8005fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fc0:	d013      	beq.n	8005fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a18      	ldr	r2, [pc, #96]	; (8006028 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d00e      	beq.n	8005fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a16      	ldr	r2, [pc, #88]	; (800602c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d009      	beq.n	8005fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a15      	ldr	r2, [pc, #84]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d004      	beq.n	8005fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a13      	ldr	r2, [pc, #76]	; (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d10c      	bne.n	8006004 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40010000 	.word	0x40010000
 8006028:	40000400 	.word	0x40000400
 800602c:	40000800 	.word	0x40000800
 8006030:	40000c00 	.word	0x40000c00
 8006034:	40014000 	.word	0x40014000

08006038 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e03f      	b.n	80060f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fc fc9e 	bl	80029c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2224      	movs	r2, #36	; 0x24
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68da      	ldr	r2, [r3, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 ff9b 	bl	8006fe0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	691a      	ldr	r2, [r3, #16]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	695a      	ldr	r2, [r3, #20]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2220      	movs	r2, #32
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b08a      	sub	sp, #40	; 0x28
 80060fe:	af02      	add	r7, sp, #8
 8006100:	60f8      	str	r0, [r7, #12]
 8006102:	60b9      	str	r1, [r7, #8]
 8006104:	603b      	str	r3, [r7, #0]
 8006106:	4613      	mov	r3, r2
 8006108:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b20      	cmp	r3, #32
 8006118:	d17c      	bne.n	8006214 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <HAL_UART_Transmit+0x2c>
 8006120:	88fb      	ldrh	r3, [r7, #6]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e075      	b.n	8006216 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_UART_Transmit+0x3e>
 8006134:	2302      	movs	r3, #2
 8006136:	e06e      	b.n	8006216 <HAL_UART_Transmit+0x11c>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2221      	movs	r2, #33	; 0x21
 800614a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800614e:	f7fc fe75 	bl	8002e3c <HAL_GetTick>
 8006152:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	88fa      	ldrh	r2, [r7, #6]
 8006158:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	88fa      	ldrh	r2, [r7, #6]
 800615e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006168:	d108      	bne.n	800617c <HAL_UART_Transmit+0x82>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d104      	bne.n	800617c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	61bb      	str	r3, [r7, #24]
 800617a:	e003      	b.n	8006184 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006180:	2300      	movs	r3, #0
 8006182:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800618c:	e02a      	b.n	80061e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2200      	movs	r2, #0
 8006196:	2180      	movs	r1, #128	; 0x80
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 fc53 	bl	8006a44 <UART_WaitOnFlagUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d001      	beq.n	80061a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e036      	b.n	8006216 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10b      	bne.n	80061c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	881b      	ldrh	r3, [r3, #0]
 80061b2:	461a      	mov	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	3302      	adds	r3, #2
 80061c2:	61bb      	str	r3, [r7, #24]
 80061c4:	e007      	b.n	80061d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	781a      	ldrb	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	3301      	adds	r3, #1
 80061d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061da:	b29b      	uxth	r3, r3
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29a      	uxth	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1cf      	bne.n	800618e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2200      	movs	r2, #0
 80061f6:	2140      	movs	r1, #64	; 0x40
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fc23 	bl	8006a44 <UART_WaitOnFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d001      	beq.n	8006208 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e006      	b.n	8006216 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2220      	movs	r2, #32
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006210:	2300      	movs	r3, #0
 8006212:	e000      	b.n	8006216 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006214:	2302      	movs	r3, #2
  }
}
 8006216:	4618      	mov	r0, r3
 8006218:	3720      	adds	r7, #32
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}

0800621e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b08c      	sub	sp, #48	; 0x30
 8006222:	af00      	add	r7, sp, #0
 8006224:	60f8      	str	r0, [r7, #12]
 8006226:	60b9      	str	r1, [r7, #8]
 8006228:	4613      	mov	r3, r2
 800622a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b20      	cmp	r3, #32
 8006236:	d152      	bne.n	80062de <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800623e:	88fb      	ldrh	r3, [r7, #6]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e04b      	b.n	80062e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800624e:	2b01      	cmp	r3, #1
 8006250:	d101      	bne.n	8006256 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006252:	2302      	movs	r3, #2
 8006254:	e044      	b.n	80062e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006264:	88fb      	ldrh	r3, [r7, #6]
 8006266:	461a      	mov	r2, r3
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f000 fc58 	bl	8006b20 <UART_Start_Receive_DMA>
 8006270:	4603      	mov	r3, r0
 8006272:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006276:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800627a:	2b00      	cmp	r3, #0
 800627c:	d12c      	bne.n	80062d8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006282:	2b01      	cmp	r3, #1
 8006284:	d125      	bne.n	80062d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006286:	2300      	movs	r3, #0
 8006288:	613b      	str	r3, [r7, #16]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	330c      	adds	r3, #12
 80062a2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	617b      	str	r3, [r7, #20]
   return(result);
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f043 0310 	orr.w	r3, r3, #16
 80062b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	330c      	adds	r3, #12
 80062ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062bc:	627a      	str	r2, [r7, #36]	; 0x24
 80062be:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	6a39      	ldr	r1, [r7, #32]
 80062c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062c4:	e841 2300 	strex	r3, r2, [r1]
 80062c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e5      	bne.n	800629c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80062d0:	e002      	b.n	80062d8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80062d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80062dc:	e000      	b.n	80062e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80062de:	2302      	movs	r3, #2
  }
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3730      	adds	r7, #48	; 0x30
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b0ba      	sub	sp, #232	; 0xe8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800630e:	2300      	movs	r3, #0
 8006310:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006314:	2300      	movs	r3, #0
 8006316:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800631a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800631e:	f003 030f 	and.w	r3, r3, #15
 8006322:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10f      	bne.n	800634e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800632e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006332:	f003 0320 	and.w	r3, r3, #32
 8006336:	2b00      	cmp	r3, #0
 8006338:	d009      	beq.n	800634e <HAL_UART_IRQHandler+0x66>
 800633a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800633e:	f003 0320 	and.w	r3, r3, #32
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 fd8f 	bl	8006e6a <UART_Receive_IT>
      return;
 800634c:	e256      	b.n	80067fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800634e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006352:	2b00      	cmp	r3, #0
 8006354:	f000 80de 	beq.w	8006514 <HAL_UART_IRQHandler+0x22c>
 8006358:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d106      	bne.n	8006372 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006368:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 80d1 	beq.w	8006514 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00b      	beq.n	8006396 <HAL_UART_IRQHandler+0xae>
 800637e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006386:	2b00      	cmp	r3, #0
 8006388:	d005      	beq.n	8006396 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638e:	f043 0201 	orr.w	r2, r3, #1
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00b      	beq.n	80063ba <HAL_UART_IRQHandler+0xd2>
 80063a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d005      	beq.n	80063ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b2:	f043 0202 	orr.w	r2, r3, #2
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00b      	beq.n	80063de <HAL_UART_IRQHandler+0xf6>
 80063c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d005      	beq.n	80063de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d6:	f043 0204 	orr.w	r2, r3, #4
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063e2:	f003 0308 	and.w	r3, r3, #8
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d011      	beq.n	800640e <HAL_UART_IRQHandler+0x126>
 80063ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d105      	bne.n	8006402 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006406:	f043 0208 	orr.w	r2, r3, #8
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 81ed 	beq.w	80067f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	2b00      	cmp	r3, #0
 8006422:	d008      	beq.n	8006436 <HAL_UART_IRQHandler+0x14e>
 8006424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006428:	f003 0320 	and.w	r3, r3, #32
 800642c:	2b00      	cmp	r3, #0
 800642e:	d002      	beq.n	8006436 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 fd1a 	bl	8006e6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006440:	2b40      	cmp	r3, #64	; 0x40
 8006442:	bf0c      	ite	eq
 8006444:	2301      	moveq	r3, #1
 8006446:	2300      	movne	r3, #0
 8006448:	b2db      	uxtb	r3, r3
 800644a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	f003 0308 	and.w	r3, r3, #8
 8006456:	2b00      	cmp	r3, #0
 8006458:	d103      	bne.n	8006462 <HAL_UART_IRQHandler+0x17a>
 800645a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800645e:	2b00      	cmp	r3, #0
 8006460:	d04f      	beq.n	8006502 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 fc22 	bl	8006cac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006472:	2b40      	cmp	r3, #64	; 0x40
 8006474:	d141      	bne.n	80064fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3314      	adds	r3, #20
 800647c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006484:	e853 3f00 	ldrex	r3, [r3]
 8006488:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800648c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006494:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3314      	adds	r3, #20
 800649e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80064a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80064a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064b2:	e841 2300 	strex	r3, r2, [r1]
 80064b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1d9      	bne.n	8006476 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d013      	beq.n	80064f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	4a7d      	ldr	r2, [pc, #500]	; (80066c4 <HAL_UART_IRQHandler+0x3dc>)
 80064d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fd fc94 	bl	8003e04 <HAL_DMA_Abort_IT>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d016      	beq.n	8006510 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064ec:	4610      	mov	r0, r2
 80064ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f0:	e00e      	b.n	8006510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f9a4 	bl	8006840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f8:	e00a      	b.n	8006510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f9a0 	bl	8006840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006500:	e006      	b.n	8006510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f99c 	bl	8006840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800650e:	e170      	b.n	80067f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006510:	bf00      	nop
    return;
 8006512:	e16e      	b.n	80067f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006518:	2b01      	cmp	r3, #1
 800651a:	f040 814a 	bne.w	80067b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800651e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 8143 	beq.w	80067b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800652c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006530:	f003 0310 	and.w	r3, r3, #16
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 813c 	beq.w	80067b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800653a:	2300      	movs	r3, #0
 800653c:	60bb      	str	r3, [r7, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	60bb      	str	r3, [r7, #8]
 800654e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655a:	2b40      	cmp	r3, #64	; 0x40
 800655c:	f040 80b4 	bne.w	80066c8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800656c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 8140 	beq.w	80067f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800657a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800657e:	429a      	cmp	r2, r3
 8006580:	f080 8139 	bcs.w	80067f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800658a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006596:	f000 8088 	beq.w	80066aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	330c      	adds	r3, #12
 80065a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065a8:	e853 3f00 	ldrex	r3, [r3]
 80065ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	330c      	adds	r3, #12
 80065c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80065c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80065ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80065d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80065d6:	e841 2300 	strex	r3, r2, [r1]
 80065da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1d9      	bne.n	800659a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3314      	adds	r3, #20
 80065ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065f0:	e853 3f00 	ldrex	r3, [r3]
 80065f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80065f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80065f8:	f023 0301 	bic.w	r3, r3, #1
 80065fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	3314      	adds	r3, #20
 8006606:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800660a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800660e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006610:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006612:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006616:	e841 2300 	strex	r3, r2, [r1]
 800661a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800661c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1e1      	bne.n	80065e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3314      	adds	r3, #20
 8006628:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800662c:	e853 3f00 	ldrex	r3, [r3]
 8006630:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006638:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3314      	adds	r3, #20
 8006642:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006646:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006648:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800664c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800664e:	e841 2300 	strex	r3, r2, [r1]
 8006652:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006654:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1e3      	bne.n	8006622 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2220      	movs	r2, #32
 800665e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006670:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006672:	e853 3f00 	ldrex	r3, [r3]
 8006676:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006678:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800667a:	f023 0310 	bic.w	r3, r3, #16
 800667e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	330c      	adds	r3, #12
 8006688:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800668c:	65ba      	str	r2, [r7, #88]	; 0x58
 800668e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006692:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800669a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e3      	bne.n	8006668 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7fd fb3d 	bl	8003d24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	4619      	mov	r1, r3
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f7fb ffa4 	bl	8002608 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066c0:	e099      	b.n	80067f6 <HAL_UART_IRQHandler+0x50e>
 80066c2:	bf00      	nop
 80066c4:	08006d73 	.word	0x08006d73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066dc:	b29b      	uxth	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 808b 	beq.w	80067fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80066e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 8086 	beq.w	80067fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	330c      	adds	r3, #12
 80066f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006700:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006704:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	330c      	adds	r3, #12
 800670e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006712:	647a      	str	r2, [r7, #68]	; 0x44
 8006714:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e3      	bne.n	80066ee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3314      	adds	r3, #20
 800672c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	623b      	str	r3, [r7, #32]
   return(result);
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	f023 0301 	bic.w	r3, r3, #1
 800673c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3314      	adds	r3, #20
 8006746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800674a:	633a      	str	r2, [r7, #48]	; 0x30
 800674c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e3      	bne.n	8006726 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	330c      	adds	r3, #12
 8006772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	60fb      	str	r3, [r7, #12]
   return(result);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f023 0310 	bic.w	r3, r3, #16
 8006782:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	330c      	adds	r3, #12
 800678c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006790:	61fa      	str	r2, [r7, #28]
 8006792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	69b9      	ldr	r1, [r7, #24]
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	617b      	str	r3, [r7, #20]
   return(result);
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e3      	bne.n	800676c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067a8:	4619      	mov	r1, r3
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f7fb ff2c 	bl	8002608 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067b0:	e023      	b.n	80067fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d009      	beq.n	80067d2 <HAL_UART_IRQHandler+0x4ea>
 80067be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 fae5 	bl	8006d9a <UART_Transmit_IT>
    return;
 80067d0:	e014      	b.n	80067fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00e      	beq.n	80067fc <HAL_UART_IRQHandler+0x514>
 80067de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d008      	beq.n	80067fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fb25 	bl	8006e3a <UART_EndTransmit_IT>
    return;
 80067f0:	e004      	b.n	80067fc <HAL_UART_IRQHandler+0x514>
    return;
 80067f2:	bf00      	nop
 80067f4:	e002      	b.n	80067fc <HAL_UART_IRQHandler+0x514>
      return;
 80067f6:	bf00      	nop
 80067f8:	e000      	b.n	80067fc <HAL_UART_IRQHandler+0x514>
      return;
 80067fa:	bf00      	nop
  }
}
 80067fc:	37e8      	adds	r7, #232	; 0xe8
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop

08006804 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b09c      	sub	sp, #112	; 0x70
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800686c:	2b00      	cmp	r3, #0
 800686e:	d172      	bne.n	8006956 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006872:	2200      	movs	r2, #0
 8006874:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	330c      	adds	r3, #12
 800687c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800688c:	66bb      	str	r3, [r7, #104]	; 0x68
 800688e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	330c      	adds	r3, #12
 8006894:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006896:	65ba      	str	r2, [r7, #88]	; 0x58
 8006898:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800689c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800689e:	e841 2300 	strex	r3, r2, [r1]
 80068a2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80068a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1e5      	bne.n	8006876 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3314      	adds	r3, #20
 80068b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80068ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068bc:	f023 0301 	bic.w	r3, r3, #1
 80068c0:	667b      	str	r3, [r7, #100]	; 0x64
 80068c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3314      	adds	r3, #20
 80068c8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80068ca:	647a      	str	r2, [r7, #68]	; 0x44
 80068cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068d2:	e841 2300 	strex	r3, r2, [r1]
 80068d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1e5      	bne.n	80068aa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3314      	adds	r3, #20
 80068e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	e853 3f00 	ldrex	r3, [r3]
 80068ec:	623b      	str	r3, [r7, #32]
   return(result);
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068f4:	663b      	str	r3, [r7, #96]	; 0x60
 80068f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3314      	adds	r3, #20
 80068fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80068fe:	633a      	str	r2, [r7, #48]	; 0x30
 8006900:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006906:	e841 2300 	strex	r3, r2, [r1]
 800690a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800690c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1e5      	bne.n	80068de <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006914:	2220      	movs	r2, #32
 8006916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800691a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800691c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691e:	2b01      	cmp	r3, #1
 8006920:	d119      	bne.n	8006956 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	330c      	adds	r3, #12
 8006928:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	e853 3f00 	ldrex	r3, [r3]
 8006930:	60fb      	str	r3, [r7, #12]
   return(result);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f023 0310 	bic.w	r3, r3, #16
 8006938:	65fb      	str	r3, [r7, #92]	; 0x5c
 800693a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	330c      	adds	r3, #12
 8006940:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006942:	61fa      	str	r2, [r7, #28]
 8006944:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006946:	69b9      	ldr	r1, [r7, #24]
 8006948:	69fa      	ldr	r2, [r7, #28]
 800694a:	e841 2300 	strex	r3, r2, [r1]
 800694e:	617b      	str	r3, [r7, #20]
   return(result);
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1e5      	bne.n	8006922 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800695a:	2b01      	cmp	r3, #1
 800695c:	d106      	bne.n	800696c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800695e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006960:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006962:	4619      	mov	r1, r3
 8006964:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006966:	f7fb fe4f 	bl	8002608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800696a:	e002      	b.n	8006972 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800696c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800696e:	f7ff ff53 	bl	8006818 <HAL_UART_RxCpltCallback>
}
 8006972:	bf00      	nop
 8006974:	3770      	adds	r7, #112	; 0x70
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b084      	sub	sp, #16
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006986:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698c:	2b01      	cmp	r3, #1
 800698e:	d108      	bne.n	80069a2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006994:	085b      	lsrs	r3, r3, #1
 8006996:	b29b      	uxth	r3, r3
 8006998:	4619      	mov	r1, r3
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f7fb fe34 	bl	8002608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069a0:	e002      	b.n	80069a8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff ff42 	bl	800682c <HAL_UART_RxHalfCpltCallback>
}
 80069a8:	bf00      	nop
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80069b8:	2300      	movs	r3, #0
 80069ba:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069cc:	2b80      	cmp	r3, #128	; 0x80
 80069ce:	bf0c      	ite	eq
 80069d0:	2301      	moveq	r3, #1
 80069d2:	2300      	movne	r3, #0
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	2b21      	cmp	r3, #33	; 0x21
 80069e2:	d108      	bne.n	80069f6 <UART_DMAError+0x46>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d005      	beq.n	80069f6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	2200      	movs	r2, #0
 80069ee:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80069f0:	68b8      	ldr	r0, [r7, #8]
 80069f2:	f000 f933 	bl	8006c5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a00:	2b40      	cmp	r3, #64	; 0x40
 8006a02:	bf0c      	ite	eq
 8006a04:	2301      	moveq	r3, #1
 8006a06:	2300      	movne	r3, #0
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b22      	cmp	r3, #34	; 0x22
 8006a16:	d108      	bne.n	8006a2a <UART_DMAError+0x7a>
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d005      	beq.n	8006a2a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2200      	movs	r2, #0
 8006a22:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006a24:	68b8      	ldr	r0, [r7, #8]
 8006a26:	f000 f941 	bl	8006cac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2e:	f043 0210 	orr.w	r2, r3, #16
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a36:	68b8      	ldr	r0, [r7, #8]
 8006a38:	f7ff ff02 	bl	8006840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a3c:	bf00      	nop
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b090      	sub	sp, #64	; 0x40
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	603b      	str	r3, [r7, #0]
 8006a50:	4613      	mov	r3, r2
 8006a52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a54:	e050      	b.n	8006af8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a5c:	d04c      	beq.n	8006af8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006a5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d007      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a64:	f7fc f9ea 	bl	8002e3c <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d241      	bcs.n	8006af8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006a94:	637a      	str	r2, [r7, #52]	; 0x34
 8006a96:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e5      	bne.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3314      	adds	r3, #20
 8006aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	e853 3f00 	ldrex	r3, [r3]
 8006ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	f023 0301 	bic.w	r3, r3, #1
 8006abe:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3314      	adds	r3, #20
 8006ac6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ac8:	623a      	str	r2, [r7, #32]
 8006aca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	69f9      	ldr	r1, [r7, #28]
 8006ace:	6a3a      	ldr	r2, [r7, #32]
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e5      	bne.n	8006aa8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e00f      	b.n	8006b18 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	4013      	ands	r3, r2
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	bf0c      	ite	eq
 8006b08:	2301      	moveq	r3, #1
 8006b0a:	2300      	movne	r3, #0
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	461a      	mov	r2, r3
 8006b10:	79fb      	ldrb	r3, [r7, #7]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d09f      	beq.n	8006a56 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3740      	adds	r7, #64	; 0x40
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b098      	sub	sp, #96	; 0x60
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	88fa      	ldrh	r2, [r7, #6]
 8006b38:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2222      	movs	r2, #34	; 0x22
 8006b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b4c:	4a40      	ldr	r2, [pc, #256]	; (8006c50 <UART_Start_Receive_DMA+0x130>)
 8006b4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b54:	4a3f      	ldr	r2, [pc, #252]	; (8006c54 <UART_Start_Receive_DMA+0x134>)
 8006b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	4a3e      	ldr	r2, [pc, #248]	; (8006c58 <UART_Start_Receive_DMA+0x138>)
 8006b5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b64:	2200      	movs	r2, #0
 8006b66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006b68:	f107 0308 	add.w	r3, r7, #8
 8006b6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4619      	mov	r1, r3
 8006b7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	88fb      	ldrh	r3, [r7, #6]
 8006b80:	f7fd f878 	bl	8003c74 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006b84:	2300      	movs	r3, #0
 8006b86:	613b      	str	r3, [r7, #16]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	613b      	str	r3, [r7, #16]
 8006b98:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d019      	beq.n	8006bde <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	330c      	adds	r3, #12
 8006bb0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bc0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	330c      	adds	r3, #12
 8006bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006bca:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006bcc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bce:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006bd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e5      	bne.n	8006baa <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3314      	adds	r3, #20
 8006be4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf0:	f043 0301 	orr.w	r3, r3, #1
 8006bf4:	657b      	str	r3, [r7, #84]	; 0x54
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3314      	adds	r3, #20
 8006bfc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006bfe:	63ba      	str	r2, [r7, #56]	; 0x38
 8006c00:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c02:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006c04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c06:	e841 2300 	strex	r3, r2, [r1]
 8006c0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1e5      	bne.n	8006bde <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3314      	adds	r3, #20
 8006c18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	e853 3f00 	ldrex	r3, [r3]
 8006c20:	617b      	str	r3, [r7, #20]
   return(result);
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c28:	653b      	str	r3, [r7, #80]	; 0x50
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3314      	adds	r3, #20
 8006c30:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006c32:	627a      	str	r2, [r7, #36]	; 0x24
 8006c34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c36:	6a39      	ldr	r1, [r7, #32]
 8006c38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c3a:	e841 2300 	strex	r3, r2, [r1]
 8006c3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d1e5      	bne.n	8006c12 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3760      	adds	r7, #96	; 0x60
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	08006855 	.word	0x08006855
 8006c54:	0800697b 	.word	0x0800697b
 8006c58:	080069b1 	.word	0x080069b1

08006c5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b089      	sub	sp, #36	; 0x24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	330c      	adds	r3, #12
 8006c6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	e853 3f00 	ldrex	r3, [r3]
 8006c72:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006c7a:	61fb      	str	r3, [r7, #28]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	330c      	adds	r3, #12
 8006c82:	69fa      	ldr	r2, [r7, #28]
 8006c84:	61ba      	str	r2, [r7, #24]
 8006c86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c88:	6979      	ldr	r1, [r7, #20]
 8006c8a:	69ba      	ldr	r2, [r7, #24]
 8006c8c:	e841 2300 	strex	r3, r2, [r1]
 8006c90:	613b      	str	r3, [r7, #16]
   return(result);
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1e5      	bne.n	8006c64 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006ca0:	bf00      	nop
 8006ca2:	3724      	adds	r7, #36	; 0x24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b095      	sub	sp, #84	; 0x54
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	330c      	adds	r3, #12
 8006cba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	330c      	adds	r3, #12
 8006cd2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cd4:	643a      	str	r2, [r7, #64]	; 0x40
 8006cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006cda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cdc:	e841 2300 	strex	r3, r2, [r1]
 8006ce0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1e5      	bne.n	8006cb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3314      	adds	r3, #20
 8006cee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf0:	6a3b      	ldr	r3, [r7, #32]
 8006cf2:	e853 3f00 	ldrex	r3, [r3]
 8006cf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	f023 0301 	bic.w	r3, r3, #1
 8006cfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3314      	adds	r3, #20
 8006d06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d10:	e841 2300 	strex	r3, r2, [r1]
 8006d14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1e5      	bne.n	8006ce8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d119      	bne.n	8006d58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	330c      	adds	r3, #12
 8006d2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	f023 0310 	bic.w	r3, r3, #16
 8006d3a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d44:	61ba      	str	r2, [r7, #24]
 8006d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d48:	6979      	ldr	r1, [r7, #20]
 8006d4a:	69ba      	ldr	r2, [r7, #24]
 8006d4c:	e841 2300 	strex	r3, r2, [r1]
 8006d50:	613b      	str	r3, [r7, #16]
   return(result);
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1e5      	bne.n	8006d24 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d66:	bf00      	nop
 8006d68:	3754      	adds	r7, #84	; 0x54
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr

08006d72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b084      	sub	sp, #16
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f7ff fd57 	bl	8006840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d92:	bf00      	nop
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b085      	sub	sp, #20
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b21      	cmp	r3, #33	; 0x21
 8006dac:	d13e      	bne.n	8006e2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db6:	d114      	bne.n	8006de2 <UART_Transmit_IT+0x48>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d110      	bne.n	8006de2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	1c9a      	adds	r2, r3, #2
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	621a      	str	r2, [r3, #32]
 8006de0:	e008      	b.n	8006df4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	1c59      	adds	r1, r3, #1
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	6211      	str	r1, [r2, #32]
 8006dec:	781a      	ldrb	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	4619      	mov	r1, r3
 8006e02:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10f      	bne.n	8006e28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68da      	ldr	r2, [r3, #12]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	e000      	b.n	8006e2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e2c:	2302      	movs	r3, #2
  }
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b082      	sub	sp, #8
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68da      	ldr	r2, [r3, #12]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff fcd2 	bl	8006804 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b08c      	sub	sp, #48	; 0x30
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b22      	cmp	r3, #34	; 0x22
 8006e7c:	f040 80ab 	bne.w	8006fd6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e88:	d117      	bne.n	8006eba <UART_Receive_IT+0x50>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d113      	bne.n	8006eba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb2:	1c9a      	adds	r2, r3, #2
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	629a      	str	r2, [r3, #40]	; 0x28
 8006eb8:	e026      	b.n	8006f08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ecc:	d007      	beq.n	8006ede <UART_Receive_IT+0x74>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10a      	bne.n	8006eec <UART_Receive_IT+0x82>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d106      	bne.n	8006eec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	e008      	b.n	8006efe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ef8:	b2da      	uxtb	r2, r3
 8006efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f02:	1c5a      	adds	r2, r3, #1
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	4619      	mov	r1, r3
 8006f16:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d15a      	bne.n	8006fd2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68da      	ldr	r2, [r3, #12]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0220 	bic.w	r2, r2, #32
 8006f2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68da      	ldr	r2, [r3, #12]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	695a      	ldr	r2, [r3, #20]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f022 0201 	bic.w	r2, r2, #1
 8006f4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d135      	bne.n	8006fc8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	330c      	adds	r3, #12
 8006f68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	e853 3f00 	ldrex	r3, [r3]
 8006f70:	613b      	str	r3, [r7, #16]
   return(result);
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f023 0310 	bic.w	r3, r3, #16
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	330c      	adds	r3, #12
 8006f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f82:	623a      	str	r2, [r7, #32]
 8006f84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f86:	69f9      	ldr	r1, [r7, #28]
 8006f88:	6a3a      	ldr	r2, [r7, #32]
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e5      	bne.n	8006f62 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0310 	and.w	r3, r3, #16
 8006fa0:	2b10      	cmp	r3, #16
 8006fa2:	d10a      	bne.n	8006fba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	60fb      	str	r3, [r7, #12]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	60fb      	str	r3, [r7, #12]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7fb fb21 	bl	8002608 <HAL_UARTEx_RxEventCallback>
 8006fc6:	e002      	b.n	8006fce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f7ff fc25 	bl	8006818 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e002      	b.n	8006fd8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	e000      	b.n	8006fd8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006fd6:	2302      	movs	r3, #2
  }
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3730      	adds	r7, #48	; 0x30
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fe4:	b0c0      	sub	sp, #256	; 0x100
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffc:	68d9      	ldr	r1, [r3, #12]
 8006ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	ea40 0301 	orr.w	r3, r0, r1
 8007008:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800700a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	431a      	orrs	r2, r3
 8007018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800701c:	695b      	ldr	r3, [r3, #20]
 800701e:	431a      	orrs	r2, r3
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	4313      	orrs	r3, r2
 8007028:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800702c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007038:	f021 010c 	bic.w	r1, r1, #12
 800703c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007046:	430b      	orrs	r3, r1
 8007048:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800704a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800705a:	6999      	ldr	r1, [r3, #24]
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	ea40 0301 	orr.w	r3, r0, r1
 8007066:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	4b8f      	ldr	r3, [pc, #572]	; (80072ac <UART_SetConfig+0x2cc>)
 8007070:	429a      	cmp	r2, r3
 8007072:	d005      	beq.n	8007080 <UART_SetConfig+0xa0>
 8007074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	4b8d      	ldr	r3, [pc, #564]	; (80072b0 <UART_SetConfig+0x2d0>)
 800707c:	429a      	cmp	r2, r3
 800707e:	d104      	bne.n	800708a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007080:	f7fe f820 	bl	80050c4 <HAL_RCC_GetPCLK2Freq>
 8007084:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007088:	e003      	b.n	8007092 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800708a:	f7fe f807 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 800708e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800709c:	f040 810c 	bne.w	80072b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070a4:	2200      	movs	r2, #0
 80070a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80070aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80070ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80070b2:	4622      	mov	r2, r4
 80070b4:	462b      	mov	r3, r5
 80070b6:	1891      	adds	r1, r2, r2
 80070b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80070ba:	415b      	adcs	r3, r3
 80070bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80070c2:	4621      	mov	r1, r4
 80070c4:	eb12 0801 	adds.w	r8, r2, r1
 80070c8:	4629      	mov	r1, r5
 80070ca:	eb43 0901 	adc.w	r9, r3, r1
 80070ce:	f04f 0200 	mov.w	r2, #0
 80070d2:	f04f 0300 	mov.w	r3, #0
 80070d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070e2:	4690      	mov	r8, r2
 80070e4:	4699      	mov	r9, r3
 80070e6:	4623      	mov	r3, r4
 80070e8:	eb18 0303 	adds.w	r3, r8, r3
 80070ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80070f0:	462b      	mov	r3, r5
 80070f2:	eb49 0303 	adc.w	r3, r9, r3
 80070f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007106:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800710a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800710e:	460b      	mov	r3, r1
 8007110:	18db      	adds	r3, r3, r3
 8007112:	653b      	str	r3, [r7, #80]	; 0x50
 8007114:	4613      	mov	r3, r2
 8007116:	eb42 0303 	adc.w	r3, r2, r3
 800711a:	657b      	str	r3, [r7, #84]	; 0x54
 800711c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007120:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007124:	f7f9 fdc8 	bl	8000cb8 <__aeabi_uldivmod>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4b61      	ldr	r3, [pc, #388]	; (80072b4 <UART_SetConfig+0x2d4>)
 800712e:	fba3 2302 	umull	r2, r3, r3, r2
 8007132:	095b      	lsrs	r3, r3, #5
 8007134:	011c      	lsls	r4, r3, #4
 8007136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800713a:	2200      	movs	r2, #0
 800713c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007140:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007144:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007148:	4642      	mov	r2, r8
 800714a:	464b      	mov	r3, r9
 800714c:	1891      	adds	r1, r2, r2
 800714e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007150:	415b      	adcs	r3, r3
 8007152:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007154:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007158:	4641      	mov	r1, r8
 800715a:	eb12 0a01 	adds.w	sl, r2, r1
 800715e:	4649      	mov	r1, r9
 8007160:	eb43 0b01 	adc.w	fp, r3, r1
 8007164:	f04f 0200 	mov.w	r2, #0
 8007168:	f04f 0300 	mov.w	r3, #0
 800716c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007170:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007174:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007178:	4692      	mov	sl, r2
 800717a:	469b      	mov	fp, r3
 800717c:	4643      	mov	r3, r8
 800717e:	eb1a 0303 	adds.w	r3, sl, r3
 8007182:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007186:	464b      	mov	r3, r9
 8007188:	eb4b 0303 	adc.w	r3, fp, r3
 800718c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800719c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80071a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80071a4:	460b      	mov	r3, r1
 80071a6:	18db      	adds	r3, r3, r3
 80071a8:	643b      	str	r3, [r7, #64]	; 0x40
 80071aa:	4613      	mov	r3, r2
 80071ac:	eb42 0303 	adc.w	r3, r2, r3
 80071b0:	647b      	str	r3, [r7, #68]	; 0x44
 80071b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80071b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80071ba:	f7f9 fd7d 	bl	8000cb8 <__aeabi_uldivmod>
 80071be:	4602      	mov	r2, r0
 80071c0:	460b      	mov	r3, r1
 80071c2:	4611      	mov	r1, r2
 80071c4:	4b3b      	ldr	r3, [pc, #236]	; (80072b4 <UART_SetConfig+0x2d4>)
 80071c6:	fba3 2301 	umull	r2, r3, r3, r1
 80071ca:	095b      	lsrs	r3, r3, #5
 80071cc:	2264      	movs	r2, #100	; 0x64
 80071ce:	fb02 f303 	mul.w	r3, r2, r3
 80071d2:	1acb      	subs	r3, r1, r3
 80071d4:	00db      	lsls	r3, r3, #3
 80071d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80071da:	4b36      	ldr	r3, [pc, #216]	; (80072b4 <UART_SetConfig+0x2d4>)
 80071dc:	fba3 2302 	umull	r2, r3, r3, r2
 80071e0:	095b      	lsrs	r3, r3, #5
 80071e2:	005b      	lsls	r3, r3, #1
 80071e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071e8:	441c      	add	r4, r3
 80071ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071ee:	2200      	movs	r2, #0
 80071f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80071f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80071fc:	4642      	mov	r2, r8
 80071fe:	464b      	mov	r3, r9
 8007200:	1891      	adds	r1, r2, r2
 8007202:	63b9      	str	r1, [r7, #56]	; 0x38
 8007204:	415b      	adcs	r3, r3
 8007206:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007208:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800720c:	4641      	mov	r1, r8
 800720e:	1851      	adds	r1, r2, r1
 8007210:	6339      	str	r1, [r7, #48]	; 0x30
 8007212:	4649      	mov	r1, r9
 8007214:	414b      	adcs	r3, r1
 8007216:	637b      	str	r3, [r7, #52]	; 0x34
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007224:	4659      	mov	r1, fp
 8007226:	00cb      	lsls	r3, r1, #3
 8007228:	4651      	mov	r1, sl
 800722a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800722e:	4651      	mov	r1, sl
 8007230:	00ca      	lsls	r2, r1, #3
 8007232:	4610      	mov	r0, r2
 8007234:	4619      	mov	r1, r3
 8007236:	4603      	mov	r3, r0
 8007238:	4642      	mov	r2, r8
 800723a:	189b      	adds	r3, r3, r2
 800723c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007240:	464b      	mov	r3, r9
 8007242:	460a      	mov	r2, r1
 8007244:	eb42 0303 	adc.w	r3, r2, r3
 8007248:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800724c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007258:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800725c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007260:	460b      	mov	r3, r1
 8007262:	18db      	adds	r3, r3, r3
 8007264:	62bb      	str	r3, [r7, #40]	; 0x28
 8007266:	4613      	mov	r3, r2
 8007268:	eb42 0303 	adc.w	r3, r2, r3
 800726c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800726e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007272:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007276:	f7f9 fd1f 	bl	8000cb8 <__aeabi_uldivmod>
 800727a:	4602      	mov	r2, r0
 800727c:	460b      	mov	r3, r1
 800727e:	4b0d      	ldr	r3, [pc, #52]	; (80072b4 <UART_SetConfig+0x2d4>)
 8007280:	fba3 1302 	umull	r1, r3, r3, r2
 8007284:	095b      	lsrs	r3, r3, #5
 8007286:	2164      	movs	r1, #100	; 0x64
 8007288:	fb01 f303 	mul.w	r3, r1, r3
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	00db      	lsls	r3, r3, #3
 8007290:	3332      	adds	r3, #50	; 0x32
 8007292:	4a08      	ldr	r2, [pc, #32]	; (80072b4 <UART_SetConfig+0x2d4>)
 8007294:	fba2 2303 	umull	r2, r3, r2, r3
 8007298:	095b      	lsrs	r3, r3, #5
 800729a:	f003 0207 	and.w	r2, r3, #7
 800729e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4422      	add	r2, r4
 80072a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80072a8:	e106      	b.n	80074b8 <UART_SetConfig+0x4d8>
 80072aa:	bf00      	nop
 80072ac:	40011000 	.word	0x40011000
 80072b0:	40011400 	.word	0x40011400
 80072b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072bc:	2200      	movs	r2, #0
 80072be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80072c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80072c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80072ca:	4642      	mov	r2, r8
 80072cc:	464b      	mov	r3, r9
 80072ce:	1891      	adds	r1, r2, r2
 80072d0:	6239      	str	r1, [r7, #32]
 80072d2:	415b      	adcs	r3, r3
 80072d4:	627b      	str	r3, [r7, #36]	; 0x24
 80072d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072da:	4641      	mov	r1, r8
 80072dc:	1854      	adds	r4, r2, r1
 80072de:	4649      	mov	r1, r9
 80072e0:	eb43 0501 	adc.w	r5, r3, r1
 80072e4:	f04f 0200 	mov.w	r2, #0
 80072e8:	f04f 0300 	mov.w	r3, #0
 80072ec:	00eb      	lsls	r3, r5, #3
 80072ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072f2:	00e2      	lsls	r2, r4, #3
 80072f4:	4614      	mov	r4, r2
 80072f6:	461d      	mov	r5, r3
 80072f8:	4643      	mov	r3, r8
 80072fa:	18e3      	adds	r3, r4, r3
 80072fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007300:	464b      	mov	r3, r9
 8007302:	eb45 0303 	adc.w	r3, r5, r3
 8007306:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800730a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007316:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800731a:	f04f 0200 	mov.w	r2, #0
 800731e:	f04f 0300 	mov.w	r3, #0
 8007322:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007326:	4629      	mov	r1, r5
 8007328:	008b      	lsls	r3, r1, #2
 800732a:	4621      	mov	r1, r4
 800732c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007330:	4621      	mov	r1, r4
 8007332:	008a      	lsls	r2, r1, #2
 8007334:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007338:	f7f9 fcbe 	bl	8000cb8 <__aeabi_uldivmod>
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	4b60      	ldr	r3, [pc, #384]	; (80074c4 <UART_SetConfig+0x4e4>)
 8007342:	fba3 2302 	umull	r2, r3, r3, r2
 8007346:	095b      	lsrs	r3, r3, #5
 8007348:	011c      	lsls	r4, r3, #4
 800734a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800734e:	2200      	movs	r2, #0
 8007350:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007354:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007358:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800735c:	4642      	mov	r2, r8
 800735e:	464b      	mov	r3, r9
 8007360:	1891      	adds	r1, r2, r2
 8007362:	61b9      	str	r1, [r7, #24]
 8007364:	415b      	adcs	r3, r3
 8007366:	61fb      	str	r3, [r7, #28]
 8007368:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800736c:	4641      	mov	r1, r8
 800736e:	1851      	adds	r1, r2, r1
 8007370:	6139      	str	r1, [r7, #16]
 8007372:	4649      	mov	r1, r9
 8007374:	414b      	adcs	r3, r1
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	f04f 0200 	mov.w	r2, #0
 800737c:	f04f 0300 	mov.w	r3, #0
 8007380:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007384:	4659      	mov	r1, fp
 8007386:	00cb      	lsls	r3, r1, #3
 8007388:	4651      	mov	r1, sl
 800738a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800738e:	4651      	mov	r1, sl
 8007390:	00ca      	lsls	r2, r1, #3
 8007392:	4610      	mov	r0, r2
 8007394:	4619      	mov	r1, r3
 8007396:	4603      	mov	r3, r0
 8007398:	4642      	mov	r2, r8
 800739a:	189b      	adds	r3, r3, r2
 800739c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80073a0:	464b      	mov	r3, r9
 80073a2:	460a      	mov	r2, r1
 80073a4:	eb42 0303 	adc.w	r3, r2, r3
 80073a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80073ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80073b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80073b8:	f04f 0200 	mov.w	r2, #0
 80073bc:	f04f 0300 	mov.w	r3, #0
 80073c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80073c4:	4649      	mov	r1, r9
 80073c6:	008b      	lsls	r3, r1, #2
 80073c8:	4641      	mov	r1, r8
 80073ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073ce:	4641      	mov	r1, r8
 80073d0:	008a      	lsls	r2, r1, #2
 80073d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80073d6:	f7f9 fc6f 	bl	8000cb8 <__aeabi_uldivmod>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	4b38      	ldr	r3, [pc, #224]	; (80074c4 <UART_SetConfig+0x4e4>)
 80073e2:	fba3 2301 	umull	r2, r3, r3, r1
 80073e6:	095b      	lsrs	r3, r3, #5
 80073e8:	2264      	movs	r2, #100	; 0x64
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	1acb      	subs	r3, r1, r3
 80073f0:	011b      	lsls	r3, r3, #4
 80073f2:	3332      	adds	r3, #50	; 0x32
 80073f4:	4a33      	ldr	r2, [pc, #204]	; (80074c4 <UART_SetConfig+0x4e4>)
 80073f6:	fba2 2303 	umull	r2, r3, r2, r3
 80073fa:	095b      	lsrs	r3, r3, #5
 80073fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007400:	441c      	add	r4, r3
 8007402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007406:	2200      	movs	r2, #0
 8007408:	673b      	str	r3, [r7, #112]	; 0x70
 800740a:	677a      	str	r2, [r7, #116]	; 0x74
 800740c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007410:	4642      	mov	r2, r8
 8007412:	464b      	mov	r3, r9
 8007414:	1891      	adds	r1, r2, r2
 8007416:	60b9      	str	r1, [r7, #8]
 8007418:	415b      	adcs	r3, r3
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007420:	4641      	mov	r1, r8
 8007422:	1851      	adds	r1, r2, r1
 8007424:	6039      	str	r1, [r7, #0]
 8007426:	4649      	mov	r1, r9
 8007428:	414b      	adcs	r3, r1
 800742a:	607b      	str	r3, [r7, #4]
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	f04f 0300 	mov.w	r3, #0
 8007434:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007438:	4659      	mov	r1, fp
 800743a:	00cb      	lsls	r3, r1, #3
 800743c:	4651      	mov	r1, sl
 800743e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007442:	4651      	mov	r1, sl
 8007444:	00ca      	lsls	r2, r1, #3
 8007446:	4610      	mov	r0, r2
 8007448:	4619      	mov	r1, r3
 800744a:	4603      	mov	r3, r0
 800744c:	4642      	mov	r2, r8
 800744e:	189b      	adds	r3, r3, r2
 8007450:	66bb      	str	r3, [r7, #104]	; 0x68
 8007452:	464b      	mov	r3, r9
 8007454:	460a      	mov	r2, r1
 8007456:	eb42 0303 	adc.w	r3, r2, r3
 800745a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800745c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	663b      	str	r3, [r7, #96]	; 0x60
 8007466:	667a      	str	r2, [r7, #100]	; 0x64
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	f04f 0300 	mov.w	r3, #0
 8007470:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007474:	4649      	mov	r1, r9
 8007476:	008b      	lsls	r3, r1, #2
 8007478:	4641      	mov	r1, r8
 800747a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800747e:	4641      	mov	r1, r8
 8007480:	008a      	lsls	r2, r1, #2
 8007482:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007486:	f7f9 fc17 	bl	8000cb8 <__aeabi_uldivmod>
 800748a:	4602      	mov	r2, r0
 800748c:	460b      	mov	r3, r1
 800748e:	4b0d      	ldr	r3, [pc, #52]	; (80074c4 <UART_SetConfig+0x4e4>)
 8007490:	fba3 1302 	umull	r1, r3, r3, r2
 8007494:	095b      	lsrs	r3, r3, #5
 8007496:	2164      	movs	r1, #100	; 0x64
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	3332      	adds	r3, #50	; 0x32
 80074a2:	4a08      	ldr	r2, [pc, #32]	; (80074c4 <UART_SetConfig+0x4e4>)
 80074a4:	fba2 2303 	umull	r2, r3, r2, r3
 80074a8:	095b      	lsrs	r3, r3, #5
 80074aa:	f003 020f 	and.w	r2, r3, #15
 80074ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4422      	add	r2, r4
 80074b6:	609a      	str	r2, [r3, #8]
}
 80074b8:	bf00      	nop
 80074ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80074be:	46bd      	mov	sp, r7
 80074c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074c4:	51eb851f 	.word	0x51eb851f

080074c8 <atof>:
 80074c8:	2100      	movs	r1, #0
 80074ca:	f000 be17 	b.w	80080fc <strtod>

080074ce <atoi>:
 80074ce:	220a      	movs	r2, #10
 80074d0:	2100      	movs	r1, #0
 80074d2:	f000 bea3 	b.w	800821c <strtol>

080074d6 <sulp>:
 80074d6:	b570      	push	{r4, r5, r6, lr}
 80074d8:	4604      	mov	r4, r0
 80074da:	460d      	mov	r5, r1
 80074dc:	ec45 4b10 	vmov	d0, r4, r5
 80074e0:	4616      	mov	r6, r2
 80074e2:	f003 febd 	bl	800b260 <__ulp>
 80074e6:	ec51 0b10 	vmov	r0, r1, d0
 80074ea:	b17e      	cbz	r6, 800750c <sulp+0x36>
 80074ec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80074f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	dd09      	ble.n	800750c <sulp+0x36>
 80074f8:	051b      	lsls	r3, r3, #20
 80074fa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80074fe:	2400      	movs	r4, #0
 8007500:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007504:	4622      	mov	r2, r4
 8007506:	462b      	mov	r3, r5
 8007508:	f7f9 f88e 	bl	8000628 <__aeabi_dmul>
 800750c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007510 <_strtod_l>:
 8007510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007514:	ed2d 8b02 	vpush	{d8}
 8007518:	b09b      	sub	sp, #108	; 0x6c
 800751a:	4604      	mov	r4, r0
 800751c:	9213      	str	r2, [sp, #76]	; 0x4c
 800751e:	2200      	movs	r2, #0
 8007520:	9216      	str	r2, [sp, #88]	; 0x58
 8007522:	460d      	mov	r5, r1
 8007524:	f04f 0800 	mov.w	r8, #0
 8007528:	f04f 0900 	mov.w	r9, #0
 800752c:	460a      	mov	r2, r1
 800752e:	9215      	str	r2, [sp, #84]	; 0x54
 8007530:	7811      	ldrb	r1, [r2, #0]
 8007532:	292b      	cmp	r1, #43	; 0x2b
 8007534:	d04c      	beq.n	80075d0 <_strtod_l+0xc0>
 8007536:	d83a      	bhi.n	80075ae <_strtod_l+0x9e>
 8007538:	290d      	cmp	r1, #13
 800753a:	d834      	bhi.n	80075a6 <_strtod_l+0x96>
 800753c:	2908      	cmp	r1, #8
 800753e:	d834      	bhi.n	80075aa <_strtod_l+0x9a>
 8007540:	2900      	cmp	r1, #0
 8007542:	d03d      	beq.n	80075c0 <_strtod_l+0xb0>
 8007544:	2200      	movs	r2, #0
 8007546:	920a      	str	r2, [sp, #40]	; 0x28
 8007548:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800754a:	7832      	ldrb	r2, [r6, #0]
 800754c:	2a30      	cmp	r2, #48	; 0x30
 800754e:	f040 80b4 	bne.w	80076ba <_strtod_l+0x1aa>
 8007552:	7872      	ldrb	r2, [r6, #1]
 8007554:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007558:	2a58      	cmp	r2, #88	; 0x58
 800755a:	d170      	bne.n	800763e <_strtod_l+0x12e>
 800755c:	9302      	str	r3, [sp, #8]
 800755e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007560:	9301      	str	r3, [sp, #4]
 8007562:	ab16      	add	r3, sp, #88	; 0x58
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	4a8e      	ldr	r2, [pc, #568]	; (80077a0 <_strtod_l+0x290>)
 8007568:	ab17      	add	r3, sp, #92	; 0x5c
 800756a:	a915      	add	r1, sp, #84	; 0x54
 800756c:	4620      	mov	r0, r4
 800756e:	f002 ff55 	bl	800a41c <__gethex>
 8007572:	f010 070f 	ands.w	r7, r0, #15
 8007576:	4605      	mov	r5, r0
 8007578:	d005      	beq.n	8007586 <_strtod_l+0x76>
 800757a:	2f06      	cmp	r7, #6
 800757c:	d12a      	bne.n	80075d4 <_strtod_l+0xc4>
 800757e:	3601      	adds	r6, #1
 8007580:	2300      	movs	r3, #0
 8007582:	9615      	str	r6, [sp, #84]	; 0x54
 8007584:	930a      	str	r3, [sp, #40]	; 0x28
 8007586:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007588:	2b00      	cmp	r3, #0
 800758a:	f040 857f 	bne.w	800808c <_strtod_l+0xb7c>
 800758e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007590:	b1db      	cbz	r3, 80075ca <_strtod_l+0xba>
 8007592:	4642      	mov	r2, r8
 8007594:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007598:	ec43 2b10 	vmov	d0, r2, r3
 800759c:	b01b      	add	sp, #108	; 0x6c
 800759e:	ecbd 8b02 	vpop	{d8}
 80075a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075a6:	2920      	cmp	r1, #32
 80075a8:	d1cc      	bne.n	8007544 <_strtod_l+0x34>
 80075aa:	3201      	adds	r2, #1
 80075ac:	e7bf      	b.n	800752e <_strtod_l+0x1e>
 80075ae:	292d      	cmp	r1, #45	; 0x2d
 80075b0:	d1c8      	bne.n	8007544 <_strtod_l+0x34>
 80075b2:	2101      	movs	r1, #1
 80075b4:	910a      	str	r1, [sp, #40]	; 0x28
 80075b6:	1c51      	adds	r1, r2, #1
 80075b8:	9115      	str	r1, [sp, #84]	; 0x54
 80075ba:	7852      	ldrb	r2, [r2, #1]
 80075bc:	2a00      	cmp	r2, #0
 80075be:	d1c3      	bne.n	8007548 <_strtod_l+0x38>
 80075c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80075c2:	9515      	str	r5, [sp, #84]	; 0x54
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	f040 855f 	bne.w	8008088 <_strtod_l+0xb78>
 80075ca:	4642      	mov	r2, r8
 80075cc:	464b      	mov	r3, r9
 80075ce:	e7e3      	b.n	8007598 <_strtod_l+0x88>
 80075d0:	2100      	movs	r1, #0
 80075d2:	e7ef      	b.n	80075b4 <_strtod_l+0xa4>
 80075d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80075d6:	b13a      	cbz	r2, 80075e8 <_strtod_l+0xd8>
 80075d8:	2135      	movs	r1, #53	; 0x35
 80075da:	a818      	add	r0, sp, #96	; 0x60
 80075dc:	f003 ff3d 	bl	800b45a <__copybits>
 80075e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80075e2:	4620      	mov	r0, r4
 80075e4:	f003 fb10 	bl	800ac08 <_Bfree>
 80075e8:	3f01      	subs	r7, #1
 80075ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80075ec:	2f04      	cmp	r7, #4
 80075ee:	d806      	bhi.n	80075fe <_strtod_l+0xee>
 80075f0:	e8df f007 	tbb	[pc, r7]
 80075f4:	201d0314 	.word	0x201d0314
 80075f8:	14          	.byte	0x14
 80075f9:	00          	.byte	0x00
 80075fa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80075fe:	05e9      	lsls	r1, r5, #23
 8007600:	bf48      	it	mi
 8007602:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007606:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800760a:	0d1b      	lsrs	r3, r3, #20
 800760c:	051b      	lsls	r3, r3, #20
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1b9      	bne.n	8007586 <_strtod_l+0x76>
 8007612:	f001 ff6b 	bl	80094ec <__errno>
 8007616:	2322      	movs	r3, #34	; 0x22
 8007618:	6003      	str	r3, [r0, #0]
 800761a:	e7b4      	b.n	8007586 <_strtod_l+0x76>
 800761c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007620:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007624:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007628:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800762c:	e7e7      	b.n	80075fe <_strtod_l+0xee>
 800762e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80077a8 <_strtod_l+0x298>
 8007632:	e7e4      	b.n	80075fe <_strtod_l+0xee>
 8007634:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007638:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800763c:	e7df      	b.n	80075fe <_strtod_l+0xee>
 800763e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	9215      	str	r2, [sp, #84]	; 0x54
 8007644:	785b      	ldrb	r3, [r3, #1]
 8007646:	2b30      	cmp	r3, #48	; 0x30
 8007648:	d0f9      	beq.n	800763e <_strtod_l+0x12e>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d09b      	beq.n	8007586 <_strtod_l+0x76>
 800764e:	2301      	movs	r3, #1
 8007650:	f04f 0a00 	mov.w	sl, #0
 8007654:	9304      	str	r3, [sp, #16]
 8007656:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007658:	930b      	str	r3, [sp, #44]	; 0x2c
 800765a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800765e:	46d3      	mov	fp, sl
 8007660:	220a      	movs	r2, #10
 8007662:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007664:	7806      	ldrb	r6, [r0, #0]
 8007666:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800766a:	b2d9      	uxtb	r1, r3
 800766c:	2909      	cmp	r1, #9
 800766e:	d926      	bls.n	80076be <_strtod_l+0x1ae>
 8007670:	494c      	ldr	r1, [pc, #304]	; (80077a4 <_strtod_l+0x294>)
 8007672:	2201      	movs	r2, #1
 8007674:	f001 fe82 	bl	800937c <strncmp>
 8007678:	2800      	cmp	r0, #0
 800767a:	d030      	beq.n	80076de <_strtod_l+0x1ce>
 800767c:	2000      	movs	r0, #0
 800767e:	4632      	mov	r2, r6
 8007680:	9005      	str	r0, [sp, #20]
 8007682:	465e      	mov	r6, fp
 8007684:	4603      	mov	r3, r0
 8007686:	2a65      	cmp	r2, #101	; 0x65
 8007688:	d001      	beq.n	800768e <_strtod_l+0x17e>
 800768a:	2a45      	cmp	r2, #69	; 0x45
 800768c:	d113      	bne.n	80076b6 <_strtod_l+0x1a6>
 800768e:	b91e      	cbnz	r6, 8007698 <_strtod_l+0x188>
 8007690:	9a04      	ldr	r2, [sp, #16]
 8007692:	4302      	orrs	r2, r0
 8007694:	d094      	beq.n	80075c0 <_strtod_l+0xb0>
 8007696:	2600      	movs	r6, #0
 8007698:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800769a:	1c6a      	adds	r2, r5, #1
 800769c:	9215      	str	r2, [sp, #84]	; 0x54
 800769e:	786a      	ldrb	r2, [r5, #1]
 80076a0:	2a2b      	cmp	r2, #43	; 0x2b
 80076a2:	d074      	beq.n	800778e <_strtod_l+0x27e>
 80076a4:	2a2d      	cmp	r2, #45	; 0x2d
 80076a6:	d078      	beq.n	800779a <_strtod_l+0x28a>
 80076a8:	f04f 0c00 	mov.w	ip, #0
 80076ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80076b0:	2909      	cmp	r1, #9
 80076b2:	d97f      	bls.n	80077b4 <_strtod_l+0x2a4>
 80076b4:	9515      	str	r5, [sp, #84]	; 0x54
 80076b6:	2700      	movs	r7, #0
 80076b8:	e09e      	b.n	80077f8 <_strtod_l+0x2e8>
 80076ba:	2300      	movs	r3, #0
 80076bc:	e7c8      	b.n	8007650 <_strtod_l+0x140>
 80076be:	f1bb 0f08 	cmp.w	fp, #8
 80076c2:	bfd8      	it	le
 80076c4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80076c6:	f100 0001 	add.w	r0, r0, #1
 80076ca:	bfda      	itte	le
 80076cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80076d0:	9309      	strle	r3, [sp, #36]	; 0x24
 80076d2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80076d6:	f10b 0b01 	add.w	fp, fp, #1
 80076da:	9015      	str	r0, [sp, #84]	; 0x54
 80076dc:	e7c1      	b.n	8007662 <_strtod_l+0x152>
 80076de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	9215      	str	r2, [sp, #84]	; 0x54
 80076e4:	785a      	ldrb	r2, [r3, #1]
 80076e6:	f1bb 0f00 	cmp.w	fp, #0
 80076ea:	d037      	beq.n	800775c <_strtod_l+0x24c>
 80076ec:	9005      	str	r0, [sp, #20]
 80076ee:	465e      	mov	r6, fp
 80076f0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80076f4:	2b09      	cmp	r3, #9
 80076f6:	d912      	bls.n	800771e <_strtod_l+0x20e>
 80076f8:	2301      	movs	r3, #1
 80076fa:	e7c4      	b.n	8007686 <_strtod_l+0x176>
 80076fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	9215      	str	r2, [sp, #84]	; 0x54
 8007702:	785a      	ldrb	r2, [r3, #1]
 8007704:	3001      	adds	r0, #1
 8007706:	2a30      	cmp	r2, #48	; 0x30
 8007708:	d0f8      	beq.n	80076fc <_strtod_l+0x1ec>
 800770a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800770e:	2b08      	cmp	r3, #8
 8007710:	f200 84c1 	bhi.w	8008096 <_strtod_l+0xb86>
 8007714:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007716:	9005      	str	r0, [sp, #20]
 8007718:	2000      	movs	r0, #0
 800771a:	930b      	str	r3, [sp, #44]	; 0x2c
 800771c:	4606      	mov	r6, r0
 800771e:	3a30      	subs	r2, #48	; 0x30
 8007720:	f100 0301 	add.w	r3, r0, #1
 8007724:	d014      	beq.n	8007750 <_strtod_l+0x240>
 8007726:	9905      	ldr	r1, [sp, #20]
 8007728:	4419      	add	r1, r3
 800772a:	9105      	str	r1, [sp, #20]
 800772c:	4633      	mov	r3, r6
 800772e:	eb00 0c06 	add.w	ip, r0, r6
 8007732:	210a      	movs	r1, #10
 8007734:	4563      	cmp	r3, ip
 8007736:	d113      	bne.n	8007760 <_strtod_l+0x250>
 8007738:	1833      	adds	r3, r6, r0
 800773a:	2b08      	cmp	r3, #8
 800773c:	f106 0601 	add.w	r6, r6, #1
 8007740:	4406      	add	r6, r0
 8007742:	dc1a      	bgt.n	800777a <_strtod_l+0x26a>
 8007744:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007746:	230a      	movs	r3, #10
 8007748:	fb03 2301 	mla	r3, r3, r1, r2
 800774c:	9309      	str	r3, [sp, #36]	; 0x24
 800774e:	2300      	movs	r3, #0
 8007750:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007752:	1c51      	adds	r1, r2, #1
 8007754:	9115      	str	r1, [sp, #84]	; 0x54
 8007756:	7852      	ldrb	r2, [r2, #1]
 8007758:	4618      	mov	r0, r3
 800775a:	e7c9      	b.n	80076f0 <_strtod_l+0x1e0>
 800775c:	4658      	mov	r0, fp
 800775e:	e7d2      	b.n	8007706 <_strtod_l+0x1f6>
 8007760:	2b08      	cmp	r3, #8
 8007762:	f103 0301 	add.w	r3, r3, #1
 8007766:	dc03      	bgt.n	8007770 <_strtod_l+0x260>
 8007768:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800776a:	434f      	muls	r7, r1
 800776c:	9709      	str	r7, [sp, #36]	; 0x24
 800776e:	e7e1      	b.n	8007734 <_strtod_l+0x224>
 8007770:	2b10      	cmp	r3, #16
 8007772:	bfd8      	it	le
 8007774:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007778:	e7dc      	b.n	8007734 <_strtod_l+0x224>
 800777a:	2e10      	cmp	r6, #16
 800777c:	bfdc      	itt	le
 800777e:	230a      	movle	r3, #10
 8007780:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007784:	e7e3      	b.n	800774e <_strtod_l+0x23e>
 8007786:	2300      	movs	r3, #0
 8007788:	9305      	str	r3, [sp, #20]
 800778a:	2301      	movs	r3, #1
 800778c:	e780      	b.n	8007690 <_strtod_l+0x180>
 800778e:	f04f 0c00 	mov.w	ip, #0
 8007792:	1caa      	adds	r2, r5, #2
 8007794:	9215      	str	r2, [sp, #84]	; 0x54
 8007796:	78aa      	ldrb	r2, [r5, #2]
 8007798:	e788      	b.n	80076ac <_strtod_l+0x19c>
 800779a:	f04f 0c01 	mov.w	ip, #1
 800779e:	e7f8      	b.n	8007792 <_strtod_l+0x282>
 80077a0:	0800c320 	.word	0x0800c320
 80077a4:	0800c31c 	.word	0x0800c31c
 80077a8:	7ff00000 	.word	0x7ff00000
 80077ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077ae:	1c51      	adds	r1, r2, #1
 80077b0:	9115      	str	r1, [sp, #84]	; 0x54
 80077b2:	7852      	ldrb	r2, [r2, #1]
 80077b4:	2a30      	cmp	r2, #48	; 0x30
 80077b6:	d0f9      	beq.n	80077ac <_strtod_l+0x29c>
 80077b8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80077bc:	2908      	cmp	r1, #8
 80077be:	f63f af7a 	bhi.w	80076b6 <_strtod_l+0x1a6>
 80077c2:	3a30      	subs	r2, #48	; 0x30
 80077c4:	9208      	str	r2, [sp, #32]
 80077c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077c8:	920c      	str	r2, [sp, #48]	; 0x30
 80077ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077cc:	1c57      	adds	r7, r2, #1
 80077ce:	9715      	str	r7, [sp, #84]	; 0x54
 80077d0:	7852      	ldrb	r2, [r2, #1]
 80077d2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80077d6:	f1be 0f09 	cmp.w	lr, #9
 80077da:	d938      	bls.n	800784e <_strtod_l+0x33e>
 80077dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80077de:	1a7f      	subs	r7, r7, r1
 80077e0:	2f08      	cmp	r7, #8
 80077e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80077e6:	dc03      	bgt.n	80077f0 <_strtod_l+0x2e0>
 80077e8:	9908      	ldr	r1, [sp, #32]
 80077ea:	428f      	cmp	r7, r1
 80077ec:	bfa8      	it	ge
 80077ee:	460f      	movge	r7, r1
 80077f0:	f1bc 0f00 	cmp.w	ip, #0
 80077f4:	d000      	beq.n	80077f8 <_strtod_l+0x2e8>
 80077f6:	427f      	negs	r7, r7
 80077f8:	2e00      	cmp	r6, #0
 80077fa:	d14f      	bne.n	800789c <_strtod_l+0x38c>
 80077fc:	9904      	ldr	r1, [sp, #16]
 80077fe:	4301      	orrs	r1, r0
 8007800:	f47f aec1 	bne.w	8007586 <_strtod_l+0x76>
 8007804:	2b00      	cmp	r3, #0
 8007806:	f47f aedb 	bne.w	80075c0 <_strtod_l+0xb0>
 800780a:	2a69      	cmp	r2, #105	; 0x69
 800780c:	d029      	beq.n	8007862 <_strtod_l+0x352>
 800780e:	dc26      	bgt.n	800785e <_strtod_l+0x34e>
 8007810:	2a49      	cmp	r2, #73	; 0x49
 8007812:	d026      	beq.n	8007862 <_strtod_l+0x352>
 8007814:	2a4e      	cmp	r2, #78	; 0x4e
 8007816:	f47f aed3 	bne.w	80075c0 <_strtod_l+0xb0>
 800781a:	499b      	ldr	r1, [pc, #620]	; (8007a88 <_strtod_l+0x578>)
 800781c:	a815      	add	r0, sp, #84	; 0x54
 800781e:	f003 f83d 	bl	800a89c <__match>
 8007822:	2800      	cmp	r0, #0
 8007824:	f43f aecc 	beq.w	80075c0 <_strtod_l+0xb0>
 8007828:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	2b28      	cmp	r3, #40	; 0x28
 800782e:	d12f      	bne.n	8007890 <_strtod_l+0x380>
 8007830:	4996      	ldr	r1, [pc, #600]	; (8007a8c <_strtod_l+0x57c>)
 8007832:	aa18      	add	r2, sp, #96	; 0x60
 8007834:	a815      	add	r0, sp, #84	; 0x54
 8007836:	f003 f845 	bl	800a8c4 <__hexnan>
 800783a:	2805      	cmp	r0, #5
 800783c:	d128      	bne.n	8007890 <_strtod_l+0x380>
 800783e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007840:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007844:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007848:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800784c:	e69b      	b.n	8007586 <_strtod_l+0x76>
 800784e:	9f08      	ldr	r7, [sp, #32]
 8007850:	210a      	movs	r1, #10
 8007852:	fb01 2107 	mla	r1, r1, r7, r2
 8007856:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800785a:	9208      	str	r2, [sp, #32]
 800785c:	e7b5      	b.n	80077ca <_strtod_l+0x2ba>
 800785e:	2a6e      	cmp	r2, #110	; 0x6e
 8007860:	e7d9      	b.n	8007816 <_strtod_l+0x306>
 8007862:	498b      	ldr	r1, [pc, #556]	; (8007a90 <_strtod_l+0x580>)
 8007864:	a815      	add	r0, sp, #84	; 0x54
 8007866:	f003 f819 	bl	800a89c <__match>
 800786a:	2800      	cmp	r0, #0
 800786c:	f43f aea8 	beq.w	80075c0 <_strtod_l+0xb0>
 8007870:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007872:	4988      	ldr	r1, [pc, #544]	; (8007a94 <_strtod_l+0x584>)
 8007874:	3b01      	subs	r3, #1
 8007876:	a815      	add	r0, sp, #84	; 0x54
 8007878:	9315      	str	r3, [sp, #84]	; 0x54
 800787a:	f003 f80f 	bl	800a89c <__match>
 800787e:	b910      	cbnz	r0, 8007886 <_strtod_l+0x376>
 8007880:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007882:	3301      	adds	r3, #1
 8007884:	9315      	str	r3, [sp, #84]	; 0x54
 8007886:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007aa4 <_strtod_l+0x594>
 800788a:	f04f 0800 	mov.w	r8, #0
 800788e:	e67a      	b.n	8007586 <_strtod_l+0x76>
 8007890:	4881      	ldr	r0, [pc, #516]	; (8007a98 <_strtod_l+0x588>)
 8007892:	f001 fe69 	bl	8009568 <nan>
 8007896:	ec59 8b10 	vmov	r8, r9, d0
 800789a:	e674      	b.n	8007586 <_strtod_l+0x76>
 800789c:	9b05      	ldr	r3, [sp, #20]
 800789e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078a0:	1afb      	subs	r3, r7, r3
 80078a2:	f1bb 0f00 	cmp.w	fp, #0
 80078a6:	bf08      	it	eq
 80078a8:	46b3      	moveq	fp, r6
 80078aa:	2e10      	cmp	r6, #16
 80078ac:	9308      	str	r3, [sp, #32]
 80078ae:	4635      	mov	r5, r6
 80078b0:	bfa8      	it	ge
 80078b2:	2510      	movge	r5, #16
 80078b4:	f7f8 fe3e 	bl	8000534 <__aeabi_ui2d>
 80078b8:	2e09      	cmp	r6, #9
 80078ba:	4680      	mov	r8, r0
 80078bc:	4689      	mov	r9, r1
 80078be:	dd13      	ble.n	80078e8 <_strtod_l+0x3d8>
 80078c0:	4b76      	ldr	r3, [pc, #472]	; (8007a9c <_strtod_l+0x58c>)
 80078c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80078c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80078ca:	f7f8 fead 	bl	8000628 <__aeabi_dmul>
 80078ce:	4680      	mov	r8, r0
 80078d0:	4650      	mov	r0, sl
 80078d2:	4689      	mov	r9, r1
 80078d4:	f7f8 fe2e 	bl	8000534 <__aeabi_ui2d>
 80078d8:	4602      	mov	r2, r0
 80078da:	460b      	mov	r3, r1
 80078dc:	4640      	mov	r0, r8
 80078de:	4649      	mov	r1, r9
 80078e0:	f7f8 fcec 	bl	80002bc <__adddf3>
 80078e4:	4680      	mov	r8, r0
 80078e6:	4689      	mov	r9, r1
 80078e8:	2e0f      	cmp	r6, #15
 80078ea:	dc38      	bgt.n	800795e <_strtod_l+0x44e>
 80078ec:	9b08      	ldr	r3, [sp, #32]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f43f ae49 	beq.w	8007586 <_strtod_l+0x76>
 80078f4:	dd24      	ble.n	8007940 <_strtod_l+0x430>
 80078f6:	2b16      	cmp	r3, #22
 80078f8:	dc0b      	bgt.n	8007912 <_strtod_l+0x402>
 80078fa:	4968      	ldr	r1, [pc, #416]	; (8007a9c <_strtod_l+0x58c>)
 80078fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007904:	4642      	mov	r2, r8
 8007906:	464b      	mov	r3, r9
 8007908:	f7f8 fe8e 	bl	8000628 <__aeabi_dmul>
 800790c:	4680      	mov	r8, r0
 800790e:	4689      	mov	r9, r1
 8007910:	e639      	b.n	8007586 <_strtod_l+0x76>
 8007912:	9a08      	ldr	r2, [sp, #32]
 8007914:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007918:	4293      	cmp	r3, r2
 800791a:	db20      	blt.n	800795e <_strtod_l+0x44e>
 800791c:	4c5f      	ldr	r4, [pc, #380]	; (8007a9c <_strtod_l+0x58c>)
 800791e:	f1c6 060f 	rsb	r6, r6, #15
 8007922:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007926:	4642      	mov	r2, r8
 8007928:	464b      	mov	r3, r9
 800792a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800792e:	f7f8 fe7b 	bl	8000628 <__aeabi_dmul>
 8007932:	9b08      	ldr	r3, [sp, #32]
 8007934:	1b9e      	subs	r6, r3, r6
 8007936:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800793a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800793e:	e7e3      	b.n	8007908 <_strtod_l+0x3f8>
 8007940:	9b08      	ldr	r3, [sp, #32]
 8007942:	3316      	adds	r3, #22
 8007944:	db0b      	blt.n	800795e <_strtod_l+0x44e>
 8007946:	9b05      	ldr	r3, [sp, #20]
 8007948:	1bdf      	subs	r7, r3, r7
 800794a:	4b54      	ldr	r3, [pc, #336]	; (8007a9c <_strtod_l+0x58c>)
 800794c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007954:	4640      	mov	r0, r8
 8007956:	4649      	mov	r1, r9
 8007958:	f7f8 ff90 	bl	800087c <__aeabi_ddiv>
 800795c:	e7d6      	b.n	800790c <_strtod_l+0x3fc>
 800795e:	9b08      	ldr	r3, [sp, #32]
 8007960:	1b75      	subs	r5, r6, r5
 8007962:	441d      	add	r5, r3
 8007964:	2d00      	cmp	r5, #0
 8007966:	dd70      	ble.n	8007a4a <_strtod_l+0x53a>
 8007968:	f015 030f 	ands.w	r3, r5, #15
 800796c:	d00a      	beq.n	8007984 <_strtod_l+0x474>
 800796e:	494b      	ldr	r1, [pc, #300]	; (8007a9c <_strtod_l+0x58c>)
 8007970:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007974:	4642      	mov	r2, r8
 8007976:	464b      	mov	r3, r9
 8007978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800797c:	f7f8 fe54 	bl	8000628 <__aeabi_dmul>
 8007980:	4680      	mov	r8, r0
 8007982:	4689      	mov	r9, r1
 8007984:	f035 050f 	bics.w	r5, r5, #15
 8007988:	d04d      	beq.n	8007a26 <_strtod_l+0x516>
 800798a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800798e:	dd22      	ble.n	80079d6 <_strtod_l+0x4c6>
 8007990:	2500      	movs	r5, #0
 8007992:	46ab      	mov	fp, r5
 8007994:	9509      	str	r5, [sp, #36]	; 0x24
 8007996:	9505      	str	r5, [sp, #20]
 8007998:	2322      	movs	r3, #34	; 0x22
 800799a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007aa4 <_strtod_l+0x594>
 800799e:	6023      	str	r3, [r4, #0]
 80079a0:	f04f 0800 	mov.w	r8, #0
 80079a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f43f aded 	beq.w	8007586 <_strtod_l+0x76>
 80079ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80079ae:	4620      	mov	r0, r4
 80079b0:	f003 f92a 	bl	800ac08 <_Bfree>
 80079b4:	9905      	ldr	r1, [sp, #20]
 80079b6:	4620      	mov	r0, r4
 80079b8:	f003 f926 	bl	800ac08 <_Bfree>
 80079bc:	4659      	mov	r1, fp
 80079be:	4620      	mov	r0, r4
 80079c0:	f003 f922 	bl	800ac08 <_Bfree>
 80079c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079c6:	4620      	mov	r0, r4
 80079c8:	f003 f91e 	bl	800ac08 <_Bfree>
 80079cc:	4629      	mov	r1, r5
 80079ce:	4620      	mov	r0, r4
 80079d0:	f003 f91a 	bl	800ac08 <_Bfree>
 80079d4:	e5d7      	b.n	8007586 <_strtod_l+0x76>
 80079d6:	4b32      	ldr	r3, [pc, #200]	; (8007aa0 <_strtod_l+0x590>)
 80079d8:	9304      	str	r3, [sp, #16]
 80079da:	2300      	movs	r3, #0
 80079dc:	112d      	asrs	r5, r5, #4
 80079de:	4640      	mov	r0, r8
 80079e0:	4649      	mov	r1, r9
 80079e2:	469a      	mov	sl, r3
 80079e4:	2d01      	cmp	r5, #1
 80079e6:	dc21      	bgt.n	8007a2c <_strtod_l+0x51c>
 80079e8:	b10b      	cbz	r3, 80079ee <_strtod_l+0x4de>
 80079ea:	4680      	mov	r8, r0
 80079ec:	4689      	mov	r9, r1
 80079ee:	492c      	ldr	r1, [pc, #176]	; (8007aa0 <_strtod_l+0x590>)
 80079f0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80079f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80079f8:	4642      	mov	r2, r8
 80079fa:	464b      	mov	r3, r9
 80079fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a00:	f7f8 fe12 	bl	8000628 <__aeabi_dmul>
 8007a04:	4b27      	ldr	r3, [pc, #156]	; (8007aa4 <_strtod_l+0x594>)
 8007a06:	460a      	mov	r2, r1
 8007a08:	400b      	ands	r3, r1
 8007a0a:	4927      	ldr	r1, [pc, #156]	; (8007aa8 <_strtod_l+0x598>)
 8007a0c:	428b      	cmp	r3, r1
 8007a0e:	4680      	mov	r8, r0
 8007a10:	d8be      	bhi.n	8007990 <_strtod_l+0x480>
 8007a12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007a16:	428b      	cmp	r3, r1
 8007a18:	bf86      	itte	hi
 8007a1a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007aac <_strtod_l+0x59c>
 8007a1e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8007a22:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007a26:	2300      	movs	r3, #0
 8007a28:	9304      	str	r3, [sp, #16]
 8007a2a:	e07b      	b.n	8007b24 <_strtod_l+0x614>
 8007a2c:	07ea      	lsls	r2, r5, #31
 8007a2e:	d505      	bpl.n	8007a3c <_strtod_l+0x52c>
 8007a30:	9b04      	ldr	r3, [sp, #16]
 8007a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a36:	f7f8 fdf7 	bl	8000628 <__aeabi_dmul>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	9a04      	ldr	r2, [sp, #16]
 8007a3e:	3208      	adds	r2, #8
 8007a40:	f10a 0a01 	add.w	sl, sl, #1
 8007a44:	106d      	asrs	r5, r5, #1
 8007a46:	9204      	str	r2, [sp, #16]
 8007a48:	e7cc      	b.n	80079e4 <_strtod_l+0x4d4>
 8007a4a:	d0ec      	beq.n	8007a26 <_strtod_l+0x516>
 8007a4c:	426d      	negs	r5, r5
 8007a4e:	f015 020f 	ands.w	r2, r5, #15
 8007a52:	d00a      	beq.n	8007a6a <_strtod_l+0x55a>
 8007a54:	4b11      	ldr	r3, [pc, #68]	; (8007a9c <_strtod_l+0x58c>)
 8007a56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	4649      	mov	r1, r9
 8007a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a62:	f7f8 ff0b 	bl	800087c <__aeabi_ddiv>
 8007a66:	4680      	mov	r8, r0
 8007a68:	4689      	mov	r9, r1
 8007a6a:	112d      	asrs	r5, r5, #4
 8007a6c:	d0db      	beq.n	8007a26 <_strtod_l+0x516>
 8007a6e:	2d1f      	cmp	r5, #31
 8007a70:	dd1e      	ble.n	8007ab0 <_strtod_l+0x5a0>
 8007a72:	2500      	movs	r5, #0
 8007a74:	46ab      	mov	fp, r5
 8007a76:	9509      	str	r5, [sp, #36]	; 0x24
 8007a78:	9505      	str	r5, [sp, #20]
 8007a7a:	2322      	movs	r3, #34	; 0x22
 8007a7c:	f04f 0800 	mov.w	r8, #0
 8007a80:	f04f 0900 	mov.w	r9, #0
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	e78d      	b.n	80079a4 <_strtod_l+0x494>
 8007a88:	0800c47e 	.word	0x0800c47e
 8007a8c:	0800c334 	.word	0x0800c334
 8007a90:	0800c476 	.word	0x0800c476
 8007a94:	0800c562 	.word	0x0800c562
 8007a98:	0800c55e 	.word	0x0800c55e
 8007a9c:	0800c6b8 	.word	0x0800c6b8
 8007aa0:	0800c690 	.word	0x0800c690
 8007aa4:	7ff00000 	.word	0x7ff00000
 8007aa8:	7ca00000 	.word	0x7ca00000
 8007aac:	7fefffff 	.word	0x7fefffff
 8007ab0:	f015 0310 	ands.w	r3, r5, #16
 8007ab4:	bf18      	it	ne
 8007ab6:	236a      	movne	r3, #106	; 0x6a
 8007ab8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007e5c <_strtod_l+0x94c>
 8007abc:	9304      	str	r3, [sp, #16]
 8007abe:	4640      	mov	r0, r8
 8007ac0:	4649      	mov	r1, r9
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	07ea      	lsls	r2, r5, #31
 8007ac6:	d504      	bpl.n	8007ad2 <_strtod_l+0x5c2>
 8007ac8:	e9da 2300 	ldrd	r2, r3, [sl]
 8007acc:	f7f8 fdac 	bl	8000628 <__aeabi_dmul>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	106d      	asrs	r5, r5, #1
 8007ad4:	f10a 0a08 	add.w	sl, sl, #8
 8007ad8:	d1f4      	bne.n	8007ac4 <_strtod_l+0x5b4>
 8007ada:	b10b      	cbz	r3, 8007ae0 <_strtod_l+0x5d0>
 8007adc:	4680      	mov	r8, r0
 8007ade:	4689      	mov	r9, r1
 8007ae0:	9b04      	ldr	r3, [sp, #16]
 8007ae2:	b1bb      	cbz	r3, 8007b14 <_strtod_l+0x604>
 8007ae4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007ae8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	4649      	mov	r1, r9
 8007af0:	dd10      	ble.n	8007b14 <_strtod_l+0x604>
 8007af2:	2b1f      	cmp	r3, #31
 8007af4:	f340 811e 	ble.w	8007d34 <_strtod_l+0x824>
 8007af8:	2b34      	cmp	r3, #52	; 0x34
 8007afa:	bfde      	ittt	le
 8007afc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007b00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007b04:	4093      	lslle	r3, r2
 8007b06:	f04f 0800 	mov.w	r8, #0
 8007b0a:	bfcc      	ite	gt
 8007b0c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007b10:	ea03 0901 	andle.w	r9, r3, r1
 8007b14:	2200      	movs	r2, #0
 8007b16:	2300      	movs	r3, #0
 8007b18:	4640      	mov	r0, r8
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	f7f8 ffec 	bl	8000af8 <__aeabi_dcmpeq>
 8007b20:	2800      	cmp	r0, #0
 8007b22:	d1a6      	bne.n	8007a72 <_strtod_l+0x562>
 8007b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b26:	9300      	str	r3, [sp, #0]
 8007b28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b2a:	4633      	mov	r3, r6
 8007b2c:	465a      	mov	r2, fp
 8007b2e:	4620      	mov	r0, r4
 8007b30:	f003 f8d2 	bl	800acd8 <__s2b>
 8007b34:	9009      	str	r0, [sp, #36]	; 0x24
 8007b36:	2800      	cmp	r0, #0
 8007b38:	f43f af2a 	beq.w	8007990 <_strtod_l+0x480>
 8007b3c:	9a08      	ldr	r2, [sp, #32]
 8007b3e:	9b05      	ldr	r3, [sp, #20]
 8007b40:	2a00      	cmp	r2, #0
 8007b42:	eba3 0307 	sub.w	r3, r3, r7
 8007b46:	bfa8      	it	ge
 8007b48:	2300      	movge	r3, #0
 8007b4a:	930c      	str	r3, [sp, #48]	; 0x30
 8007b4c:	2500      	movs	r5, #0
 8007b4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b52:	9312      	str	r3, [sp, #72]	; 0x48
 8007b54:	46ab      	mov	fp, r5
 8007b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b58:	4620      	mov	r0, r4
 8007b5a:	6859      	ldr	r1, [r3, #4]
 8007b5c:	f003 f814 	bl	800ab88 <_Balloc>
 8007b60:	9005      	str	r0, [sp, #20]
 8007b62:	2800      	cmp	r0, #0
 8007b64:	f43f af18 	beq.w	8007998 <_strtod_l+0x488>
 8007b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b6a:	691a      	ldr	r2, [r3, #16]
 8007b6c:	3202      	adds	r2, #2
 8007b6e:	f103 010c 	add.w	r1, r3, #12
 8007b72:	0092      	lsls	r2, r2, #2
 8007b74:	300c      	adds	r0, #12
 8007b76:	f001 fce6 	bl	8009546 <memcpy>
 8007b7a:	ec49 8b10 	vmov	d0, r8, r9
 8007b7e:	aa18      	add	r2, sp, #96	; 0x60
 8007b80:	a917      	add	r1, sp, #92	; 0x5c
 8007b82:	4620      	mov	r0, r4
 8007b84:	f003 fbdc 	bl	800b340 <__d2b>
 8007b88:	ec49 8b18 	vmov	d8, r8, r9
 8007b8c:	9016      	str	r0, [sp, #88]	; 0x58
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f43f af02 	beq.w	8007998 <_strtod_l+0x488>
 8007b94:	2101      	movs	r1, #1
 8007b96:	4620      	mov	r0, r4
 8007b98:	f003 f936 	bl	800ae08 <__i2b>
 8007b9c:	4683      	mov	fp, r0
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	f43f aefa 	beq.w	8007998 <_strtod_l+0x488>
 8007ba4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007ba6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ba8:	2e00      	cmp	r6, #0
 8007baa:	bfab      	itete	ge
 8007bac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007bae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007bb0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007bb2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007bb6:	bfac      	ite	ge
 8007bb8:	eb06 0a03 	addge.w	sl, r6, r3
 8007bbc:	1b9f      	sublt	r7, r3, r6
 8007bbe:	9b04      	ldr	r3, [sp, #16]
 8007bc0:	1af6      	subs	r6, r6, r3
 8007bc2:	4416      	add	r6, r2
 8007bc4:	4ba0      	ldr	r3, [pc, #640]	; (8007e48 <_strtod_l+0x938>)
 8007bc6:	3e01      	subs	r6, #1
 8007bc8:	429e      	cmp	r6, r3
 8007bca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007bce:	f280 80c4 	bge.w	8007d5a <_strtod_l+0x84a>
 8007bd2:	1b9b      	subs	r3, r3, r6
 8007bd4:	2b1f      	cmp	r3, #31
 8007bd6:	eba2 0203 	sub.w	r2, r2, r3
 8007bda:	f04f 0101 	mov.w	r1, #1
 8007bde:	f300 80b0 	bgt.w	8007d42 <_strtod_l+0x832>
 8007be2:	fa01 f303 	lsl.w	r3, r1, r3
 8007be6:	930e      	str	r3, [sp, #56]	; 0x38
 8007be8:	2300      	movs	r3, #0
 8007bea:	930d      	str	r3, [sp, #52]	; 0x34
 8007bec:	eb0a 0602 	add.w	r6, sl, r2
 8007bf0:	9b04      	ldr	r3, [sp, #16]
 8007bf2:	45b2      	cmp	sl, r6
 8007bf4:	4417      	add	r7, r2
 8007bf6:	441f      	add	r7, r3
 8007bf8:	4653      	mov	r3, sl
 8007bfa:	bfa8      	it	ge
 8007bfc:	4633      	movge	r3, r6
 8007bfe:	42bb      	cmp	r3, r7
 8007c00:	bfa8      	it	ge
 8007c02:	463b      	movge	r3, r7
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	bfc2      	ittt	gt
 8007c08:	1af6      	subgt	r6, r6, r3
 8007c0a:	1aff      	subgt	r7, r7, r3
 8007c0c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007c10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	dd17      	ble.n	8007c46 <_strtod_l+0x736>
 8007c16:	4659      	mov	r1, fp
 8007c18:	461a      	mov	r2, r3
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f003 f9b4 	bl	800af88 <__pow5mult>
 8007c20:	4683      	mov	fp, r0
 8007c22:	2800      	cmp	r0, #0
 8007c24:	f43f aeb8 	beq.w	8007998 <_strtod_l+0x488>
 8007c28:	4601      	mov	r1, r0
 8007c2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	f003 f901 	bl	800ae34 <__multiply>
 8007c32:	900b      	str	r0, [sp, #44]	; 0x2c
 8007c34:	2800      	cmp	r0, #0
 8007c36:	f43f aeaf 	beq.w	8007998 <_strtod_l+0x488>
 8007c3a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f002 ffe3 	bl	800ac08 <_Bfree>
 8007c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c44:	9316      	str	r3, [sp, #88]	; 0x58
 8007c46:	2e00      	cmp	r6, #0
 8007c48:	f300 808c 	bgt.w	8007d64 <_strtod_l+0x854>
 8007c4c:	9b08      	ldr	r3, [sp, #32]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	dd08      	ble.n	8007c64 <_strtod_l+0x754>
 8007c52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c54:	9905      	ldr	r1, [sp, #20]
 8007c56:	4620      	mov	r0, r4
 8007c58:	f003 f996 	bl	800af88 <__pow5mult>
 8007c5c:	9005      	str	r0, [sp, #20]
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	f43f ae9a 	beq.w	8007998 <_strtod_l+0x488>
 8007c64:	2f00      	cmp	r7, #0
 8007c66:	dd08      	ble.n	8007c7a <_strtod_l+0x76a>
 8007c68:	9905      	ldr	r1, [sp, #20]
 8007c6a:	463a      	mov	r2, r7
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f003 f9e5 	bl	800b03c <__lshift>
 8007c72:	9005      	str	r0, [sp, #20]
 8007c74:	2800      	cmp	r0, #0
 8007c76:	f43f ae8f 	beq.w	8007998 <_strtod_l+0x488>
 8007c7a:	f1ba 0f00 	cmp.w	sl, #0
 8007c7e:	dd08      	ble.n	8007c92 <_strtod_l+0x782>
 8007c80:	4659      	mov	r1, fp
 8007c82:	4652      	mov	r2, sl
 8007c84:	4620      	mov	r0, r4
 8007c86:	f003 f9d9 	bl	800b03c <__lshift>
 8007c8a:	4683      	mov	fp, r0
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	f43f ae83 	beq.w	8007998 <_strtod_l+0x488>
 8007c92:	9a05      	ldr	r2, [sp, #20]
 8007c94:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007c96:	4620      	mov	r0, r4
 8007c98:	f003 fa58 	bl	800b14c <__mdiff>
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	f43f ae7a 	beq.w	8007998 <_strtod_l+0x488>
 8007ca4:	68c3      	ldr	r3, [r0, #12]
 8007ca6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ca8:	2300      	movs	r3, #0
 8007caa:	60c3      	str	r3, [r0, #12]
 8007cac:	4659      	mov	r1, fp
 8007cae:	f003 fa31 	bl	800b114 <__mcmp>
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	da60      	bge.n	8007d78 <_strtod_l+0x868>
 8007cb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb8:	ea53 0308 	orrs.w	r3, r3, r8
 8007cbc:	f040 8084 	bne.w	8007dc8 <_strtod_l+0x8b8>
 8007cc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d17f      	bne.n	8007dc8 <_strtod_l+0x8b8>
 8007cc8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ccc:	0d1b      	lsrs	r3, r3, #20
 8007cce:	051b      	lsls	r3, r3, #20
 8007cd0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007cd4:	d978      	bls.n	8007dc8 <_strtod_l+0x8b8>
 8007cd6:	696b      	ldr	r3, [r5, #20]
 8007cd8:	b913      	cbnz	r3, 8007ce0 <_strtod_l+0x7d0>
 8007cda:	692b      	ldr	r3, [r5, #16]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	dd73      	ble.n	8007dc8 <_strtod_l+0x8b8>
 8007ce0:	4629      	mov	r1, r5
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	f003 f9a9 	bl	800b03c <__lshift>
 8007cea:	4659      	mov	r1, fp
 8007cec:	4605      	mov	r5, r0
 8007cee:	f003 fa11 	bl	800b114 <__mcmp>
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	dd68      	ble.n	8007dc8 <_strtod_l+0x8b8>
 8007cf6:	9904      	ldr	r1, [sp, #16]
 8007cf8:	4a54      	ldr	r2, [pc, #336]	; (8007e4c <_strtod_l+0x93c>)
 8007cfa:	464b      	mov	r3, r9
 8007cfc:	2900      	cmp	r1, #0
 8007cfe:	f000 8084 	beq.w	8007e0a <_strtod_l+0x8fa>
 8007d02:	ea02 0109 	and.w	r1, r2, r9
 8007d06:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007d0a:	dc7e      	bgt.n	8007e0a <_strtod_l+0x8fa>
 8007d0c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007d10:	f77f aeb3 	ble.w	8007a7a <_strtod_l+0x56a>
 8007d14:	4b4e      	ldr	r3, [pc, #312]	; (8007e50 <_strtod_l+0x940>)
 8007d16:	4640      	mov	r0, r8
 8007d18:	4649      	mov	r1, r9
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f7f8 fc84 	bl	8000628 <__aeabi_dmul>
 8007d20:	4b4a      	ldr	r3, [pc, #296]	; (8007e4c <_strtod_l+0x93c>)
 8007d22:	400b      	ands	r3, r1
 8007d24:	4680      	mov	r8, r0
 8007d26:	4689      	mov	r9, r1
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f47f ae3f 	bne.w	80079ac <_strtod_l+0x49c>
 8007d2e:	2322      	movs	r3, #34	; 0x22
 8007d30:	6023      	str	r3, [r4, #0]
 8007d32:	e63b      	b.n	80079ac <_strtod_l+0x49c>
 8007d34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d38:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3c:	ea03 0808 	and.w	r8, r3, r8
 8007d40:	e6e8      	b.n	8007b14 <_strtod_l+0x604>
 8007d42:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007d46:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007d4a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007d4e:	36e2      	adds	r6, #226	; 0xe2
 8007d50:	fa01 f306 	lsl.w	r3, r1, r6
 8007d54:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007d58:	e748      	b.n	8007bec <_strtod_l+0x6dc>
 8007d5a:	2100      	movs	r1, #0
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007d62:	e743      	b.n	8007bec <_strtod_l+0x6dc>
 8007d64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d66:	4632      	mov	r2, r6
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f003 f967 	bl	800b03c <__lshift>
 8007d6e:	9016      	str	r0, [sp, #88]	; 0x58
 8007d70:	2800      	cmp	r0, #0
 8007d72:	f47f af6b 	bne.w	8007c4c <_strtod_l+0x73c>
 8007d76:	e60f      	b.n	8007998 <_strtod_l+0x488>
 8007d78:	46ca      	mov	sl, r9
 8007d7a:	d171      	bne.n	8007e60 <_strtod_l+0x950>
 8007d7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d82:	b352      	cbz	r2, 8007dda <_strtod_l+0x8ca>
 8007d84:	4a33      	ldr	r2, [pc, #204]	; (8007e54 <_strtod_l+0x944>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d12a      	bne.n	8007de0 <_strtod_l+0x8d0>
 8007d8a:	9b04      	ldr	r3, [sp, #16]
 8007d8c:	4641      	mov	r1, r8
 8007d8e:	b1fb      	cbz	r3, 8007dd0 <_strtod_l+0x8c0>
 8007d90:	4b2e      	ldr	r3, [pc, #184]	; (8007e4c <_strtod_l+0x93c>)
 8007d92:	ea09 0303 	and.w	r3, r9, r3
 8007d96:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007d9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d9e:	d81a      	bhi.n	8007dd6 <_strtod_l+0x8c6>
 8007da0:	0d1b      	lsrs	r3, r3, #20
 8007da2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007da6:	fa02 f303 	lsl.w	r3, r2, r3
 8007daa:	4299      	cmp	r1, r3
 8007dac:	d118      	bne.n	8007de0 <_strtod_l+0x8d0>
 8007dae:	4b2a      	ldr	r3, [pc, #168]	; (8007e58 <_strtod_l+0x948>)
 8007db0:	459a      	cmp	sl, r3
 8007db2:	d102      	bne.n	8007dba <_strtod_l+0x8aa>
 8007db4:	3101      	adds	r1, #1
 8007db6:	f43f adef 	beq.w	8007998 <_strtod_l+0x488>
 8007dba:	4b24      	ldr	r3, [pc, #144]	; (8007e4c <_strtod_l+0x93c>)
 8007dbc:	ea0a 0303 	and.w	r3, sl, r3
 8007dc0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007dc4:	f04f 0800 	mov.w	r8, #0
 8007dc8:	9b04      	ldr	r3, [sp, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1a2      	bne.n	8007d14 <_strtod_l+0x804>
 8007dce:	e5ed      	b.n	80079ac <_strtod_l+0x49c>
 8007dd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007dd4:	e7e9      	b.n	8007daa <_strtod_l+0x89a>
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	e7e7      	b.n	8007daa <_strtod_l+0x89a>
 8007dda:	ea53 0308 	orrs.w	r3, r3, r8
 8007dde:	d08a      	beq.n	8007cf6 <_strtod_l+0x7e6>
 8007de0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007de2:	b1e3      	cbz	r3, 8007e1e <_strtod_l+0x90e>
 8007de4:	ea13 0f0a 	tst.w	r3, sl
 8007de8:	d0ee      	beq.n	8007dc8 <_strtod_l+0x8b8>
 8007dea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dec:	9a04      	ldr	r2, [sp, #16]
 8007dee:	4640      	mov	r0, r8
 8007df0:	4649      	mov	r1, r9
 8007df2:	b1c3      	cbz	r3, 8007e26 <_strtod_l+0x916>
 8007df4:	f7ff fb6f 	bl	80074d6 <sulp>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	ec51 0b18 	vmov	r0, r1, d8
 8007e00:	f7f8 fa5c 	bl	80002bc <__adddf3>
 8007e04:	4680      	mov	r8, r0
 8007e06:	4689      	mov	r9, r1
 8007e08:	e7de      	b.n	8007dc8 <_strtod_l+0x8b8>
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007e10:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007e14:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007e18:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007e1c:	e7d4      	b.n	8007dc8 <_strtod_l+0x8b8>
 8007e1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e20:	ea13 0f08 	tst.w	r3, r8
 8007e24:	e7e0      	b.n	8007de8 <_strtod_l+0x8d8>
 8007e26:	f7ff fb56 	bl	80074d6 <sulp>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	ec51 0b18 	vmov	r0, r1, d8
 8007e32:	f7f8 fa41 	bl	80002b8 <__aeabi_dsub>
 8007e36:	2200      	movs	r2, #0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4680      	mov	r8, r0
 8007e3c:	4689      	mov	r9, r1
 8007e3e:	f7f8 fe5b 	bl	8000af8 <__aeabi_dcmpeq>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	d0c0      	beq.n	8007dc8 <_strtod_l+0x8b8>
 8007e46:	e618      	b.n	8007a7a <_strtod_l+0x56a>
 8007e48:	fffffc02 	.word	0xfffffc02
 8007e4c:	7ff00000 	.word	0x7ff00000
 8007e50:	39500000 	.word	0x39500000
 8007e54:	000fffff 	.word	0x000fffff
 8007e58:	7fefffff 	.word	0x7fefffff
 8007e5c:	0800c348 	.word	0x0800c348
 8007e60:	4659      	mov	r1, fp
 8007e62:	4628      	mov	r0, r5
 8007e64:	f003 fac6 	bl	800b3f4 <__ratio>
 8007e68:	ec57 6b10 	vmov	r6, r7, d0
 8007e6c:	ee10 0a10 	vmov	r0, s0
 8007e70:	2200      	movs	r2, #0
 8007e72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e76:	4639      	mov	r1, r7
 8007e78:	f7f8 fe52 	bl	8000b20 <__aeabi_dcmple>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d071      	beq.n	8007f64 <_strtod_l+0xa54>
 8007e80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d17c      	bne.n	8007f80 <_strtod_l+0xa70>
 8007e86:	f1b8 0f00 	cmp.w	r8, #0
 8007e8a:	d15a      	bne.n	8007f42 <_strtod_l+0xa32>
 8007e8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d15d      	bne.n	8007f50 <_strtod_l+0xa40>
 8007e94:	4b90      	ldr	r3, [pc, #576]	; (80080d8 <_strtod_l+0xbc8>)
 8007e96:	2200      	movs	r2, #0
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	f7f8 fe36 	bl	8000b0c <__aeabi_dcmplt>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	d15c      	bne.n	8007f5e <_strtod_l+0xa4e>
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	4639      	mov	r1, r7
 8007ea8:	4b8c      	ldr	r3, [pc, #560]	; (80080dc <_strtod_l+0xbcc>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f7f8 fbbc 	bl	8000628 <__aeabi_dmul>
 8007eb0:	4606      	mov	r6, r0
 8007eb2:	460f      	mov	r7, r1
 8007eb4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007eb8:	9606      	str	r6, [sp, #24]
 8007eba:	9307      	str	r3, [sp, #28]
 8007ebc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ec0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007ec4:	4b86      	ldr	r3, [pc, #536]	; (80080e0 <_strtod_l+0xbd0>)
 8007ec6:	ea0a 0303 	and.w	r3, sl, r3
 8007eca:	930d      	str	r3, [sp, #52]	; 0x34
 8007ecc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ece:	4b85      	ldr	r3, [pc, #532]	; (80080e4 <_strtod_l+0xbd4>)
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	f040 8090 	bne.w	8007ff6 <_strtod_l+0xae6>
 8007ed6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007eda:	ec49 8b10 	vmov	d0, r8, r9
 8007ede:	f003 f9bf 	bl	800b260 <__ulp>
 8007ee2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ee6:	ec51 0b10 	vmov	r0, r1, d0
 8007eea:	f7f8 fb9d 	bl	8000628 <__aeabi_dmul>
 8007eee:	4642      	mov	r2, r8
 8007ef0:	464b      	mov	r3, r9
 8007ef2:	f7f8 f9e3 	bl	80002bc <__adddf3>
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4979      	ldr	r1, [pc, #484]	; (80080e0 <_strtod_l+0xbd0>)
 8007efa:	4a7b      	ldr	r2, [pc, #492]	; (80080e8 <_strtod_l+0xbd8>)
 8007efc:	4019      	ands	r1, r3
 8007efe:	4291      	cmp	r1, r2
 8007f00:	4680      	mov	r8, r0
 8007f02:	d944      	bls.n	8007f8e <_strtod_l+0xa7e>
 8007f04:	ee18 2a90 	vmov	r2, s17
 8007f08:	4b78      	ldr	r3, [pc, #480]	; (80080ec <_strtod_l+0xbdc>)
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d104      	bne.n	8007f18 <_strtod_l+0xa08>
 8007f0e:	ee18 3a10 	vmov	r3, s16
 8007f12:	3301      	adds	r3, #1
 8007f14:	f43f ad40 	beq.w	8007998 <_strtod_l+0x488>
 8007f18:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80080ec <_strtod_l+0xbdc>
 8007f1c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007f20:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007f22:	4620      	mov	r0, r4
 8007f24:	f002 fe70 	bl	800ac08 <_Bfree>
 8007f28:	9905      	ldr	r1, [sp, #20]
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f002 fe6c 	bl	800ac08 <_Bfree>
 8007f30:	4659      	mov	r1, fp
 8007f32:	4620      	mov	r0, r4
 8007f34:	f002 fe68 	bl	800ac08 <_Bfree>
 8007f38:	4629      	mov	r1, r5
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f002 fe64 	bl	800ac08 <_Bfree>
 8007f40:	e609      	b.n	8007b56 <_strtod_l+0x646>
 8007f42:	f1b8 0f01 	cmp.w	r8, #1
 8007f46:	d103      	bne.n	8007f50 <_strtod_l+0xa40>
 8007f48:	f1b9 0f00 	cmp.w	r9, #0
 8007f4c:	f43f ad95 	beq.w	8007a7a <_strtod_l+0x56a>
 8007f50:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80080a8 <_strtod_l+0xb98>
 8007f54:	4f60      	ldr	r7, [pc, #384]	; (80080d8 <_strtod_l+0xbc8>)
 8007f56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007f5a:	2600      	movs	r6, #0
 8007f5c:	e7ae      	b.n	8007ebc <_strtod_l+0x9ac>
 8007f5e:	4f5f      	ldr	r7, [pc, #380]	; (80080dc <_strtod_l+0xbcc>)
 8007f60:	2600      	movs	r6, #0
 8007f62:	e7a7      	b.n	8007eb4 <_strtod_l+0x9a4>
 8007f64:	4b5d      	ldr	r3, [pc, #372]	; (80080dc <_strtod_l+0xbcc>)
 8007f66:	4630      	mov	r0, r6
 8007f68:	4639      	mov	r1, r7
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f7f8 fb5c 	bl	8000628 <__aeabi_dmul>
 8007f70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f72:	4606      	mov	r6, r0
 8007f74:	460f      	mov	r7, r1
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d09c      	beq.n	8007eb4 <_strtod_l+0x9a4>
 8007f7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f7e:	e79d      	b.n	8007ebc <_strtod_l+0x9ac>
 8007f80:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80080b0 <_strtod_l+0xba0>
 8007f84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007f88:	ec57 6b17 	vmov	r6, r7, d7
 8007f8c:	e796      	b.n	8007ebc <_strtod_l+0x9ac>
 8007f8e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007f92:	9b04      	ldr	r3, [sp, #16]
 8007f94:	46ca      	mov	sl, r9
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1c2      	bne.n	8007f20 <_strtod_l+0xa10>
 8007f9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fa0:	0d1b      	lsrs	r3, r3, #20
 8007fa2:	051b      	lsls	r3, r3, #20
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d1bb      	bne.n	8007f20 <_strtod_l+0xa10>
 8007fa8:	4630      	mov	r0, r6
 8007faa:	4639      	mov	r1, r7
 8007fac:	f7f8 fe9c 	bl	8000ce8 <__aeabi_d2lz>
 8007fb0:	f7f8 fb0c 	bl	80005cc <__aeabi_l2d>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4630      	mov	r0, r6
 8007fba:	4639      	mov	r1, r7
 8007fbc:	f7f8 f97c 	bl	80002b8 <__aeabi_dsub>
 8007fc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007fc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fc6:	ea43 0308 	orr.w	r3, r3, r8
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	4606      	mov	r6, r0
 8007fce:	460f      	mov	r7, r1
 8007fd0:	d054      	beq.n	800807c <_strtod_l+0xb6c>
 8007fd2:	a339      	add	r3, pc, #228	; (adr r3, 80080b8 <_strtod_l+0xba8>)
 8007fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd8:	f7f8 fd98 	bl	8000b0c <__aeabi_dcmplt>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	f47f ace5 	bne.w	80079ac <_strtod_l+0x49c>
 8007fe2:	a337      	add	r3, pc, #220	; (adr r3, 80080c0 <_strtod_l+0xbb0>)
 8007fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe8:	4630      	mov	r0, r6
 8007fea:	4639      	mov	r1, r7
 8007fec:	f7f8 fdac 	bl	8000b48 <__aeabi_dcmpgt>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	d095      	beq.n	8007f20 <_strtod_l+0xa10>
 8007ff4:	e4da      	b.n	80079ac <_strtod_l+0x49c>
 8007ff6:	9b04      	ldr	r3, [sp, #16]
 8007ff8:	b333      	cbz	r3, 8008048 <_strtod_l+0xb38>
 8007ffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ffc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008000:	d822      	bhi.n	8008048 <_strtod_l+0xb38>
 8008002:	a331      	add	r3, pc, #196	; (adr r3, 80080c8 <_strtod_l+0xbb8>)
 8008004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008008:	4630      	mov	r0, r6
 800800a:	4639      	mov	r1, r7
 800800c:	f7f8 fd88 	bl	8000b20 <__aeabi_dcmple>
 8008010:	b1a0      	cbz	r0, 800803c <_strtod_l+0xb2c>
 8008012:	4639      	mov	r1, r7
 8008014:	4630      	mov	r0, r6
 8008016:	f7f8 fddf 	bl	8000bd8 <__aeabi_d2uiz>
 800801a:	2801      	cmp	r0, #1
 800801c:	bf38      	it	cc
 800801e:	2001      	movcc	r0, #1
 8008020:	f7f8 fa88 	bl	8000534 <__aeabi_ui2d>
 8008024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008026:	4606      	mov	r6, r0
 8008028:	460f      	mov	r7, r1
 800802a:	bb23      	cbnz	r3, 8008076 <_strtod_l+0xb66>
 800802c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008030:	9010      	str	r0, [sp, #64]	; 0x40
 8008032:	9311      	str	r3, [sp, #68]	; 0x44
 8008034:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008038:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800803c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800803e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008040:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008044:	1a9b      	subs	r3, r3, r2
 8008046:	930f      	str	r3, [sp, #60]	; 0x3c
 8008048:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800804c:	eeb0 0a48 	vmov.f32	s0, s16
 8008050:	eef0 0a68 	vmov.f32	s1, s17
 8008054:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008058:	f003 f902 	bl	800b260 <__ulp>
 800805c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008060:	ec53 2b10 	vmov	r2, r3, d0
 8008064:	f7f8 fae0 	bl	8000628 <__aeabi_dmul>
 8008068:	ec53 2b18 	vmov	r2, r3, d8
 800806c:	f7f8 f926 	bl	80002bc <__adddf3>
 8008070:	4680      	mov	r8, r0
 8008072:	4689      	mov	r9, r1
 8008074:	e78d      	b.n	8007f92 <_strtod_l+0xa82>
 8008076:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800807a:	e7db      	b.n	8008034 <_strtod_l+0xb24>
 800807c:	a314      	add	r3, pc, #80	; (adr r3, 80080d0 <_strtod_l+0xbc0>)
 800807e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008082:	f7f8 fd43 	bl	8000b0c <__aeabi_dcmplt>
 8008086:	e7b3      	b.n	8007ff0 <_strtod_l+0xae0>
 8008088:	2300      	movs	r3, #0
 800808a:	930a      	str	r3, [sp, #40]	; 0x28
 800808c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800808e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008090:	6013      	str	r3, [r2, #0]
 8008092:	f7ff ba7c 	b.w	800758e <_strtod_l+0x7e>
 8008096:	2a65      	cmp	r2, #101	; 0x65
 8008098:	f43f ab75 	beq.w	8007786 <_strtod_l+0x276>
 800809c:	2a45      	cmp	r2, #69	; 0x45
 800809e:	f43f ab72 	beq.w	8007786 <_strtod_l+0x276>
 80080a2:	2301      	movs	r3, #1
 80080a4:	f7ff bbaa 	b.w	80077fc <_strtod_l+0x2ec>
 80080a8:	00000000 	.word	0x00000000
 80080ac:	bff00000 	.word	0xbff00000
 80080b0:	00000000 	.word	0x00000000
 80080b4:	3ff00000 	.word	0x3ff00000
 80080b8:	94a03595 	.word	0x94a03595
 80080bc:	3fdfffff 	.word	0x3fdfffff
 80080c0:	35afe535 	.word	0x35afe535
 80080c4:	3fe00000 	.word	0x3fe00000
 80080c8:	ffc00000 	.word	0xffc00000
 80080cc:	41dfffff 	.word	0x41dfffff
 80080d0:	94a03595 	.word	0x94a03595
 80080d4:	3fcfffff 	.word	0x3fcfffff
 80080d8:	3ff00000 	.word	0x3ff00000
 80080dc:	3fe00000 	.word	0x3fe00000
 80080e0:	7ff00000 	.word	0x7ff00000
 80080e4:	7fe00000 	.word	0x7fe00000
 80080e8:	7c9fffff 	.word	0x7c9fffff
 80080ec:	7fefffff 	.word	0x7fefffff

080080f0 <_strtod_r>:
 80080f0:	4b01      	ldr	r3, [pc, #4]	; (80080f8 <_strtod_r+0x8>)
 80080f2:	f7ff ba0d 	b.w	8007510 <_strtod_l>
 80080f6:	bf00      	nop
 80080f8:	20000018 	.word	0x20000018

080080fc <strtod>:
 80080fc:	460a      	mov	r2, r1
 80080fe:	4601      	mov	r1, r0
 8008100:	4802      	ldr	r0, [pc, #8]	; (800810c <strtod+0x10>)
 8008102:	4b03      	ldr	r3, [pc, #12]	; (8008110 <strtod+0x14>)
 8008104:	6800      	ldr	r0, [r0, #0]
 8008106:	f7ff ba03 	b.w	8007510 <_strtod_l>
 800810a:	bf00      	nop
 800810c:	200001d0 	.word	0x200001d0
 8008110:	20000018 	.word	0x20000018

08008114 <_strtol_l.constprop.0>:
 8008114:	2b01      	cmp	r3, #1
 8008116:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800811a:	d001      	beq.n	8008120 <_strtol_l.constprop.0+0xc>
 800811c:	2b24      	cmp	r3, #36	; 0x24
 800811e:	d906      	bls.n	800812e <_strtol_l.constprop.0+0x1a>
 8008120:	f001 f9e4 	bl	80094ec <__errno>
 8008124:	2316      	movs	r3, #22
 8008126:	6003      	str	r3, [r0, #0]
 8008128:	2000      	movs	r0, #0
 800812a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800812e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008214 <_strtol_l.constprop.0+0x100>
 8008132:	460d      	mov	r5, r1
 8008134:	462e      	mov	r6, r5
 8008136:	f815 4b01 	ldrb.w	r4, [r5], #1
 800813a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800813e:	f017 0708 	ands.w	r7, r7, #8
 8008142:	d1f7      	bne.n	8008134 <_strtol_l.constprop.0+0x20>
 8008144:	2c2d      	cmp	r4, #45	; 0x2d
 8008146:	d132      	bne.n	80081ae <_strtol_l.constprop.0+0x9a>
 8008148:	782c      	ldrb	r4, [r5, #0]
 800814a:	2701      	movs	r7, #1
 800814c:	1cb5      	adds	r5, r6, #2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d05b      	beq.n	800820a <_strtol_l.constprop.0+0xf6>
 8008152:	2b10      	cmp	r3, #16
 8008154:	d109      	bne.n	800816a <_strtol_l.constprop.0+0x56>
 8008156:	2c30      	cmp	r4, #48	; 0x30
 8008158:	d107      	bne.n	800816a <_strtol_l.constprop.0+0x56>
 800815a:	782c      	ldrb	r4, [r5, #0]
 800815c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008160:	2c58      	cmp	r4, #88	; 0x58
 8008162:	d14d      	bne.n	8008200 <_strtol_l.constprop.0+0xec>
 8008164:	786c      	ldrb	r4, [r5, #1]
 8008166:	2310      	movs	r3, #16
 8008168:	3502      	adds	r5, #2
 800816a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800816e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008172:	f04f 0e00 	mov.w	lr, #0
 8008176:	fbb8 f9f3 	udiv	r9, r8, r3
 800817a:	4676      	mov	r6, lr
 800817c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008180:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008184:	f1bc 0f09 	cmp.w	ip, #9
 8008188:	d816      	bhi.n	80081b8 <_strtol_l.constprop.0+0xa4>
 800818a:	4664      	mov	r4, ip
 800818c:	42a3      	cmp	r3, r4
 800818e:	dd24      	ble.n	80081da <_strtol_l.constprop.0+0xc6>
 8008190:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8008194:	d008      	beq.n	80081a8 <_strtol_l.constprop.0+0x94>
 8008196:	45b1      	cmp	r9, r6
 8008198:	d31c      	bcc.n	80081d4 <_strtol_l.constprop.0+0xc0>
 800819a:	d101      	bne.n	80081a0 <_strtol_l.constprop.0+0x8c>
 800819c:	45a2      	cmp	sl, r4
 800819e:	db19      	blt.n	80081d4 <_strtol_l.constprop.0+0xc0>
 80081a0:	fb06 4603 	mla	r6, r6, r3, r4
 80081a4:	f04f 0e01 	mov.w	lr, #1
 80081a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081ac:	e7e8      	b.n	8008180 <_strtol_l.constprop.0+0x6c>
 80081ae:	2c2b      	cmp	r4, #43	; 0x2b
 80081b0:	bf04      	itt	eq
 80081b2:	782c      	ldrbeq	r4, [r5, #0]
 80081b4:	1cb5      	addeq	r5, r6, #2
 80081b6:	e7ca      	b.n	800814e <_strtol_l.constprop.0+0x3a>
 80081b8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80081bc:	f1bc 0f19 	cmp.w	ip, #25
 80081c0:	d801      	bhi.n	80081c6 <_strtol_l.constprop.0+0xb2>
 80081c2:	3c37      	subs	r4, #55	; 0x37
 80081c4:	e7e2      	b.n	800818c <_strtol_l.constprop.0+0x78>
 80081c6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80081ca:	f1bc 0f19 	cmp.w	ip, #25
 80081ce:	d804      	bhi.n	80081da <_strtol_l.constprop.0+0xc6>
 80081d0:	3c57      	subs	r4, #87	; 0x57
 80081d2:	e7db      	b.n	800818c <_strtol_l.constprop.0+0x78>
 80081d4:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80081d8:	e7e6      	b.n	80081a8 <_strtol_l.constprop.0+0x94>
 80081da:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80081de:	d105      	bne.n	80081ec <_strtol_l.constprop.0+0xd8>
 80081e0:	2322      	movs	r3, #34	; 0x22
 80081e2:	6003      	str	r3, [r0, #0]
 80081e4:	4646      	mov	r6, r8
 80081e6:	b942      	cbnz	r2, 80081fa <_strtol_l.constprop.0+0xe6>
 80081e8:	4630      	mov	r0, r6
 80081ea:	e79e      	b.n	800812a <_strtol_l.constprop.0+0x16>
 80081ec:	b107      	cbz	r7, 80081f0 <_strtol_l.constprop.0+0xdc>
 80081ee:	4276      	negs	r6, r6
 80081f0:	2a00      	cmp	r2, #0
 80081f2:	d0f9      	beq.n	80081e8 <_strtol_l.constprop.0+0xd4>
 80081f4:	f1be 0f00 	cmp.w	lr, #0
 80081f8:	d000      	beq.n	80081fc <_strtol_l.constprop.0+0xe8>
 80081fa:	1e69      	subs	r1, r5, #1
 80081fc:	6011      	str	r1, [r2, #0]
 80081fe:	e7f3      	b.n	80081e8 <_strtol_l.constprop.0+0xd4>
 8008200:	2430      	movs	r4, #48	; 0x30
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1b1      	bne.n	800816a <_strtol_l.constprop.0+0x56>
 8008206:	2308      	movs	r3, #8
 8008208:	e7af      	b.n	800816a <_strtol_l.constprop.0+0x56>
 800820a:	2c30      	cmp	r4, #48	; 0x30
 800820c:	d0a5      	beq.n	800815a <_strtol_l.constprop.0+0x46>
 800820e:	230a      	movs	r3, #10
 8008210:	e7ab      	b.n	800816a <_strtol_l.constprop.0+0x56>
 8008212:	bf00      	nop
 8008214:	0800c371 	.word	0x0800c371

08008218 <_strtol_r>:
 8008218:	f7ff bf7c 	b.w	8008114 <_strtol_l.constprop.0>

0800821c <strtol>:
 800821c:	4613      	mov	r3, r2
 800821e:	460a      	mov	r2, r1
 8008220:	4601      	mov	r1, r0
 8008222:	4802      	ldr	r0, [pc, #8]	; (800822c <strtol+0x10>)
 8008224:	6800      	ldr	r0, [r0, #0]
 8008226:	f7ff bf75 	b.w	8008114 <_strtol_l.constprop.0>
 800822a:	bf00      	nop
 800822c:	200001d0 	.word	0x200001d0

08008230 <__cvt>:
 8008230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	ec55 4b10 	vmov	r4, r5, d0
 8008238:	2d00      	cmp	r5, #0
 800823a:	460e      	mov	r6, r1
 800823c:	4619      	mov	r1, r3
 800823e:	462b      	mov	r3, r5
 8008240:	bfbb      	ittet	lt
 8008242:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008246:	461d      	movlt	r5, r3
 8008248:	2300      	movge	r3, #0
 800824a:	232d      	movlt	r3, #45	; 0x2d
 800824c:	700b      	strb	r3, [r1, #0]
 800824e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008250:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008254:	4691      	mov	r9, r2
 8008256:	f023 0820 	bic.w	r8, r3, #32
 800825a:	bfbc      	itt	lt
 800825c:	4622      	movlt	r2, r4
 800825e:	4614      	movlt	r4, r2
 8008260:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008264:	d005      	beq.n	8008272 <__cvt+0x42>
 8008266:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800826a:	d100      	bne.n	800826e <__cvt+0x3e>
 800826c:	3601      	adds	r6, #1
 800826e:	2102      	movs	r1, #2
 8008270:	e000      	b.n	8008274 <__cvt+0x44>
 8008272:	2103      	movs	r1, #3
 8008274:	ab03      	add	r3, sp, #12
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	ab02      	add	r3, sp, #8
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	ec45 4b10 	vmov	d0, r4, r5
 8008280:	4653      	mov	r3, sl
 8008282:	4632      	mov	r2, r6
 8008284:	f001 fa24 	bl	80096d0 <_dtoa_r>
 8008288:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800828c:	4607      	mov	r7, r0
 800828e:	d102      	bne.n	8008296 <__cvt+0x66>
 8008290:	f019 0f01 	tst.w	r9, #1
 8008294:	d022      	beq.n	80082dc <__cvt+0xac>
 8008296:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800829a:	eb07 0906 	add.w	r9, r7, r6
 800829e:	d110      	bne.n	80082c2 <__cvt+0x92>
 80082a0:	783b      	ldrb	r3, [r7, #0]
 80082a2:	2b30      	cmp	r3, #48	; 0x30
 80082a4:	d10a      	bne.n	80082bc <__cvt+0x8c>
 80082a6:	2200      	movs	r2, #0
 80082a8:	2300      	movs	r3, #0
 80082aa:	4620      	mov	r0, r4
 80082ac:	4629      	mov	r1, r5
 80082ae:	f7f8 fc23 	bl	8000af8 <__aeabi_dcmpeq>
 80082b2:	b918      	cbnz	r0, 80082bc <__cvt+0x8c>
 80082b4:	f1c6 0601 	rsb	r6, r6, #1
 80082b8:	f8ca 6000 	str.w	r6, [sl]
 80082bc:	f8da 3000 	ldr.w	r3, [sl]
 80082c0:	4499      	add	r9, r3
 80082c2:	2200      	movs	r2, #0
 80082c4:	2300      	movs	r3, #0
 80082c6:	4620      	mov	r0, r4
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7f8 fc15 	bl	8000af8 <__aeabi_dcmpeq>
 80082ce:	b108      	cbz	r0, 80082d4 <__cvt+0xa4>
 80082d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80082d4:	2230      	movs	r2, #48	; 0x30
 80082d6:	9b03      	ldr	r3, [sp, #12]
 80082d8:	454b      	cmp	r3, r9
 80082da:	d307      	bcc.n	80082ec <__cvt+0xbc>
 80082dc:	9b03      	ldr	r3, [sp, #12]
 80082de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082e0:	1bdb      	subs	r3, r3, r7
 80082e2:	4638      	mov	r0, r7
 80082e4:	6013      	str	r3, [r2, #0]
 80082e6:	b004      	add	sp, #16
 80082e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ec:	1c59      	adds	r1, r3, #1
 80082ee:	9103      	str	r1, [sp, #12]
 80082f0:	701a      	strb	r2, [r3, #0]
 80082f2:	e7f0      	b.n	80082d6 <__cvt+0xa6>

080082f4 <__exponent>:
 80082f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082f6:	4603      	mov	r3, r0
 80082f8:	2900      	cmp	r1, #0
 80082fa:	bfb8      	it	lt
 80082fc:	4249      	neglt	r1, r1
 80082fe:	f803 2b02 	strb.w	r2, [r3], #2
 8008302:	bfb4      	ite	lt
 8008304:	222d      	movlt	r2, #45	; 0x2d
 8008306:	222b      	movge	r2, #43	; 0x2b
 8008308:	2909      	cmp	r1, #9
 800830a:	7042      	strb	r2, [r0, #1]
 800830c:	dd2a      	ble.n	8008364 <__exponent+0x70>
 800830e:	f10d 0207 	add.w	r2, sp, #7
 8008312:	4617      	mov	r7, r2
 8008314:	260a      	movs	r6, #10
 8008316:	4694      	mov	ip, r2
 8008318:	fb91 f5f6 	sdiv	r5, r1, r6
 800831c:	fb06 1415 	mls	r4, r6, r5, r1
 8008320:	3430      	adds	r4, #48	; 0x30
 8008322:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008326:	460c      	mov	r4, r1
 8008328:	2c63      	cmp	r4, #99	; 0x63
 800832a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800832e:	4629      	mov	r1, r5
 8008330:	dcf1      	bgt.n	8008316 <__exponent+0x22>
 8008332:	3130      	adds	r1, #48	; 0x30
 8008334:	f1ac 0402 	sub.w	r4, ip, #2
 8008338:	f802 1c01 	strb.w	r1, [r2, #-1]
 800833c:	1c41      	adds	r1, r0, #1
 800833e:	4622      	mov	r2, r4
 8008340:	42ba      	cmp	r2, r7
 8008342:	d30a      	bcc.n	800835a <__exponent+0x66>
 8008344:	f10d 0209 	add.w	r2, sp, #9
 8008348:	eba2 020c 	sub.w	r2, r2, ip
 800834c:	42bc      	cmp	r4, r7
 800834e:	bf88      	it	hi
 8008350:	2200      	movhi	r2, #0
 8008352:	4413      	add	r3, r2
 8008354:	1a18      	subs	r0, r3, r0
 8008356:	b003      	add	sp, #12
 8008358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800835a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800835e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008362:	e7ed      	b.n	8008340 <__exponent+0x4c>
 8008364:	2330      	movs	r3, #48	; 0x30
 8008366:	3130      	adds	r1, #48	; 0x30
 8008368:	7083      	strb	r3, [r0, #2]
 800836a:	70c1      	strb	r1, [r0, #3]
 800836c:	1d03      	adds	r3, r0, #4
 800836e:	e7f1      	b.n	8008354 <__exponent+0x60>

08008370 <_printf_float>:
 8008370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008374:	ed2d 8b02 	vpush	{d8}
 8008378:	b08d      	sub	sp, #52	; 0x34
 800837a:	460c      	mov	r4, r1
 800837c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008380:	4616      	mov	r6, r2
 8008382:	461f      	mov	r7, r3
 8008384:	4605      	mov	r5, r0
 8008386:	f001 f867 	bl	8009458 <_localeconv_r>
 800838a:	f8d0 a000 	ldr.w	sl, [r0]
 800838e:	4650      	mov	r0, sl
 8008390:	f7f7 ff86 	bl	80002a0 <strlen>
 8008394:	2300      	movs	r3, #0
 8008396:	930a      	str	r3, [sp, #40]	; 0x28
 8008398:	6823      	ldr	r3, [r4, #0]
 800839a:	9305      	str	r3, [sp, #20]
 800839c:	f8d8 3000 	ldr.w	r3, [r8]
 80083a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80083a4:	3307      	adds	r3, #7
 80083a6:	f023 0307 	bic.w	r3, r3, #7
 80083aa:	f103 0208 	add.w	r2, r3, #8
 80083ae:	f8c8 2000 	str.w	r2, [r8]
 80083b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083ba:	9307      	str	r3, [sp, #28]
 80083bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80083c0:	ee08 0a10 	vmov	s16, r0
 80083c4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80083c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083cc:	4b9e      	ldr	r3, [pc, #632]	; (8008648 <_printf_float+0x2d8>)
 80083ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083d2:	f7f8 fbc3 	bl	8000b5c <__aeabi_dcmpun>
 80083d6:	bb88      	cbnz	r0, 800843c <_printf_float+0xcc>
 80083d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083dc:	4b9a      	ldr	r3, [pc, #616]	; (8008648 <_printf_float+0x2d8>)
 80083de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083e2:	f7f8 fb9d 	bl	8000b20 <__aeabi_dcmple>
 80083e6:	bb48      	cbnz	r0, 800843c <_printf_float+0xcc>
 80083e8:	2200      	movs	r2, #0
 80083ea:	2300      	movs	r3, #0
 80083ec:	4640      	mov	r0, r8
 80083ee:	4649      	mov	r1, r9
 80083f0:	f7f8 fb8c 	bl	8000b0c <__aeabi_dcmplt>
 80083f4:	b110      	cbz	r0, 80083fc <_printf_float+0x8c>
 80083f6:	232d      	movs	r3, #45	; 0x2d
 80083f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083fc:	4a93      	ldr	r2, [pc, #588]	; (800864c <_printf_float+0x2dc>)
 80083fe:	4b94      	ldr	r3, [pc, #592]	; (8008650 <_printf_float+0x2e0>)
 8008400:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008404:	bf94      	ite	ls
 8008406:	4690      	movls	r8, r2
 8008408:	4698      	movhi	r8, r3
 800840a:	2303      	movs	r3, #3
 800840c:	6123      	str	r3, [r4, #16]
 800840e:	9b05      	ldr	r3, [sp, #20]
 8008410:	f023 0304 	bic.w	r3, r3, #4
 8008414:	6023      	str	r3, [r4, #0]
 8008416:	f04f 0900 	mov.w	r9, #0
 800841a:	9700      	str	r7, [sp, #0]
 800841c:	4633      	mov	r3, r6
 800841e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008420:	4621      	mov	r1, r4
 8008422:	4628      	mov	r0, r5
 8008424:	f000 f9da 	bl	80087dc <_printf_common>
 8008428:	3001      	adds	r0, #1
 800842a:	f040 8090 	bne.w	800854e <_printf_float+0x1de>
 800842e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008432:	b00d      	add	sp, #52	; 0x34
 8008434:	ecbd 8b02 	vpop	{d8}
 8008438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843c:	4642      	mov	r2, r8
 800843e:	464b      	mov	r3, r9
 8008440:	4640      	mov	r0, r8
 8008442:	4649      	mov	r1, r9
 8008444:	f7f8 fb8a 	bl	8000b5c <__aeabi_dcmpun>
 8008448:	b140      	cbz	r0, 800845c <_printf_float+0xec>
 800844a:	464b      	mov	r3, r9
 800844c:	2b00      	cmp	r3, #0
 800844e:	bfbc      	itt	lt
 8008450:	232d      	movlt	r3, #45	; 0x2d
 8008452:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008456:	4a7f      	ldr	r2, [pc, #508]	; (8008654 <_printf_float+0x2e4>)
 8008458:	4b7f      	ldr	r3, [pc, #508]	; (8008658 <_printf_float+0x2e8>)
 800845a:	e7d1      	b.n	8008400 <_printf_float+0x90>
 800845c:	6863      	ldr	r3, [r4, #4]
 800845e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008462:	9206      	str	r2, [sp, #24]
 8008464:	1c5a      	adds	r2, r3, #1
 8008466:	d13f      	bne.n	80084e8 <_printf_float+0x178>
 8008468:	2306      	movs	r3, #6
 800846a:	6063      	str	r3, [r4, #4]
 800846c:	9b05      	ldr	r3, [sp, #20]
 800846e:	6861      	ldr	r1, [r4, #4]
 8008470:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008474:	2300      	movs	r3, #0
 8008476:	9303      	str	r3, [sp, #12]
 8008478:	ab0a      	add	r3, sp, #40	; 0x28
 800847a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800847e:	ab09      	add	r3, sp, #36	; 0x24
 8008480:	ec49 8b10 	vmov	d0, r8, r9
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	6022      	str	r2, [r4, #0]
 8008488:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800848c:	4628      	mov	r0, r5
 800848e:	f7ff fecf 	bl	8008230 <__cvt>
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008496:	2b47      	cmp	r3, #71	; 0x47
 8008498:	4680      	mov	r8, r0
 800849a:	d108      	bne.n	80084ae <_printf_float+0x13e>
 800849c:	1cc8      	adds	r0, r1, #3
 800849e:	db02      	blt.n	80084a6 <_printf_float+0x136>
 80084a0:	6863      	ldr	r3, [r4, #4]
 80084a2:	4299      	cmp	r1, r3
 80084a4:	dd41      	ble.n	800852a <_printf_float+0x1ba>
 80084a6:	f1ab 0302 	sub.w	r3, fp, #2
 80084aa:	fa5f fb83 	uxtb.w	fp, r3
 80084ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084b2:	d820      	bhi.n	80084f6 <_printf_float+0x186>
 80084b4:	3901      	subs	r1, #1
 80084b6:	465a      	mov	r2, fp
 80084b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80084bc:	9109      	str	r1, [sp, #36]	; 0x24
 80084be:	f7ff ff19 	bl	80082f4 <__exponent>
 80084c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084c4:	1813      	adds	r3, r2, r0
 80084c6:	2a01      	cmp	r2, #1
 80084c8:	4681      	mov	r9, r0
 80084ca:	6123      	str	r3, [r4, #16]
 80084cc:	dc02      	bgt.n	80084d4 <_printf_float+0x164>
 80084ce:	6822      	ldr	r2, [r4, #0]
 80084d0:	07d2      	lsls	r2, r2, #31
 80084d2:	d501      	bpl.n	80084d8 <_printf_float+0x168>
 80084d4:	3301      	adds	r3, #1
 80084d6:	6123      	str	r3, [r4, #16]
 80084d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d09c      	beq.n	800841a <_printf_float+0xaa>
 80084e0:	232d      	movs	r3, #45	; 0x2d
 80084e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084e6:	e798      	b.n	800841a <_printf_float+0xaa>
 80084e8:	9a06      	ldr	r2, [sp, #24]
 80084ea:	2a47      	cmp	r2, #71	; 0x47
 80084ec:	d1be      	bne.n	800846c <_printf_float+0xfc>
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1bc      	bne.n	800846c <_printf_float+0xfc>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e7b9      	b.n	800846a <_printf_float+0xfa>
 80084f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80084fa:	d118      	bne.n	800852e <_printf_float+0x1be>
 80084fc:	2900      	cmp	r1, #0
 80084fe:	6863      	ldr	r3, [r4, #4]
 8008500:	dd0b      	ble.n	800851a <_printf_float+0x1aa>
 8008502:	6121      	str	r1, [r4, #16]
 8008504:	b913      	cbnz	r3, 800850c <_printf_float+0x19c>
 8008506:	6822      	ldr	r2, [r4, #0]
 8008508:	07d0      	lsls	r0, r2, #31
 800850a:	d502      	bpl.n	8008512 <_printf_float+0x1a2>
 800850c:	3301      	adds	r3, #1
 800850e:	440b      	add	r3, r1
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	65a1      	str	r1, [r4, #88]	; 0x58
 8008514:	f04f 0900 	mov.w	r9, #0
 8008518:	e7de      	b.n	80084d8 <_printf_float+0x168>
 800851a:	b913      	cbnz	r3, 8008522 <_printf_float+0x1b2>
 800851c:	6822      	ldr	r2, [r4, #0]
 800851e:	07d2      	lsls	r2, r2, #31
 8008520:	d501      	bpl.n	8008526 <_printf_float+0x1b6>
 8008522:	3302      	adds	r3, #2
 8008524:	e7f4      	b.n	8008510 <_printf_float+0x1a0>
 8008526:	2301      	movs	r3, #1
 8008528:	e7f2      	b.n	8008510 <_printf_float+0x1a0>
 800852a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800852e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008530:	4299      	cmp	r1, r3
 8008532:	db05      	blt.n	8008540 <_printf_float+0x1d0>
 8008534:	6823      	ldr	r3, [r4, #0]
 8008536:	6121      	str	r1, [r4, #16]
 8008538:	07d8      	lsls	r0, r3, #31
 800853a:	d5ea      	bpl.n	8008512 <_printf_float+0x1a2>
 800853c:	1c4b      	adds	r3, r1, #1
 800853e:	e7e7      	b.n	8008510 <_printf_float+0x1a0>
 8008540:	2900      	cmp	r1, #0
 8008542:	bfd4      	ite	le
 8008544:	f1c1 0202 	rsble	r2, r1, #2
 8008548:	2201      	movgt	r2, #1
 800854a:	4413      	add	r3, r2
 800854c:	e7e0      	b.n	8008510 <_printf_float+0x1a0>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	055a      	lsls	r2, r3, #21
 8008552:	d407      	bmi.n	8008564 <_printf_float+0x1f4>
 8008554:	6923      	ldr	r3, [r4, #16]
 8008556:	4642      	mov	r2, r8
 8008558:	4631      	mov	r1, r6
 800855a:	4628      	mov	r0, r5
 800855c:	47b8      	blx	r7
 800855e:	3001      	adds	r0, #1
 8008560:	d12c      	bne.n	80085bc <_printf_float+0x24c>
 8008562:	e764      	b.n	800842e <_printf_float+0xbe>
 8008564:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008568:	f240 80e0 	bls.w	800872c <_printf_float+0x3bc>
 800856c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008570:	2200      	movs	r2, #0
 8008572:	2300      	movs	r3, #0
 8008574:	f7f8 fac0 	bl	8000af8 <__aeabi_dcmpeq>
 8008578:	2800      	cmp	r0, #0
 800857a:	d034      	beq.n	80085e6 <_printf_float+0x276>
 800857c:	4a37      	ldr	r2, [pc, #220]	; (800865c <_printf_float+0x2ec>)
 800857e:	2301      	movs	r3, #1
 8008580:	4631      	mov	r1, r6
 8008582:	4628      	mov	r0, r5
 8008584:	47b8      	blx	r7
 8008586:	3001      	adds	r0, #1
 8008588:	f43f af51 	beq.w	800842e <_printf_float+0xbe>
 800858c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008590:	429a      	cmp	r2, r3
 8008592:	db02      	blt.n	800859a <_printf_float+0x22a>
 8008594:	6823      	ldr	r3, [r4, #0]
 8008596:	07d8      	lsls	r0, r3, #31
 8008598:	d510      	bpl.n	80085bc <_printf_float+0x24c>
 800859a:	ee18 3a10 	vmov	r3, s16
 800859e:	4652      	mov	r2, sl
 80085a0:	4631      	mov	r1, r6
 80085a2:	4628      	mov	r0, r5
 80085a4:	47b8      	blx	r7
 80085a6:	3001      	adds	r0, #1
 80085a8:	f43f af41 	beq.w	800842e <_printf_float+0xbe>
 80085ac:	f04f 0800 	mov.w	r8, #0
 80085b0:	f104 091a 	add.w	r9, r4, #26
 80085b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085b6:	3b01      	subs	r3, #1
 80085b8:	4543      	cmp	r3, r8
 80085ba:	dc09      	bgt.n	80085d0 <_printf_float+0x260>
 80085bc:	6823      	ldr	r3, [r4, #0]
 80085be:	079b      	lsls	r3, r3, #30
 80085c0:	f100 8107 	bmi.w	80087d2 <_printf_float+0x462>
 80085c4:	68e0      	ldr	r0, [r4, #12]
 80085c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085c8:	4298      	cmp	r0, r3
 80085ca:	bfb8      	it	lt
 80085cc:	4618      	movlt	r0, r3
 80085ce:	e730      	b.n	8008432 <_printf_float+0xc2>
 80085d0:	2301      	movs	r3, #1
 80085d2:	464a      	mov	r2, r9
 80085d4:	4631      	mov	r1, r6
 80085d6:	4628      	mov	r0, r5
 80085d8:	47b8      	blx	r7
 80085da:	3001      	adds	r0, #1
 80085dc:	f43f af27 	beq.w	800842e <_printf_float+0xbe>
 80085e0:	f108 0801 	add.w	r8, r8, #1
 80085e4:	e7e6      	b.n	80085b4 <_printf_float+0x244>
 80085e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	dc39      	bgt.n	8008660 <_printf_float+0x2f0>
 80085ec:	4a1b      	ldr	r2, [pc, #108]	; (800865c <_printf_float+0x2ec>)
 80085ee:	2301      	movs	r3, #1
 80085f0:	4631      	mov	r1, r6
 80085f2:	4628      	mov	r0, r5
 80085f4:	47b8      	blx	r7
 80085f6:	3001      	adds	r0, #1
 80085f8:	f43f af19 	beq.w	800842e <_printf_float+0xbe>
 80085fc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008600:	4313      	orrs	r3, r2
 8008602:	d102      	bne.n	800860a <_printf_float+0x29a>
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	07d9      	lsls	r1, r3, #31
 8008608:	d5d8      	bpl.n	80085bc <_printf_float+0x24c>
 800860a:	ee18 3a10 	vmov	r3, s16
 800860e:	4652      	mov	r2, sl
 8008610:	4631      	mov	r1, r6
 8008612:	4628      	mov	r0, r5
 8008614:	47b8      	blx	r7
 8008616:	3001      	adds	r0, #1
 8008618:	f43f af09 	beq.w	800842e <_printf_float+0xbe>
 800861c:	f04f 0900 	mov.w	r9, #0
 8008620:	f104 0a1a 	add.w	sl, r4, #26
 8008624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008626:	425b      	negs	r3, r3
 8008628:	454b      	cmp	r3, r9
 800862a:	dc01      	bgt.n	8008630 <_printf_float+0x2c0>
 800862c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800862e:	e792      	b.n	8008556 <_printf_float+0x1e6>
 8008630:	2301      	movs	r3, #1
 8008632:	4652      	mov	r2, sl
 8008634:	4631      	mov	r1, r6
 8008636:	4628      	mov	r0, r5
 8008638:	47b8      	blx	r7
 800863a:	3001      	adds	r0, #1
 800863c:	f43f aef7 	beq.w	800842e <_printf_float+0xbe>
 8008640:	f109 0901 	add.w	r9, r9, #1
 8008644:	e7ee      	b.n	8008624 <_printf_float+0x2b4>
 8008646:	bf00      	nop
 8008648:	7fefffff 	.word	0x7fefffff
 800864c:	0800c471 	.word	0x0800c471
 8008650:	0800c475 	.word	0x0800c475
 8008654:	0800c479 	.word	0x0800c479
 8008658:	0800c47d 	.word	0x0800c47d
 800865c:	0800c481 	.word	0x0800c481
 8008660:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008662:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008664:	429a      	cmp	r2, r3
 8008666:	bfa8      	it	ge
 8008668:	461a      	movge	r2, r3
 800866a:	2a00      	cmp	r2, #0
 800866c:	4691      	mov	r9, r2
 800866e:	dc37      	bgt.n	80086e0 <_printf_float+0x370>
 8008670:	f04f 0b00 	mov.w	fp, #0
 8008674:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008678:	f104 021a 	add.w	r2, r4, #26
 800867c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800867e:	9305      	str	r3, [sp, #20]
 8008680:	eba3 0309 	sub.w	r3, r3, r9
 8008684:	455b      	cmp	r3, fp
 8008686:	dc33      	bgt.n	80086f0 <_printf_float+0x380>
 8008688:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800868c:	429a      	cmp	r2, r3
 800868e:	db3b      	blt.n	8008708 <_printf_float+0x398>
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	07da      	lsls	r2, r3, #31
 8008694:	d438      	bmi.n	8008708 <_printf_float+0x398>
 8008696:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800869a:	eba2 0903 	sub.w	r9, r2, r3
 800869e:	9b05      	ldr	r3, [sp, #20]
 80086a0:	1ad2      	subs	r2, r2, r3
 80086a2:	4591      	cmp	r9, r2
 80086a4:	bfa8      	it	ge
 80086a6:	4691      	movge	r9, r2
 80086a8:	f1b9 0f00 	cmp.w	r9, #0
 80086ac:	dc35      	bgt.n	800871a <_printf_float+0x3aa>
 80086ae:	f04f 0800 	mov.w	r8, #0
 80086b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086b6:	f104 0a1a 	add.w	sl, r4, #26
 80086ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086be:	1a9b      	subs	r3, r3, r2
 80086c0:	eba3 0309 	sub.w	r3, r3, r9
 80086c4:	4543      	cmp	r3, r8
 80086c6:	f77f af79 	ble.w	80085bc <_printf_float+0x24c>
 80086ca:	2301      	movs	r3, #1
 80086cc:	4652      	mov	r2, sl
 80086ce:	4631      	mov	r1, r6
 80086d0:	4628      	mov	r0, r5
 80086d2:	47b8      	blx	r7
 80086d4:	3001      	adds	r0, #1
 80086d6:	f43f aeaa 	beq.w	800842e <_printf_float+0xbe>
 80086da:	f108 0801 	add.w	r8, r8, #1
 80086de:	e7ec      	b.n	80086ba <_printf_float+0x34a>
 80086e0:	4613      	mov	r3, r2
 80086e2:	4631      	mov	r1, r6
 80086e4:	4642      	mov	r2, r8
 80086e6:	4628      	mov	r0, r5
 80086e8:	47b8      	blx	r7
 80086ea:	3001      	adds	r0, #1
 80086ec:	d1c0      	bne.n	8008670 <_printf_float+0x300>
 80086ee:	e69e      	b.n	800842e <_printf_float+0xbe>
 80086f0:	2301      	movs	r3, #1
 80086f2:	4631      	mov	r1, r6
 80086f4:	4628      	mov	r0, r5
 80086f6:	9205      	str	r2, [sp, #20]
 80086f8:	47b8      	blx	r7
 80086fa:	3001      	adds	r0, #1
 80086fc:	f43f ae97 	beq.w	800842e <_printf_float+0xbe>
 8008700:	9a05      	ldr	r2, [sp, #20]
 8008702:	f10b 0b01 	add.w	fp, fp, #1
 8008706:	e7b9      	b.n	800867c <_printf_float+0x30c>
 8008708:	ee18 3a10 	vmov	r3, s16
 800870c:	4652      	mov	r2, sl
 800870e:	4631      	mov	r1, r6
 8008710:	4628      	mov	r0, r5
 8008712:	47b8      	blx	r7
 8008714:	3001      	adds	r0, #1
 8008716:	d1be      	bne.n	8008696 <_printf_float+0x326>
 8008718:	e689      	b.n	800842e <_printf_float+0xbe>
 800871a:	9a05      	ldr	r2, [sp, #20]
 800871c:	464b      	mov	r3, r9
 800871e:	4442      	add	r2, r8
 8008720:	4631      	mov	r1, r6
 8008722:	4628      	mov	r0, r5
 8008724:	47b8      	blx	r7
 8008726:	3001      	adds	r0, #1
 8008728:	d1c1      	bne.n	80086ae <_printf_float+0x33e>
 800872a:	e680      	b.n	800842e <_printf_float+0xbe>
 800872c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800872e:	2a01      	cmp	r2, #1
 8008730:	dc01      	bgt.n	8008736 <_printf_float+0x3c6>
 8008732:	07db      	lsls	r3, r3, #31
 8008734:	d53a      	bpl.n	80087ac <_printf_float+0x43c>
 8008736:	2301      	movs	r3, #1
 8008738:	4642      	mov	r2, r8
 800873a:	4631      	mov	r1, r6
 800873c:	4628      	mov	r0, r5
 800873e:	47b8      	blx	r7
 8008740:	3001      	adds	r0, #1
 8008742:	f43f ae74 	beq.w	800842e <_printf_float+0xbe>
 8008746:	ee18 3a10 	vmov	r3, s16
 800874a:	4652      	mov	r2, sl
 800874c:	4631      	mov	r1, r6
 800874e:	4628      	mov	r0, r5
 8008750:	47b8      	blx	r7
 8008752:	3001      	adds	r0, #1
 8008754:	f43f ae6b 	beq.w	800842e <_printf_float+0xbe>
 8008758:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800875c:	2200      	movs	r2, #0
 800875e:	2300      	movs	r3, #0
 8008760:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008764:	f7f8 f9c8 	bl	8000af8 <__aeabi_dcmpeq>
 8008768:	b9d8      	cbnz	r0, 80087a2 <_printf_float+0x432>
 800876a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800876e:	f108 0201 	add.w	r2, r8, #1
 8008772:	4631      	mov	r1, r6
 8008774:	4628      	mov	r0, r5
 8008776:	47b8      	blx	r7
 8008778:	3001      	adds	r0, #1
 800877a:	d10e      	bne.n	800879a <_printf_float+0x42a>
 800877c:	e657      	b.n	800842e <_printf_float+0xbe>
 800877e:	2301      	movs	r3, #1
 8008780:	4652      	mov	r2, sl
 8008782:	4631      	mov	r1, r6
 8008784:	4628      	mov	r0, r5
 8008786:	47b8      	blx	r7
 8008788:	3001      	adds	r0, #1
 800878a:	f43f ae50 	beq.w	800842e <_printf_float+0xbe>
 800878e:	f108 0801 	add.w	r8, r8, #1
 8008792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008794:	3b01      	subs	r3, #1
 8008796:	4543      	cmp	r3, r8
 8008798:	dcf1      	bgt.n	800877e <_printf_float+0x40e>
 800879a:	464b      	mov	r3, r9
 800879c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80087a0:	e6da      	b.n	8008558 <_printf_float+0x1e8>
 80087a2:	f04f 0800 	mov.w	r8, #0
 80087a6:	f104 0a1a 	add.w	sl, r4, #26
 80087aa:	e7f2      	b.n	8008792 <_printf_float+0x422>
 80087ac:	2301      	movs	r3, #1
 80087ae:	4642      	mov	r2, r8
 80087b0:	e7df      	b.n	8008772 <_printf_float+0x402>
 80087b2:	2301      	movs	r3, #1
 80087b4:	464a      	mov	r2, r9
 80087b6:	4631      	mov	r1, r6
 80087b8:	4628      	mov	r0, r5
 80087ba:	47b8      	blx	r7
 80087bc:	3001      	adds	r0, #1
 80087be:	f43f ae36 	beq.w	800842e <_printf_float+0xbe>
 80087c2:	f108 0801 	add.w	r8, r8, #1
 80087c6:	68e3      	ldr	r3, [r4, #12]
 80087c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087ca:	1a5b      	subs	r3, r3, r1
 80087cc:	4543      	cmp	r3, r8
 80087ce:	dcf0      	bgt.n	80087b2 <_printf_float+0x442>
 80087d0:	e6f8      	b.n	80085c4 <_printf_float+0x254>
 80087d2:	f04f 0800 	mov.w	r8, #0
 80087d6:	f104 0919 	add.w	r9, r4, #25
 80087da:	e7f4      	b.n	80087c6 <_printf_float+0x456>

080087dc <_printf_common>:
 80087dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e0:	4616      	mov	r6, r2
 80087e2:	4699      	mov	r9, r3
 80087e4:	688a      	ldr	r2, [r1, #8]
 80087e6:	690b      	ldr	r3, [r1, #16]
 80087e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087ec:	4293      	cmp	r3, r2
 80087ee:	bfb8      	it	lt
 80087f0:	4613      	movlt	r3, r2
 80087f2:	6033      	str	r3, [r6, #0]
 80087f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087f8:	4607      	mov	r7, r0
 80087fa:	460c      	mov	r4, r1
 80087fc:	b10a      	cbz	r2, 8008802 <_printf_common+0x26>
 80087fe:	3301      	adds	r3, #1
 8008800:	6033      	str	r3, [r6, #0]
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	0699      	lsls	r1, r3, #26
 8008806:	bf42      	ittt	mi
 8008808:	6833      	ldrmi	r3, [r6, #0]
 800880a:	3302      	addmi	r3, #2
 800880c:	6033      	strmi	r3, [r6, #0]
 800880e:	6825      	ldr	r5, [r4, #0]
 8008810:	f015 0506 	ands.w	r5, r5, #6
 8008814:	d106      	bne.n	8008824 <_printf_common+0x48>
 8008816:	f104 0a19 	add.w	sl, r4, #25
 800881a:	68e3      	ldr	r3, [r4, #12]
 800881c:	6832      	ldr	r2, [r6, #0]
 800881e:	1a9b      	subs	r3, r3, r2
 8008820:	42ab      	cmp	r3, r5
 8008822:	dc26      	bgt.n	8008872 <_printf_common+0x96>
 8008824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008828:	1e13      	subs	r3, r2, #0
 800882a:	6822      	ldr	r2, [r4, #0]
 800882c:	bf18      	it	ne
 800882e:	2301      	movne	r3, #1
 8008830:	0692      	lsls	r2, r2, #26
 8008832:	d42b      	bmi.n	800888c <_printf_common+0xb0>
 8008834:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008838:	4649      	mov	r1, r9
 800883a:	4638      	mov	r0, r7
 800883c:	47c0      	blx	r8
 800883e:	3001      	adds	r0, #1
 8008840:	d01e      	beq.n	8008880 <_printf_common+0xa4>
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	6922      	ldr	r2, [r4, #16]
 8008846:	f003 0306 	and.w	r3, r3, #6
 800884a:	2b04      	cmp	r3, #4
 800884c:	bf02      	ittt	eq
 800884e:	68e5      	ldreq	r5, [r4, #12]
 8008850:	6833      	ldreq	r3, [r6, #0]
 8008852:	1aed      	subeq	r5, r5, r3
 8008854:	68a3      	ldr	r3, [r4, #8]
 8008856:	bf0c      	ite	eq
 8008858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800885c:	2500      	movne	r5, #0
 800885e:	4293      	cmp	r3, r2
 8008860:	bfc4      	itt	gt
 8008862:	1a9b      	subgt	r3, r3, r2
 8008864:	18ed      	addgt	r5, r5, r3
 8008866:	2600      	movs	r6, #0
 8008868:	341a      	adds	r4, #26
 800886a:	42b5      	cmp	r5, r6
 800886c:	d11a      	bne.n	80088a4 <_printf_common+0xc8>
 800886e:	2000      	movs	r0, #0
 8008870:	e008      	b.n	8008884 <_printf_common+0xa8>
 8008872:	2301      	movs	r3, #1
 8008874:	4652      	mov	r2, sl
 8008876:	4649      	mov	r1, r9
 8008878:	4638      	mov	r0, r7
 800887a:	47c0      	blx	r8
 800887c:	3001      	adds	r0, #1
 800887e:	d103      	bne.n	8008888 <_printf_common+0xac>
 8008880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008888:	3501      	adds	r5, #1
 800888a:	e7c6      	b.n	800881a <_printf_common+0x3e>
 800888c:	18e1      	adds	r1, r4, r3
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	2030      	movs	r0, #48	; 0x30
 8008892:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008896:	4422      	add	r2, r4
 8008898:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800889c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088a0:	3302      	adds	r3, #2
 80088a2:	e7c7      	b.n	8008834 <_printf_common+0x58>
 80088a4:	2301      	movs	r3, #1
 80088a6:	4622      	mov	r2, r4
 80088a8:	4649      	mov	r1, r9
 80088aa:	4638      	mov	r0, r7
 80088ac:	47c0      	blx	r8
 80088ae:	3001      	adds	r0, #1
 80088b0:	d0e6      	beq.n	8008880 <_printf_common+0xa4>
 80088b2:	3601      	adds	r6, #1
 80088b4:	e7d9      	b.n	800886a <_printf_common+0x8e>
	...

080088b8 <_printf_i>:
 80088b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088bc:	7e0f      	ldrb	r7, [r1, #24]
 80088be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088c0:	2f78      	cmp	r7, #120	; 0x78
 80088c2:	4691      	mov	r9, r2
 80088c4:	4680      	mov	r8, r0
 80088c6:	460c      	mov	r4, r1
 80088c8:	469a      	mov	sl, r3
 80088ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088ce:	d807      	bhi.n	80088e0 <_printf_i+0x28>
 80088d0:	2f62      	cmp	r7, #98	; 0x62
 80088d2:	d80a      	bhi.n	80088ea <_printf_i+0x32>
 80088d4:	2f00      	cmp	r7, #0
 80088d6:	f000 80d4 	beq.w	8008a82 <_printf_i+0x1ca>
 80088da:	2f58      	cmp	r7, #88	; 0x58
 80088dc:	f000 80c0 	beq.w	8008a60 <_printf_i+0x1a8>
 80088e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088e8:	e03a      	b.n	8008960 <_printf_i+0xa8>
 80088ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088ee:	2b15      	cmp	r3, #21
 80088f0:	d8f6      	bhi.n	80088e0 <_printf_i+0x28>
 80088f2:	a101      	add	r1, pc, #4	; (adr r1, 80088f8 <_printf_i+0x40>)
 80088f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088f8:	08008951 	.word	0x08008951
 80088fc:	08008965 	.word	0x08008965
 8008900:	080088e1 	.word	0x080088e1
 8008904:	080088e1 	.word	0x080088e1
 8008908:	080088e1 	.word	0x080088e1
 800890c:	080088e1 	.word	0x080088e1
 8008910:	08008965 	.word	0x08008965
 8008914:	080088e1 	.word	0x080088e1
 8008918:	080088e1 	.word	0x080088e1
 800891c:	080088e1 	.word	0x080088e1
 8008920:	080088e1 	.word	0x080088e1
 8008924:	08008a69 	.word	0x08008a69
 8008928:	08008991 	.word	0x08008991
 800892c:	08008a23 	.word	0x08008a23
 8008930:	080088e1 	.word	0x080088e1
 8008934:	080088e1 	.word	0x080088e1
 8008938:	08008a8b 	.word	0x08008a8b
 800893c:	080088e1 	.word	0x080088e1
 8008940:	08008991 	.word	0x08008991
 8008944:	080088e1 	.word	0x080088e1
 8008948:	080088e1 	.word	0x080088e1
 800894c:	08008a2b 	.word	0x08008a2b
 8008950:	682b      	ldr	r3, [r5, #0]
 8008952:	1d1a      	adds	r2, r3, #4
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	602a      	str	r2, [r5, #0]
 8008958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800895c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008960:	2301      	movs	r3, #1
 8008962:	e09f      	b.n	8008aa4 <_printf_i+0x1ec>
 8008964:	6820      	ldr	r0, [r4, #0]
 8008966:	682b      	ldr	r3, [r5, #0]
 8008968:	0607      	lsls	r7, r0, #24
 800896a:	f103 0104 	add.w	r1, r3, #4
 800896e:	6029      	str	r1, [r5, #0]
 8008970:	d501      	bpl.n	8008976 <_printf_i+0xbe>
 8008972:	681e      	ldr	r6, [r3, #0]
 8008974:	e003      	b.n	800897e <_printf_i+0xc6>
 8008976:	0646      	lsls	r6, r0, #25
 8008978:	d5fb      	bpl.n	8008972 <_printf_i+0xba>
 800897a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800897e:	2e00      	cmp	r6, #0
 8008980:	da03      	bge.n	800898a <_printf_i+0xd2>
 8008982:	232d      	movs	r3, #45	; 0x2d
 8008984:	4276      	negs	r6, r6
 8008986:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800898a:	485a      	ldr	r0, [pc, #360]	; (8008af4 <_printf_i+0x23c>)
 800898c:	230a      	movs	r3, #10
 800898e:	e012      	b.n	80089b6 <_printf_i+0xfe>
 8008990:	682b      	ldr	r3, [r5, #0]
 8008992:	6820      	ldr	r0, [r4, #0]
 8008994:	1d19      	adds	r1, r3, #4
 8008996:	6029      	str	r1, [r5, #0]
 8008998:	0605      	lsls	r5, r0, #24
 800899a:	d501      	bpl.n	80089a0 <_printf_i+0xe8>
 800899c:	681e      	ldr	r6, [r3, #0]
 800899e:	e002      	b.n	80089a6 <_printf_i+0xee>
 80089a0:	0641      	lsls	r1, r0, #25
 80089a2:	d5fb      	bpl.n	800899c <_printf_i+0xe4>
 80089a4:	881e      	ldrh	r6, [r3, #0]
 80089a6:	4853      	ldr	r0, [pc, #332]	; (8008af4 <_printf_i+0x23c>)
 80089a8:	2f6f      	cmp	r7, #111	; 0x6f
 80089aa:	bf0c      	ite	eq
 80089ac:	2308      	moveq	r3, #8
 80089ae:	230a      	movne	r3, #10
 80089b0:	2100      	movs	r1, #0
 80089b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089b6:	6865      	ldr	r5, [r4, #4]
 80089b8:	60a5      	str	r5, [r4, #8]
 80089ba:	2d00      	cmp	r5, #0
 80089bc:	bfa2      	ittt	ge
 80089be:	6821      	ldrge	r1, [r4, #0]
 80089c0:	f021 0104 	bicge.w	r1, r1, #4
 80089c4:	6021      	strge	r1, [r4, #0]
 80089c6:	b90e      	cbnz	r6, 80089cc <_printf_i+0x114>
 80089c8:	2d00      	cmp	r5, #0
 80089ca:	d04b      	beq.n	8008a64 <_printf_i+0x1ac>
 80089cc:	4615      	mov	r5, r2
 80089ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80089d2:	fb03 6711 	mls	r7, r3, r1, r6
 80089d6:	5dc7      	ldrb	r7, [r0, r7]
 80089d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089dc:	4637      	mov	r7, r6
 80089de:	42bb      	cmp	r3, r7
 80089e0:	460e      	mov	r6, r1
 80089e2:	d9f4      	bls.n	80089ce <_printf_i+0x116>
 80089e4:	2b08      	cmp	r3, #8
 80089e6:	d10b      	bne.n	8008a00 <_printf_i+0x148>
 80089e8:	6823      	ldr	r3, [r4, #0]
 80089ea:	07de      	lsls	r6, r3, #31
 80089ec:	d508      	bpl.n	8008a00 <_printf_i+0x148>
 80089ee:	6923      	ldr	r3, [r4, #16]
 80089f0:	6861      	ldr	r1, [r4, #4]
 80089f2:	4299      	cmp	r1, r3
 80089f4:	bfde      	ittt	le
 80089f6:	2330      	movle	r3, #48	; 0x30
 80089f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80089fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008a00:	1b52      	subs	r2, r2, r5
 8008a02:	6122      	str	r2, [r4, #16]
 8008a04:	f8cd a000 	str.w	sl, [sp]
 8008a08:	464b      	mov	r3, r9
 8008a0a:	aa03      	add	r2, sp, #12
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	4640      	mov	r0, r8
 8008a10:	f7ff fee4 	bl	80087dc <_printf_common>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d14a      	bne.n	8008aae <_printf_i+0x1f6>
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a1c:	b004      	add	sp, #16
 8008a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a22:	6823      	ldr	r3, [r4, #0]
 8008a24:	f043 0320 	orr.w	r3, r3, #32
 8008a28:	6023      	str	r3, [r4, #0]
 8008a2a:	4833      	ldr	r0, [pc, #204]	; (8008af8 <_printf_i+0x240>)
 8008a2c:	2778      	movs	r7, #120	; 0x78
 8008a2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a32:	6823      	ldr	r3, [r4, #0]
 8008a34:	6829      	ldr	r1, [r5, #0]
 8008a36:	061f      	lsls	r7, r3, #24
 8008a38:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a3c:	d402      	bmi.n	8008a44 <_printf_i+0x18c>
 8008a3e:	065f      	lsls	r7, r3, #25
 8008a40:	bf48      	it	mi
 8008a42:	b2b6      	uxthmi	r6, r6
 8008a44:	07df      	lsls	r7, r3, #31
 8008a46:	bf48      	it	mi
 8008a48:	f043 0320 	orrmi.w	r3, r3, #32
 8008a4c:	6029      	str	r1, [r5, #0]
 8008a4e:	bf48      	it	mi
 8008a50:	6023      	strmi	r3, [r4, #0]
 8008a52:	b91e      	cbnz	r6, 8008a5c <_printf_i+0x1a4>
 8008a54:	6823      	ldr	r3, [r4, #0]
 8008a56:	f023 0320 	bic.w	r3, r3, #32
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	2310      	movs	r3, #16
 8008a5e:	e7a7      	b.n	80089b0 <_printf_i+0xf8>
 8008a60:	4824      	ldr	r0, [pc, #144]	; (8008af4 <_printf_i+0x23c>)
 8008a62:	e7e4      	b.n	8008a2e <_printf_i+0x176>
 8008a64:	4615      	mov	r5, r2
 8008a66:	e7bd      	b.n	80089e4 <_printf_i+0x12c>
 8008a68:	682b      	ldr	r3, [r5, #0]
 8008a6a:	6826      	ldr	r6, [r4, #0]
 8008a6c:	6961      	ldr	r1, [r4, #20]
 8008a6e:	1d18      	adds	r0, r3, #4
 8008a70:	6028      	str	r0, [r5, #0]
 8008a72:	0635      	lsls	r5, r6, #24
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	d501      	bpl.n	8008a7c <_printf_i+0x1c4>
 8008a78:	6019      	str	r1, [r3, #0]
 8008a7a:	e002      	b.n	8008a82 <_printf_i+0x1ca>
 8008a7c:	0670      	lsls	r0, r6, #25
 8008a7e:	d5fb      	bpl.n	8008a78 <_printf_i+0x1c0>
 8008a80:	8019      	strh	r1, [r3, #0]
 8008a82:	2300      	movs	r3, #0
 8008a84:	6123      	str	r3, [r4, #16]
 8008a86:	4615      	mov	r5, r2
 8008a88:	e7bc      	b.n	8008a04 <_printf_i+0x14c>
 8008a8a:	682b      	ldr	r3, [r5, #0]
 8008a8c:	1d1a      	adds	r2, r3, #4
 8008a8e:	602a      	str	r2, [r5, #0]
 8008a90:	681d      	ldr	r5, [r3, #0]
 8008a92:	6862      	ldr	r2, [r4, #4]
 8008a94:	2100      	movs	r1, #0
 8008a96:	4628      	mov	r0, r5
 8008a98:	f7f7 fbb2 	bl	8000200 <memchr>
 8008a9c:	b108      	cbz	r0, 8008aa2 <_printf_i+0x1ea>
 8008a9e:	1b40      	subs	r0, r0, r5
 8008aa0:	6060      	str	r0, [r4, #4]
 8008aa2:	6863      	ldr	r3, [r4, #4]
 8008aa4:	6123      	str	r3, [r4, #16]
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aac:	e7aa      	b.n	8008a04 <_printf_i+0x14c>
 8008aae:	6923      	ldr	r3, [r4, #16]
 8008ab0:	462a      	mov	r2, r5
 8008ab2:	4649      	mov	r1, r9
 8008ab4:	4640      	mov	r0, r8
 8008ab6:	47d0      	blx	sl
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d0ad      	beq.n	8008a18 <_printf_i+0x160>
 8008abc:	6823      	ldr	r3, [r4, #0]
 8008abe:	079b      	lsls	r3, r3, #30
 8008ac0:	d413      	bmi.n	8008aea <_printf_i+0x232>
 8008ac2:	68e0      	ldr	r0, [r4, #12]
 8008ac4:	9b03      	ldr	r3, [sp, #12]
 8008ac6:	4298      	cmp	r0, r3
 8008ac8:	bfb8      	it	lt
 8008aca:	4618      	movlt	r0, r3
 8008acc:	e7a6      	b.n	8008a1c <_printf_i+0x164>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	4632      	mov	r2, r6
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	47d0      	blx	sl
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d09d      	beq.n	8008a18 <_printf_i+0x160>
 8008adc:	3501      	adds	r5, #1
 8008ade:	68e3      	ldr	r3, [r4, #12]
 8008ae0:	9903      	ldr	r1, [sp, #12]
 8008ae2:	1a5b      	subs	r3, r3, r1
 8008ae4:	42ab      	cmp	r3, r5
 8008ae6:	dcf2      	bgt.n	8008ace <_printf_i+0x216>
 8008ae8:	e7eb      	b.n	8008ac2 <_printf_i+0x20a>
 8008aea:	2500      	movs	r5, #0
 8008aec:	f104 0619 	add.w	r6, r4, #25
 8008af0:	e7f5      	b.n	8008ade <_printf_i+0x226>
 8008af2:	bf00      	nop
 8008af4:	0800c483 	.word	0x0800c483
 8008af8:	0800c494 	.word	0x0800c494

08008afc <_scanf_float>:
 8008afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b00:	b087      	sub	sp, #28
 8008b02:	4617      	mov	r7, r2
 8008b04:	9303      	str	r3, [sp, #12]
 8008b06:	688b      	ldr	r3, [r1, #8]
 8008b08:	1e5a      	subs	r2, r3, #1
 8008b0a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008b0e:	bf83      	ittte	hi
 8008b10:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008b14:	195b      	addhi	r3, r3, r5
 8008b16:	9302      	strhi	r3, [sp, #8]
 8008b18:	2300      	movls	r3, #0
 8008b1a:	bf86      	itte	hi
 8008b1c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008b20:	608b      	strhi	r3, [r1, #8]
 8008b22:	9302      	strls	r3, [sp, #8]
 8008b24:	680b      	ldr	r3, [r1, #0]
 8008b26:	468b      	mov	fp, r1
 8008b28:	2500      	movs	r5, #0
 8008b2a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008b2e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008b32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b36:	4680      	mov	r8, r0
 8008b38:	460c      	mov	r4, r1
 8008b3a:	465e      	mov	r6, fp
 8008b3c:	46aa      	mov	sl, r5
 8008b3e:	46a9      	mov	r9, r5
 8008b40:	9501      	str	r5, [sp, #4]
 8008b42:	68a2      	ldr	r2, [r4, #8]
 8008b44:	b152      	cbz	r2, 8008b5c <_scanf_float+0x60>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b4e      	cmp	r3, #78	; 0x4e
 8008b4c:	d864      	bhi.n	8008c18 <_scanf_float+0x11c>
 8008b4e:	2b40      	cmp	r3, #64	; 0x40
 8008b50:	d83c      	bhi.n	8008bcc <_scanf_float+0xd0>
 8008b52:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008b56:	b2c8      	uxtb	r0, r1
 8008b58:	280e      	cmp	r0, #14
 8008b5a:	d93a      	bls.n	8008bd2 <_scanf_float+0xd6>
 8008b5c:	f1b9 0f00 	cmp.w	r9, #0
 8008b60:	d003      	beq.n	8008b6a <_scanf_float+0x6e>
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008b6e:	f1ba 0f01 	cmp.w	sl, #1
 8008b72:	f200 8113 	bhi.w	8008d9c <_scanf_float+0x2a0>
 8008b76:	455e      	cmp	r6, fp
 8008b78:	f200 8105 	bhi.w	8008d86 <_scanf_float+0x28a>
 8008b7c:	2501      	movs	r5, #1
 8008b7e:	4628      	mov	r0, r5
 8008b80:	b007      	add	sp, #28
 8008b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b86:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008b8a:	2a0d      	cmp	r2, #13
 8008b8c:	d8e6      	bhi.n	8008b5c <_scanf_float+0x60>
 8008b8e:	a101      	add	r1, pc, #4	; (adr r1, 8008b94 <_scanf_float+0x98>)
 8008b90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b94:	08008cd3 	.word	0x08008cd3
 8008b98:	08008b5d 	.word	0x08008b5d
 8008b9c:	08008b5d 	.word	0x08008b5d
 8008ba0:	08008b5d 	.word	0x08008b5d
 8008ba4:	08008d33 	.word	0x08008d33
 8008ba8:	08008d0b 	.word	0x08008d0b
 8008bac:	08008b5d 	.word	0x08008b5d
 8008bb0:	08008b5d 	.word	0x08008b5d
 8008bb4:	08008ce1 	.word	0x08008ce1
 8008bb8:	08008b5d 	.word	0x08008b5d
 8008bbc:	08008b5d 	.word	0x08008b5d
 8008bc0:	08008b5d 	.word	0x08008b5d
 8008bc4:	08008b5d 	.word	0x08008b5d
 8008bc8:	08008c99 	.word	0x08008c99
 8008bcc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008bd0:	e7db      	b.n	8008b8a <_scanf_float+0x8e>
 8008bd2:	290e      	cmp	r1, #14
 8008bd4:	d8c2      	bhi.n	8008b5c <_scanf_float+0x60>
 8008bd6:	a001      	add	r0, pc, #4	; (adr r0, 8008bdc <_scanf_float+0xe0>)
 8008bd8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008bdc:	08008c8b 	.word	0x08008c8b
 8008be0:	08008b5d 	.word	0x08008b5d
 8008be4:	08008c8b 	.word	0x08008c8b
 8008be8:	08008d1f 	.word	0x08008d1f
 8008bec:	08008b5d 	.word	0x08008b5d
 8008bf0:	08008c39 	.word	0x08008c39
 8008bf4:	08008c75 	.word	0x08008c75
 8008bf8:	08008c75 	.word	0x08008c75
 8008bfc:	08008c75 	.word	0x08008c75
 8008c00:	08008c75 	.word	0x08008c75
 8008c04:	08008c75 	.word	0x08008c75
 8008c08:	08008c75 	.word	0x08008c75
 8008c0c:	08008c75 	.word	0x08008c75
 8008c10:	08008c75 	.word	0x08008c75
 8008c14:	08008c75 	.word	0x08008c75
 8008c18:	2b6e      	cmp	r3, #110	; 0x6e
 8008c1a:	d809      	bhi.n	8008c30 <_scanf_float+0x134>
 8008c1c:	2b60      	cmp	r3, #96	; 0x60
 8008c1e:	d8b2      	bhi.n	8008b86 <_scanf_float+0x8a>
 8008c20:	2b54      	cmp	r3, #84	; 0x54
 8008c22:	d077      	beq.n	8008d14 <_scanf_float+0x218>
 8008c24:	2b59      	cmp	r3, #89	; 0x59
 8008c26:	d199      	bne.n	8008b5c <_scanf_float+0x60>
 8008c28:	2d07      	cmp	r5, #7
 8008c2a:	d197      	bne.n	8008b5c <_scanf_float+0x60>
 8008c2c:	2508      	movs	r5, #8
 8008c2e:	e029      	b.n	8008c84 <_scanf_float+0x188>
 8008c30:	2b74      	cmp	r3, #116	; 0x74
 8008c32:	d06f      	beq.n	8008d14 <_scanf_float+0x218>
 8008c34:	2b79      	cmp	r3, #121	; 0x79
 8008c36:	e7f6      	b.n	8008c26 <_scanf_float+0x12a>
 8008c38:	6821      	ldr	r1, [r4, #0]
 8008c3a:	05c8      	lsls	r0, r1, #23
 8008c3c:	d51a      	bpl.n	8008c74 <_scanf_float+0x178>
 8008c3e:	9b02      	ldr	r3, [sp, #8]
 8008c40:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008c44:	6021      	str	r1, [r4, #0]
 8008c46:	f109 0901 	add.w	r9, r9, #1
 8008c4a:	b11b      	cbz	r3, 8008c54 <_scanf_float+0x158>
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	3201      	adds	r2, #1
 8008c50:	9302      	str	r3, [sp, #8]
 8008c52:	60a2      	str	r2, [r4, #8]
 8008c54:	68a3      	ldr	r3, [r4, #8]
 8008c56:	3b01      	subs	r3, #1
 8008c58:	60a3      	str	r3, [r4, #8]
 8008c5a:	6923      	ldr	r3, [r4, #16]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	6123      	str	r3, [r4, #16]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	3b01      	subs	r3, #1
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	f340 8084 	ble.w	8008d74 <_scanf_float+0x278>
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	603b      	str	r3, [r7, #0]
 8008c72:	e766      	b.n	8008b42 <_scanf_float+0x46>
 8008c74:	eb1a 0f05 	cmn.w	sl, r5
 8008c78:	f47f af70 	bne.w	8008b5c <_scanf_float+0x60>
 8008c7c:	6822      	ldr	r2, [r4, #0]
 8008c7e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008c82:	6022      	str	r2, [r4, #0]
 8008c84:	f806 3b01 	strb.w	r3, [r6], #1
 8008c88:	e7e4      	b.n	8008c54 <_scanf_float+0x158>
 8008c8a:	6822      	ldr	r2, [r4, #0]
 8008c8c:	0610      	lsls	r0, r2, #24
 8008c8e:	f57f af65 	bpl.w	8008b5c <_scanf_float+0x60>
 8008c92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c96:	e7f4      	b.n	8008c82 <_scanf_float+0x186>
 8008c98:	f1ba 0f00 	cmp.w	sl, #0
 8008c9c:	d10e      	bne.n	8008cbc <_scanf_float+0x1c0>
 8008c9e:	f1b9 0f00 	cmp.w	r9, #0
 8008ca2:	d10e      	bne.n	8008cc2 <_scanf_float+0x1c6>
 8008ca4:	6822      	ldr	r2, [r4, #0]
 8008ca6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008caa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008cae:	d108      	bne.n	8008cc2 <_scanf_float+0x1c6>
 8008cb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008cb4:	6022      	str	r2, [r4, #0]
 8008cb6:	f04f 0a01 	mov.w	sl, #1
 8008cba:	e7e3      	b.n	8008c84 <_scanf_float+0x188>
 8008cbc:	f1ba 0f02 	cmp.w	sl, #2
 8008cc0:	d055      	beq.n	8008d6e <_scanf_float+0x272>
 8008cc2:	2d01      	cmp	r5, #1
 8008cc4:	d002      	beq.n	8008ccc <_scanf_float+0x1d0>
 8008cc6:	2d04      	cmp	r5, #4
 8008cc8:	f47f af48 	bne.w	8008b5c <_scanf_float+0x60>
 8008ccc:	3501      	adds	r5, #1
 8008cce:	b2ed      	uxtb	r5, r5
 8008cd0:	e7d8      	b.n	8008c84 <_scanf_float+0x188>
 8008cd2:	f1ba 0f01 	cmp.w	sl, #1
 8008cd6:	f47f af41 	bne.w	8008b5c <_scanf_float+0x60>
 8008cda:	f04f 0a02 	mov.w	sl, #2
 8008cde:	e7d1      	b.n	8008c84 <_scanf_float+0x188>
 8008ce0:	b97d      	cbnz	r5, 8008d02 <_scanf_float+0x206>
 8008ce2:	f1b9 0f00 	cmp.w	r9, #0
 8008ce6:	f47f af3c 	bne.w	8008b62 <_scanf_float+0x66>
 8008cea:	6822      	ldr	r2, [r4, #0]
 8008cec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008cf0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008cf4:	f47f af39 	bne.w	8008b6a <_scanf_float+0x6e>
 8008cf8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008cfc:	6022      	str	r2, [r4, #0]
 8008cfe:	2501      	movs	r5, #1
 8008d00:	e7c0      	b.n	8008c84 <_scanf_float+0x188>
 8008d02:	2d03      	cmp	r5, #3
 8008d04:	d0e2      	beq.n	8008ccc <_scanf_float+0x1d0>
 8008d06:	2d05      	cmp	r5, #5
 8008d08:	e7de      	b.n	8008cc8 <_scanf_float+0x1cc>
 8008d0a:	2d02      	cmp	r5, #2
 8008d0c:	f47f af26 	bne.w	8008b5c <_scanf_float+0x60>
 8008d10:	2503      	movs	r5, #3
 8008d12:	e7b7      	b.n	8008c84 <_scanf_float+0x188>
 8008d14:	2d06      	cmp	r5, #6
 8008d16:	f47f af21 	bne.w	8008b5c <_scanf_float+0x60>
 8008d1a:	2507      	movs	r5, #7
 8008d1c:	e7b2      	b.n	8008c84 <_scanf_float+0x188>
 8008d1e:	6822      	ldr	r2, [r4, #0]
 8008d20:	0591      	lsls	r1, r2, #22
 8008d22:	f57f af1b 	bpl.w	8008b5c <_scanf_float+0x60>
 8008d26:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008d2a:	6022      	str	r2, [r4, #0]
 8008d2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008d30:	e7a8      	b.n	8008c84 <_scanf_float+0x188>
 8008d32:	6822      	ldr	r2, [r4, #0]
 8008d34:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008d38:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008d3c:	d006      	beq.n	8008d4c <_scanf_float+0x250>
 8008d3e:	0550      	lsls	r0, r2, #21
 8008d40:	f57f af0c 	bpl.w	8008b5c <_scanf_float+0x60>
 8008d44:	f1b9 0f00 	cmp.w	r9, #0
 8008d48:	f43f af0f 	beq.w	8008b6a <_scanf_float+0x6e>
 8008d4c:	0591      	lsls	r1, r2, #22
 8008d4e:	bf58      	it	pl
 8008d50:	9901      	ldrpl	r1, [sp, #4]
 8008d52:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d56:	bf58      	it	pl
 8008d58:	eba9 0101 	subpl.w	r1, r9, r1
 8008d5c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008d60:	bf58      	it	pl
 8008d62:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008d66:	6022      	str	r2, [r4, #0]
 8008d68:	f04f 0900 	mov.w	r9, #0
 8008d6c:	e78a      	b.n	8008c84 <_scanf_float+0x188>
 8008d6e:	f04f 0a03 	mov.w	sl, #3
 8008d72:	e787      	b.n	8008c84 <_scanf_float+0x188>
 8008d74:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008d78:	4639      	mov	r1, r7
 8008d7a:	4640      	mov	r0, r8
 8008d7c:	4798      	blx	r3
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f43f aedf 	beq.w	8008b42 <_scanf_float+0x46>
 8008d84:	e6ea      	b.n	8008b5c <_scanf_float+0x60>
 8008d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008d8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d8e:	463a      	mov	r2, r7
 8008d90:	4640      	mov	r0, r8
 8008d92:	4798      	blx	r3
 8008d94:	6923      	ldr	r3, [r4, #16]
 8008d96:	3b01      	subs	r3, #1
 8008d98:	6123      	str	r3, [r4, #16]
 8008d9a:	e6ec      	b.n	8008b76 <_scanf_float+0x7a>
 8008d9c:	1e6b      	subs	r3, r5, #1
 8008d9e:	2b06      	cmp	r3, #6
 8008da0:	d825      	bhi.n	8008dee <_scanf_float+0x2f2>
 8008da2:	2d02      	cmp	r5, #2
 8008da4:	d836      	bhi.n	8008e14 <_scanf_float+0x318>
 8008da6:	455e      	cmp	r6, fp
 8008da8:	f67f aee8 	bls.w	8008b7c <_scanf_float+0x80>
 8008dac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008db0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008db4:	463a      	mov	r2, r7
 8008db6:	4640      	mov	r0, r8
 8008db8:	4798      	blx	r3
 8008dba:	6923      	ldr	r3, [r4, #16]
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	6123      	str	r3, [r4, #16]
 8008dc0:	e7f1      	b.n	8008da6 <_scanf_float+0x2aa>
 8008dc2:	9802      	ldr	r0, [sp, #8]
 8008dc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008dc8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008dcc:	9002      	str	r0, [sp, #8]
 8008dce:	463a      	mov	r2, r7
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	4798      	blx	r3
 8008dd4:	6923      	ldr	r3, [r4, #16]
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	6123      	str	r3, [r4, #16]
 8008dda:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008dde:	fa5f fa8a 	uxtb.w	sl, sl
 8008de2:	f1ba 0f02 	cmp.w	sl, #2
 8008de6:	d1ec      	bne.n	8008dc2 <_scanf_float+0x2c6>
 8008de8:	3d03      	subs	r5, #3
 8008dea:	b2ed      	uxtb	r5, r5
 8008dec:	1b76      	subs	r6, r6, r5
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	05da      	lsls	r2, r3, #23
 8008df2:	d52f      	bpl.n	8008e54 <_scanf_float+0x358>
 8008df4:	055b      	lsls	r3, r3, #21
 8008df6:	d510      	bpl.n	8008e1a <_scanf_float+0x31e>
 8008df8:	455e      	cmp	r6, fp
 8008dfa:	f67f aebf 	bls.w	8008b7c <_scanf_float+0x80>
 8008dfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e06:	463a      	mov	r2, r7
 8008e08:	4640      	mov	r0, r8
 8008e0a:	4798      	blx	r3
 8008e0c:	6923      	ldr	r3, [r4, #16]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	6123      	str	r3, [r4, #16]
 8008e12:	e7f1      	b.n	8008df8 <_scanf_float+0x2fc>
 8008e14:	46aa      	mov	sl, r5
 8008e16:	9602      	str	r6, [sp, #8]
 8008e18:	e7df      	b.n	8008dda <_scanf_float+0x2de>
 8008e1a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e1e:	6923      	ldr	r3, [r4, #16]
 8008e20:	2965      	cmp	r1, #101	; 0x65
 8008e22:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008e26:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008e2a:	6123      	str	r3, [r4, #16]
 8008e2c:	d00c      	beq.n	8008e48 <_scanf_float+0x34c>
 8008e2e:	2945      	cmp	r1, #69	; 0x45
 8008e30:	d00a      	beq.n	8008e48 <_scanf_float+0x34c>
 8008e32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e36:	463a      	mov	r2, r7
 8008e38:	4640      	mov	r0, r8
 8008e3a:	4798      	blx	r3
 8008e3c:	6923      	ldr	r3, [r4, #16]
 8008e3e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008e42:	3b01      	subs	r3, #1
 8008e44:	1eb5      	subs	r5, r6, #2
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e4c:	463a      	mov	r2, r7
 8008e4e:	4640      	mov	r0, r8
 8008e50:	4798      	blx	r3
 8008e52:	462e      	mov	r6, r5
 8008e54:	6825      	ldr	r5, [r4, #0]
 8008e56:	f015 0510 	ands.w	r5, r5, #16
 8008e5a:	d158      	bne.n	8008f0e <_scanf_float+0x412>
 8008e5c:	7035      	strb	r5, [r6, #0]
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008e64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e68:	d11c      	bne.n	8008ea4 <_scanf_float+0x3a8>
 8008e6a:	9b01      	ldr	r3, [sp, #4]
 8008e6c:	454b      	cmp	r3, r9
 8008e6e:	eba3 0209 	sub.w	r2, r3, r9
 8008e72:	d124      	bne.n	8008ebe <_scanf_float+0x3c2>
 8008e74:	2200      	movs	r2, #0
 8008e76:	4659      	mov	r1, fp
 8008e78:	4640      	mov	r0, r8
 8008e7a:	f7ff f939 	bl	80080f0 <_strtod_r>
 8008e7e:	9b03      	ldr	r3, [sp, #12]
 8008e80:	6821      	ldr	r1, [r4, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f011 0f02 	tst.w	r1, #2
 8008e88:	ec57 6b10 	vmov	r6, r7, d0
 8008e8c:	f103 0204 	add.w	r2, r3, #4
 8008e90:	d020      	beq.n	8008ed4 <_scanf_float+0x3d8>
 8008e92:	9903      	ldr	r1, [sp, #12]
 8008e94:	600a      	str	r2, [r1, #0]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	e9c3 6700 	strd	r6, r7, [r3]
 8008e9c:	68e3      	ldr	r3, [r4, #12]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	60e3      	str	r3, [r4, #12]
 8008ea2:	e66c      	b.n	8008b7e <_scanf_float+0x82>
 8008ea4:	9b04      	ldr	r3, [sp, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0e4      	beq.n	8008e74 <_scanf_float+0x378>
 8008eaa:	9905      	ldr	r1, [sp, #20]
 8008eac:	230a      	movs	r3, #10
 8008eae:	462a      	mov	r2, r5
 8008eb0:	3101      	adds	r1, #1
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	f7ff f9b0 	bl	8008218 <_strtol_r>
 8008eb8:	9b04      	ldr	r3, [sp, #16]
 8008eba:	9e05      	ldr	r6, [sp, #20]
 8008ebc:	1ac2      	subs	r2, r0, r3
 8008ebe:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008ec2:	429e      	cmp	r6, r3
 8008ec4:	bf28      	it	cs
 8008ec6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008eca:	4912      	ldr	r1, [pc, #72]	; (8008f14 <_scanf_float+0x418>)
 8008ecc:	4630      	mov	r0, r6
 8008ece:	f000 f955 	bl	800917c <siprintf>
 8008ed2:	e7cf      	b.n	8008e74 <_scanf_float+0x378>
 8008ed4:	f011 0f04 	tst.w	r1, #4
 8008ed8:	9903      	ldr	r1, [sp, #12]
 8008eda:	600a      	str	r2, [r1, #0]
 8008edc:	d1db      	bne.n	8008e96 <_scanf_float+0x39a>
 8008ede:	f8d3 8000 	ldr.w	r8, [r3]
 8008ee2:	ee10 2a10 	vmov	r2, s0
 8008ee6:	ee10 0a10 	vmov	r0, s0
 8008eea:	463b      	mov	r3, r7
 8008eec:	4639      	mov	r1, r7
 8008eee:	f7f7 fe35 	bl	8000b5c <__aeabi_dcmpun>
 8008ef2:	b128      	cbz	r0, 8008f00 <_scanf_float+0x404>
 8008ef4:	4808      	ldr	r0, [pc, #32]	; (8008f18 <_scanf_float+0x41c>)
 8008ef6:	f000 fb3f 	bl	8009578 <nanf>
 8008efa:	ed88 0a00 	vstr	s0, [r8]
 8008efe:	e7cd      	b.n	8008e9c <_scanf_float+0x3a0>
 8008f00:	4630      	mov	r0, r6
 8008f02:	4639      	mov	r1, r7
 8008f04:	f7f7 fe88 	bl	8000c18 <__aeabi_d2f>
 8008f08:	f8c8 0000 	str.w	r0, [r8]
 8008f0c:	e7c6      	b.n	8008e9c <_scanf_float+0x3a0>
 8008f0e:	2500      	movs	r5, #0
 8008f10:	e635      	b.n	8008b7e <_scanf_float+0x82>
 8008f12:	bf00      	nop
 8008f14:	0800c4a5 	.word	0x0800c4a5
 8008f18:	0800c55e 	.word	0x0800c55e

08008f1c <std>:
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	4604      	mov	r4, r0
 8008f22:	e9c0 3300 	strd	r3, r3, [r0]
 8008f26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f2a:	6083      	str	r3, [r0, #8]
 8008f2c:	8181      	strh	r1, [r0, #12]
 8008f2e:	6643      	str	r3, [r0, #100]	; 0x64
 8008f30:	81c2      	strh	r2, [r0, #14]
 8008f32:	6183      	str	r3, [r0, #24]
 8008f34:	4619      	mov	r1, r3
 8008f36:	2208      	movs	r2, #8
 8008f38:	305c      	adds	r0, #92	; 0x5c
 8008f3a:	f000 fa17 	bl	800936c <memset>
 8008f3e:	4b0d      	ldr	r3, [pc, #52]	; (8008f74 <std+0x58>)
 8008f40:	6263      	str	r3, [r4, #36]	; 0x24
 8008f42:	4b0d      	ldr	r3, [pc, #52]	; (8008f78 <std+0x5c>)
 8008f44:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f46:	4b0d      	ldr	r3, [pc, #52]	; (8008f7c <std+0x60>)
 8008f48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f4a:	4b0d      	ldr	r3, [pc, #52]	; (8008f80 <std+0x64>)
 8008f4c:	6323      	str	r3, [r4, #48]	; 0x30
 8008f4e:	4b0d      	ldr	r3, [pc, #52]	; (8008f84 <std+0x68>)
 8008f50:	6224      	str	r4, [r4, #32]
 8008f52:	429c      	cmp	r4, r3
 8008f54:	d006      	beq.n	8008f64 <std+0x48>
 8008f56:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008f5a:	4294      	cmp	r4, r2
 8008f5c:	d002      	beq.n	8008f64 <std+0x48>
 8008f5e:	33d0      	adds	r3, #208	; 0xd0
 8008f60:	429c      	cmp	r4, r3
 8008f62:	d105      	bne.n	8008f70 <std+0x54>
 8008f64:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6c:	f000 bae8 	b.w	8009540 <__retarget_lock_init_recursive>
 8008f70:	bd10      	pop	{r4, pc}
 8008f72:	bf00      	nop
 8008f74:	080091bd 	.word	0x080091bd
 8008f78:	080091df 	.word	0x080091df
 8008f7c:	08009217 	.word	0x08009217
 8008f80:	0800923b 	.word	0x0800923b
 8008f84:	20000554 	.word	0x20000554

08008f88 <stdio_exit_handler>:
 8008f88:	4a02      	ldr	r2, [pc, #8]	; (8008f94 <stdio_exit_handler+0xc>)
 8008f8a:	4903      	ldr	r1, [pc, #12]	; (8008f98 <stdio_exit_handler+0x10>)
 8008f8c:	4803      	ldr	r0, [pc, #12]	; (8008f9c <stdio_exit_handler+0x14>)
 8008f8e:	f000 b869 	b.w	8009064 <_fwalk_sglue>
 8008f92:	bf00      	nop
 8008f94:	2000000c 	.word	0x2000000c
 8008f98:	0800bb41 	.word	0x0800bb41
 8008f9c:	20000184 	.word	0x20000184

08008fa0 <cleanup_stdio>:
 8008fa0:	6841      	ldr	r1, [r0, #4]
 8008fa2:	4b0c      	ldr	r3, [pc, #48]	; (8008fd4 <cleanup_stdio+0x34>)
 8008fa4:	4299      	cmp	r1, r3
 8008fa6:	b510      	push	{r4, lr}
 8008fa8:	4604      	mov	r4, r0
 8008faa:	d001      	beq.n	8008fb0 <cleanup_stdio+0x10>
 8008fac:	f002 fdc8 	bl	800bb40 <_fflush_r>
 8008fb0:	68a1      	ldr	r1, [r4, #8]
 8008fb2:	4b09      	ldr	r3, [pc, #36]	; (8008fd8 <cleanup_stdio+0x38>)
 8008fb4:	4299      	cmp	r1, r3
 8008fb6:	d002      	beq.n	8008fbe <cleanup_stdio+0x1e>
 8008fb8:	4620      	mov	r0, r4
 8008fba:	f002 fdc1 	bl	800bb40 <_fflush_r>
 8008fbe:	68e1      	ldr	r1, [r4, #12]
 8008fc0:	4b06      	ldr	r3, [pc, #24]	; (8008fdc <cleanup_stdio+0x3c>)
 8008fc2:	4299      	cmp	r1, r3
 8008fc4:	d004      	beq.n	8008fd0 <cleanup_stdio+0x30>
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fcc:	f002 bdb8 	b.w	800bb40 <_fflush_r>
 8008fd0:	bd10      	pop	{r4, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20000554 	.word	0x20000554
 8008fd8:	200005bc 	.word	0x200005bc
 8008fdc:	20000624 	.word	0x20000624

08008fe0 <global_stdio_init.part.0>:
 8008fe0:	b510      	push	{r4, lr}
 8008fe2:	4b0b      	ldr	r3, [pc, #44]	; (8009010 <global_stdio_init.part.0+0x30>)
 8008fe4:	4c0b      	ldr	r4, [pc, #44]	; (8009014 <global_stdio_init.part.0+0x34>)
 8008fe6:	4a0c      	ldr	r2, [pc, #48]	; (8009018 <global_stdio_init.part.0+0x38>)
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	4620      	mov	r0, r4
 8008fec:	2200      	movs	r2, #0
 8008fee:	2104      	movs	r1, #4
 8008ff0:	f7ff ff94 	bl	8008f1c <std>
 8008ff4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	2109      	movs	r1, #9
 8008ffc:	f7ff ff8e 	bl	8008f1c <std>
 8009000:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009004:	2202      	movs	r2, #2
 8009006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800900a:	2112      	movs	r1, #18
 800900c:	f7ff bf86 	b.w	8008f1c <std>
 8009010:	2000068c 	.word	0x2000068c
 8009014:	20000554 	.word	0x20000554
 8009018:	08008f89 	.word	0x08008f89

0800901c <__sfp_lock_acquire>:
 800901c:	4801      	ldr	r0, [pc, #4]	; (8009024 <__sfp_lock_acquire+0x8>)
 800901e:	f000 ba90 	b.w	8009542 <__retarget_lock_acquire_recursive>
 8009022:	bf00      	nop
 8009024:	20000695 	.word	0x20000695

08009028 <__sfp_lock_release>:
 8009028:	4801      	ldr	r0, [pc, #4]	; (8009030 <__sfp_lock_release+0x8>)
 800902a:	f000 ba8b 	b.w	8009544 <__retarget_lock_release_recursive>
 800902e:	bf00      	nop
 8009030:	20000695 	.word	0x20000695

08009034 <__sinit>:
 8009034:	b510      	push	{r4, lr}
 8009036:	4604      	mov	r4, r0
 8009038:	f7ff fff0 	bl	800901c <__sfp_lock_acquire>
 800903c:	6a23      	ldr	r3, [r4, #32]
 800903e:	b11b      	cbz	r3, 8009048 <__sinit+0x14>
 8009040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009044:	f7ff bff0 	b.w	8009028 <__sfp_lock_release>
 8009048:	4b04      	ldr	r3, [pc, #16]	; (800905c <__sinit+0x28>)
 800904a:	6223      	str	r3, [r4, #32]
 800904c:	4b04      	ldr	r3, [pc, #16]	; (8009060 <__sinit+0x2c>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d1f5      	bne.n	8009040 <__sinit+0xc>
 8009054:	f7ff ffc4 	bl	8008fe0 <global_stdio_init.part.0>
 8009058:	e7f2      	b.n	8009040 <__sinit+0xc>
 800905a:	bf00      	nop
 800905c:	08008fa1 	.word	0x08008fa1
 8009060:	2000068c 	.word	0x2000068c

08009064 <_fwalk_sglue>:
 8009064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009068:	4607      	mov	r7, r0
 800906a:	4688      	mov	r8, r1
 800906c:	4614      	mov	r4, r2
 800906e:	2600      	movs	r6, #0
 8009070:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009074:	f1b9 0901 	subs.w	r9, r9, #1
 8009078:	d505      	bpl.n	8009086 <_fwalk_sglue+0x22>
 800907a:	6824      	ldr	r4, [r4, #0]
 800907c:	2c00      	cmp	r4, #0
 800907e:	d1f7      	bne.n	8009070 <_fwalk_sglue+0xc>
 8009080:	4630      	mov	r0, r6
 8009082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009086:	89ab      	ldrh	r3, [r5, #12]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d907      	bls.n	800909c <_fwalk_sglue+0x38>
 800908c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009090:	3301      	adds	r3, #1
 8009092:	d003      	beq.n	800909c <_fwalk_sglue+0x38>
 8009094:	4629      	mov	r1, r5
 8009096:	4638      	mov	r0, r7
 8009098:	47c0      	blx	r8
 800909a:	4306      	orrs	r6, r0
 800909c:	3568      	adds	r5, #104	; 0x68
 800909e:	e7e9      	b.n	8009074 <_fwalk_sglue+0x10>

080090a0 <iprintf>:
 80090a0:	b40f      	push	{r0, r1, r2, r3}
 80090a2:	b507      	push	{r0, r1, r2, lr}
 80090a4:	4906      	ldr	r1, [pc, #24]	; (80090c0 <iprintf+0x20>)
 80090a6:	ab04      	add	r3, sp, #16
 80090a8:	6808      	ldr	r0, [r1, #0]
 80090aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ae:	6881      	ldr	r1, [r0, #8]
 80090b0:	9301      	str	r3, [sp, #4]
 80090b2:	f002 fba5 	bl	800b800 <_vfiprintf_r>
 80090b6:	b003      	add	sp, #12
 80090b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80090bc:	b004      	add	sp, #16
 80090be:	4770      	bx	lr
 80090c0:	200001d0 	.word	0x200001d0

080090c4 <_puts_r>:
 80090c4:	6a03      	ldr	r3, [r0, #32]
 80090c6:	b570      	push	{r4, r5, r6, lr}
 80090c8:	6884      	ldr	r4, [r0, #8]
 80090ca:	4605      	mov	r5, r0
 80090cc:	460e      	mov	r6, r1
 80090ce:	b90b      	cbnz	r3, 80090d4 <_puts_r+0x10>
 80090d0:	f7ff ffb0 	bl	8009034 <__sinit>
 80090d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090d6:	07db      	lsls	r3, r3, #31
 80090d8:	d405      	bmi.n	80090e6 <_puts_r+0x22>
 80090da:	89a3      	ldrh	r3, [r4, #12]
 80090dc:	0598      	lsls	r0, r3, #22
 80090de:	d402      	bmi.n	80090e6 <_puts_r+0x22>
 80090e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090e2:	f000 fa2e 	bl	8009542 <__retarget_lock_acquire_recursive>
 80090e6:	89a3      	ldrh	r3, [r4, #12]
 80090e8:	0719      	lsls	r1, r3, #28
 80090ea:	d513      	bpl.n	8009114 <_puts_r+0x50>
 80090ec:	6923      	ldr	r3, [r4, #16]
 80090ee:	b18b      	cbz	r3, 8009114 <_puts_r+0x50>
 80090f0:	3e01      	subs	r6, #1
 80090f2:	68a3      	ldr	r3, [r4, #8]
 80090f4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80090f8:	3b01      	subs	r3, #1
 80090fa:	60a3      	str	r3, [r4, #8]
 80090fc:	b9e9      	cbnz	r1, 800913a <_puts_r+0x76>
 80090fe:	2b00      	cmp	r3, #0
 8009100:	da2e      	bge.n	8009160 <_puts_r+0x9c>
 8009102:	4622      	mov	r2, r4
 8009104:	210a      	movs	r1, #10
 8009106:	4628      	mov	r0, r5
 8009108:	f000 f89b 	bl	8009242 <__swbuf_r>
 800910c:	3001      	adds	r0, #1
 800910e:	d007      	beq.n	8009120 <_puts_r+0x5c>
 8009110:	250a      	movs	r5, #10
 8009112:	e007      	b.n	8009124 <_puts_r+0x60>
 8009114:	4621      	mov	r1, r4
 8009116:	4628      	mov	r0, r5
 8009118:	f000 f8d0 	bl	80092bc <__swsetup_r>
 800911c:	2800      	cmp	r0, #0
 800911e:	d0e7      	beq.n	80090f0 <_puts_r+0x2c>
 8009120:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009124:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009126:	07da      	lsls	r2, r3, #31
 8009128:	d405      	bmi.n	8009136 <_puts_r+0x72>
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	059b      	lsls	r3, r3, #22
 800912e:	d402      	bmi.n	8009136 <_puts_r+0x72>
 8009130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009132:	f000 fa07 	bl	8009544 <__retarget_lock_release_recursive>
 8009136:	4628      	mov	r0, r5
 8009138:	bd70      	pop	{r4, r5, r6, pc}
 800913a:	2b00      	cmp	r3, #0
 800913c:	da04      	bge.n	8009148 <_puts_r+0x84>
 800913e:	69a2      	ldr	r2, [r4, #24]
 8009140:	429a      	cmp	r2, r3
 8009142:	dc06      	bgt.n	8009152 <_puts_r+0x8e>
 8009144:	290a      	cmp	r1, #10
 8009146:	d004      	beq.n	8009152 <_puts_r+0x8e>
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	6022      	str	r2, [r4, #0]
 800914e:	7019      	strb	r1, [r3, #0]
 8009150:	e7cf      	b.n	80090f2 <_puts_r+0x2e>
 8009152:	4622      	mov	r2, r4
 8009154:	4628      	mov	r0, r5
 8009156:	f000 f874 	bl	8009242 <__swbuf_r>
 800915a:	3001      	adds	r0, #1
 800915c:	d1c9      	bne.n	80090f2 <_puts_r+0x2e>
 800915e:	e7df      	b.n	8009120 <_puts_r+0x5c>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	250a      	movs	r5, #10
 8009164:	1c5a      	adds	r2, r3, #1
 8009166:	6022      	str	r2, [r4, #0]
 8009168:	701d      	strb	r5, [r3, #0]
 800916a:	e7db      	b.n	8009124 <_puts_r+0x60>

0800916c <puts>:
 800916c:	4b02      	ldr	r3, [pc, #8]	; (8009178 <puts+0xc>)
 800916e:	4601      	mov	r1, r0
 8009170:	6818      	ldr	r0, [r3, #0]
 8009172:	f7ff bfa7 	b.w	80090c4 <_puts_r>
 8009176:	bf00      	nop
 8009178:	200001d0 	.word	0x200001d0

0800917c <siprintf>:
 800917c:	b40e      	push	{r1, r2, r3}
 800917e:	b500      	push	{lr}
 8009180:	b09c      	sub	sp, #112	; 0x70
 8009182:	ab1d      	add	r3, sp, #116	; 0x74
 8009184:	9002      	str	r0, [sp, #8]
 8009186:	9006      	str	r0, [sp, #24]
 8009188:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800918c:	4809      	ldr	r0, [pc, #36]	; (80091b4 <siprintf+0x38>)
 800918e:	9107      	str	r1, [sp, #28]
 8009190:	9104      	str	r1, [sp, #16]
 8009192:	4909      	ldr	r1, [pc, #36]	; (80091b8 <siprintf+0x3c>)
 8009194:	f853 2b04 	ldr.w	r2, [r3], #4
 8009198:	9105      	str	r1, [sp, #20]
 800919a:	6800      	ldr	r0, [r0, #0]
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	a902      	add	r1, sp, #8
 80091a0:	f002 fa06 	bl	800b5b0 <_svfiprintf_r>
 80091a4:	9b02      	ldr	r3, [sp, #8]
 80091a6:	2200      	movs	r2, #0
 80091a8:	701a      	strb	r2, [r3, #0]
 80091aa:	b01c      	add	sp, #112	; 0x70
 80091ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80091b0:	b003      	add	sp, #12
 80091b2:	4770      	bx	lr
 80091b4:	200001d0 	.word	0x200001d0
 80091b8:	ffff0208 	.word	0xffff0208

080091bc <__sread>:
 80091bc:	b510      	push	{r4, lr}
 80091be:	460c      	mov	r4, r1
 80091c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091c4:	f000 f96e 	bl	80094a4 <_read_r>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	bfab      	itete	ge
 80091cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091ce:	89a3      	ldrhlt	r3, [r4, #12]
 80091d0:	181b      	addge	r3, r3, r0
 80091d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091d6:	bfac      	ite	ge
 80091d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80091da:	81a3      	strhlt	r3, [r4, #12]
 80091dc:	bd10      	pop	{r4, pc}

080091de <__swrite>:
 80091de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e2:	461f      	mov	r7, r3
 80091e4:	898b      	ldrh	r3, [r1, #12]
 80091e6:	05db      	lsls	r3, r3, #23
 80091e8:	4605      	mov	r5, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	4616      	mov	r6, r2
 80091ee:	d505      	bpl.n	80091fc <__swrite+0x1e>
 80091f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091f4:	2302      	movs	r3, #2
 80091f6:	2200      	movs	r2, #0
 80091f8:	f000 f942 	bl	8009480 <_lseek_r>
 80091fc:	89a3      	ldrh	r3, [r4, #12]
 80091fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009206:	81a3      	strh	r3, [r4, #12]
 8009208:	4632      	mov	r2, r6
 800920a:	463b      	mov	r3, r7
 800920c:	4628      	mov	r0, r5
 800920e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009212:	f000 b959 	b.w	80094c8 <_write_r>

08009216 <__sseek>:
 8009216:	b510      	push	{r4, lr}
 8009218:	460c      	mov	r4, r1
 800921a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800921e:	f000 f92f 	bl	8009480 <_lseek_r>
 8009222:	1c43      	adds	r3, r0, #1
 8009224:	89a3      	ldrh	r3, [r4, #12]
 8009226:	bf15      	itete	ne
 8009228:	6560      	strne	r0, [r4, #84]	; 0x54
 800922a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800922e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009232:	81a3      	strheq	r3, [r4, #12]
 8009234:	bf18      	it	ne
 8009236:	81a3      	strhne	r3, [r4, #12]
 8009238:	bd10      	pop	{r4, pc}

0800923a <__sclose>:
 800923a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800923e:	f000 b90f 	b.w	8009460 <_close_r>

08009242 <__swbuf_r>:
 8009242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009244:	460e      	mov	r6, r1
 8009246:	4614      	mov	r4, r2
 8009248:	4605      	mov	r5, r0
 800924a:	b118      	cbz	r0, 8009254 <__swbuf_r+0x12>
 800924c:	6a03      	ldr	r3, [r0, #32]
 800924e:	b90b      	cbnz	r3, 8009254 <__swbuf_r+0x12>
 8009250:	f7ff fef0 	bl	8009034 <__sinit>
 8009254:	69a3      	ldr	r3, [r4, #24]
 8009256:	60a3      	str	r3, [r4, #8]
 8009258:	89a3      	ldrh	r3, [r4, #12]
 800925a:	071a      	lsls	r2, r3, #28
 800925c:	d525      	bpl.n	80092aa <__swbuf_r+0x68>
 800925e:	6923      	ldr	r3, [r4, #16]
 8009260:	b31b      	cbz	r3, 80092aa <__swbuf_r+0x68>
 8009262:	6823      	ldr	r3, [r4, #0]
 8009264:	6922      	ldr	r2, [r4, #16]
 8009266:	1a98      	subs	r0, r3, r2
 8009268:	6963      	ldr	r3, [r4, #20]
 800926a:	b2f6      	uxtb	r6, r6
 800926c:	4283      	cmp	r3, r0
 800926e:	4637      	mov	r7, r6
 8009270:	dc04      	bgt.n	800927c <__swbuf_r+0x3a>
 8009272:	4621      	mov	r1, r4
 8009274:	4628      	mov	r0, r5
 8009276:	f002 fc63 	bl	800bb40 <_fflush_r>
 800927a:	b9e0      	cbnz	r0, 80092b6 <__swbuf_r+0x74>
 800927c:	68a3      	ldr	r3, [r4, #8]
 800927e:	3b01      	subs	r3, #1
 8009280:	60a3      	str	r3, [r4, #8]
 8009282:	6823      	ldr	r3, [r4, #0]
 8009284:	1c5a      	adds	r2, r3, #1
 8009286:	6022      	str	r2, [r4, #0]
 8009288:	701e      	strb	r6, [r3, #0]
 800928a:	6962      	ldr	r2, [r4, #20]
 800928c:	1c43      	adds	r3, r0, #1
 800928e:	429a      	cmp	r2, r3
 8009290:	d004      	beq.n	800929c <__swbuf_r+0x5a>
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	07db      	lsls	r3, r3, #31
 8009296:	d506      	bpl.n	80092a6 <__swbuf_r+0x64>
 8009298:	2e0a      	cmp	r6, #10
 800929a:	d104      	bne.n	80092a6 <__swbuf_r+0x64>
 800929c:	4621      	mov	r1, r4
 800929e:	4628      	mov	r0, r5
 80092a0:	f002 fc4e 	bl	800bb40 <_fflush_r>
 80092a4:	b938      	cbnz	r0, 80092b6 <__swbuf_r+0x74>
 80092a6:	4638      	mov	r0, r7
 80092a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092aa:	4621      	mov	r1, r4
 80092ac:	4628      	mov	r0, r5
 80092ae:	f000 f805 	bl	80092bc <__swsetup_r>
 80092b2:	2800      	cmp	r0, #0
 80092b4:	d0d5      	beq.n	8009262 <__swbuf_r+0x20>
 80092b6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80092ba:	e7f4      	b.n	80092a6 <__swbuf_r+0x64>

080092bc <__swsetup_r>:
 80092bc:	b538      	push	{r3, r4, r5, lr}
 80092be:	4b2a      	ldr	r3, [pc, #168]	; (8009368 <__swsetup_r+0xac>)
 80092c0:	4605      	mov	r5, r0
 80092c2:	6818      	ldr	r0, [r3, #0]
 80092c4:	460c      	mov	r4, r1
 80092c6:	b118      	cbz	r0, 80092d0 <__swsetup_r+0x14>
 80092c8:	6a03      	ldr	r3, [r0, #32]
 80092ca:	b90b      	cbnz	r3, 80092d0 <__swsetup_r+0x14>
 80092cc:	f7ff feb2 	bl	8009034 <__sinit>
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092d6:	0718      	lsls	r0, r3, #28
 80092d8:	d422      	bmi.n	8009320 <__swsetup_r+0x64>
 80092da:	06d9      	lsls	r1, r3, #27
 80092dc:	d407      	bmi.n	80092ee <__swsetup_r+0x32>
 80092de:	2309      	movs	r3, #9
 80092e0:	602b      	str	r3, [r5, #0]
 80092e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80092e6:	81a3      	strh	r3, [r4, #12]
 80092e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092ec:	e034      	b.n	8009358 <__swsetup_r+0x9c>
 80092ee:	0758      	lsls	r0, r3, #29
 80092f0:	d512      	bpl.n	8009318 <__swsetup_r+0x5c>
 80092f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092f4:	b141      	cbz	r1, 8009308 <__swsetup_r+0x4c>
 80092f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092fa:	4299      	cmp	r1, r3
 80092fc:	d002      	beq.n	8009304 <__swsetup_r+0x48>
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 ffd8 	bl	800a2b4 <_free_r>
 8009304:	2300      	movs	r3, #0
 8009306:	6363      	str	r3, [r4, #52]	; 0x34
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	2300      	movs	r3, #0
 8009312:	6063      	str	r3, [r4, #4]
 8009314:	6923      	ldr	r3, [r4, #16]
 8009316:	6023      	str	r3, [r4, #0]
 8009318:	89a3      	ldrh	r3, [r4, #12]
 800931a:	f043 0308 	orr.w	r3, r3, #8
 800931e:	81a3      	strh	r3, [r4, #12]
 8009320:	6923      	ldr	r3, [r4, #16]
 8009322:	b94b      	cbnz	r3, 8009338 <__swsetup_r+0x7c>
 8009324:	89a3      	ldrh	r3, [r4, #12]
 8009326:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800932a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800932e:	d003      	beq.n	8009338 <__swsetup_r+0x7c>
 8009330:	4621      	mov	r1, r4
 8009332:	4628      	mov	r0, r5
 8009334:	f002 fc64 	bl	800bc00 <__smakebuf_r>
 8009338:	89a0      	ldrh	r0, [r4, #12]
 800933a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800933e:	f010 0301 	ands.w	r3, r0, #1
 8009342:	d00a      	beq.n	800935a <__swsetup_r+0x9e>
 8009344:	2300      	movs	r3, #0
 8009346:	60a3      	str	r3, [r4, #8]
 8009348:	6963      	ldr	r3, [r4, #20]
 800934a:	425b      	negs	r3, r3
 800934c:	61a3      	str	r3, [r4, #24]
 800934e:	6923      	ldr	r3, [r4, #16]
 8009350:	b943      	cbnz	r3, 8009364 <__swsetup_r+0xa8>
 8009352:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009356:	d1c4      	bne.n	80092e2 <__swsetup_r+0x26>
 8009358:	bd38      	pop	{r3, r4, r5, pc}
 800935a:	0781      	lsls	r1, r0, #30
 800935c:	bf58      	it	pl
 800935e:	6963      	ldrpl	r3, [r4, #20]
 8009360:	60a3      	str	r3, [r4, #8]
 8009362:	e7f4      	b.n	800934e <__swsetup_r+0x92>
 8009364:	2000      	movs	r0, #0
 8009366:	e7f7      	b.n	8009358 <__swsetup_r+0x9c>
 8009368:	200001d0 	.word	0x200001d0

0800936c <memset>:
 800936c:	4402      	add	r2, r0
 800936e:	4603      	mov	r3, r0
 8009370:	4293      	cmp	r3, r2
 8009372:	d100      	bne.n	8009376 <memset+0xa>
 8009374:	4770      	bx	lr
 8009376:	f803 1b01 	strb.w	r1, [r3], #1
 800937a:	e7f9      	b.n	8009370 <memset+0x4>

0800937c <strncmp>:
 800937c:	b510      	push	{r4, lr}
 800937e:	b16a      	cbz	r2, 800939c <strncmp+0x20>
 8009380:	3901      	subs	r1, #1
 8009382:	1884      	adds	r4, r0, r2
 8009384:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009388:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800938c:	429a      	cmp	r2, r3
 800938e:	d103      	bne.n	8009398 <strncmp+0x1c>
 8009390:	42a0      	cmp	r0, r4
 8009392:	d001      	beq.n	8009398 <strncmp+0x1c>
 8009394:	2a00      	cmp	r2, #0
 8009396:	d1f5      	bne.n	8009384 <strncmp+0x8>
 8009398:	1ad0      	subs	r0, r2, r3
 800939a:	bd10      	pop	{r4, pc}
 800939c:	4610      	mov	r0, r2
 800939e:	e7fc      	b.n	800939a <strncmp+0x1e>

080093a0 <strtok>:
 80093a0:	4b16      	ldr	r3, [pc, #88]	; (80093fc <strtok+0x5c>)
 80093a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093a4:	681e      	ldr	r6, [r3, #0]
 80093a6:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80093a8:	4605      	mov	r5, r0
 80093aa:	b9fc      	cbnz	r4, 80093ec <strtok+0x4c>
 80093ac:	2050      	movs	r0, #80	; 0x50
 80093ae:	9101      	str	r1, [sp, #4]
 80093b0:	f001 fb24 	bl	800a9fc <malloc>
 80093b4:	9901      	ldr	r1, [sp, #4]
 80093b6:	6470      	str	r0, [r6, #68]	; 0x44
 80093b8:	4602      	mov	r2, r0
 80093ba:	b920      	cbnz	r0, 80093c6 <strtok+0x26>
 80093bc:	4b10      	ldr	r3, [pc, #64]	; (8009400 <strtok+0x60>)
 80093be:	4811      	ldr	r0, [pc, #68]	; (8009404 <strtok+0x64>)
 80093c0:	215b      	movs	r1, #91	; 0x5b
 80093c2:	f000 f8df 	bl	8009584 <__assert_func>
 80093c6:	e9c0 4400 	strd	r4, r4, [r0]
 80093ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80093ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80093d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80093d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80093da:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80093de:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80093e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80093e6:	6184      	str	r4, [r0, #24]
 80093e8:	7704      	strb	r4, [r0, #28]
 80093ea:	6244      	str	r4, [r0, #36]	; 0x24
 80093ec:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80093ee:	2301      	movs	r3, #1
 80093f0:	4628      	mov	r0, r5
 80093f2:	b002      	add	sp, #8
 80093f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093f8:	f000 b806 	b.w	8009408 <__strtok_r>
 80093fc:	200001d0 	.word	0x200001d0
 8009400:	0800c4aa 	.word	0x0800c4aa
 8009404:	0800c4c1 	.word	0x0800c4c1

08009408 <__strtok_r>:
 8009408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800940a:	b908      	cbnz	r0, 8009410 <__strtok_r+0x8>
 800940c:	6810      	ldr	r0, [r2, #0]
 800940e:	b188      	cbz	r0, 8009434 <__strtok_r+0x2c>
 8009410:	4604      	mov	r4, r0
 8009412:	4620      	mov	r0, r4
 8009414:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009418:	460f      	mov	r7, r1
 800941a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800941e:	b91e      	cbnz	r6, 8009428 <__strtok_r+0x20>
 8009420:	b965      	cbnz	r5, 800943c <__strtok_r+0x34>
 8009422:	6015      	str	r5, [r2, #0]
 8009424:	4628      	mov	r0, r5
 8009426:	e005      	b.n	8009434 <__strtok_r+0x2c>
 8009428:	42b5      	cmp	r5, r6
 800942a:	d1f6      	bne.n	800941a <__strtok_r+0x12>
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1f0      	bne.n	8009412 <__strtok_r+0xa>
 8009430:	6014      	str	r4, [r2, #0]
 8009432:	7003      	strb	r3, [r0, #0]
 8009434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009436:	461c      	mov	r4, r3
 8009438:	e00c      	b.n	8009454 <__strtok_r+0x4c>
 800943a:	b915      	cbnz	r5, 8009442 <__strtok_r+0x3a>
 800943c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009440:	460e      	mov	r6, r1
 8009442:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009446:	42ab      	cmp	r3, r5
 8009448:	d1f7      	bne.n	800943a <__strtok_r+0x32>
 800944a:	2b00      	cmp	r3, #0
 800944c:	d0f3      	beq.n	8009436 <__strtok_r+0x2e>
 800944e:	2300      	movs	r3, #0
 8009450:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009454:	6014      	str	r4, [r2, #0]
 8009456:	e7ed      	b.n	8009434 <__strtok_r+0x2c>

08009458 <_localeconv_r>:
 8009458:	4800      	ldr	r0, [pc, #0]	; (800945c <_localeconv_r+0x4>)
 800945a:	4770      	bx	lr
 800945c:	20000108 	.word	0x20000108

08009460 <_close_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4d06      	ldr	r5, [pc, #24]	; (800947c <_close_r+0x1c>)
 8009464:	2300      	movs	r3, #0
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	f7f9 fbd9 	bl	8002c22 <_close>
 8009470:	1c43      	adds	r3, r0, #1
 8009472:	d102      	bne.n	800947a <_close_r+0x1a>
 8009474:	682b      	ldr	r3, [r5, #0]
 8009476:	b103      	cbz	r3, 800947a <_close_r+0x1a>
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	20000690 	.word	0x20000690

08009480 <_lseek_r>:
 8009480:	b538      	push	{r3, r4, r5, lr}
 8009482:	4d07      	ldr	r5, [pc, #28]	; (80094a0 <_lseek_r+0x20>)
 8009484:	4604      	mov	r4, r0
 8009486:	4608      	mov	r0, r1
 8009488:	4611      	mov	r1, r2
 800948a:	2200      	movs	r2, #0
 800948c:	602a      	str	r2, [r5, #0]
 800948e:	461a      	mov	r2, r3
 8009490:	f7f9 fbee 	bl	8002c70 <_lseek>
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d102      	bne.n	800949e <_lseek_r+0x1e>
 8009498:	682b      	ldr	r3, [r5, #0]
 800949a:	b103      	cbz	r3, 800949e <_lseek_r+0x1e>
 800949c:	6023      	str	r3, [r4, #0]
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	20000690 	.word	0x20000690

080094a4 <_read_r>:
 80094a4:	b538      	push	{r3, r4, r5, lr}
 80094a6:	4d07      	ldr	r5, [pc, #28]	; (80094c4 <_read_r+0x20>)
 80094a8:	4604      	mov	r4, r0
 80094aa:	4608      	mov	r0, r1
 80094ac:	4611      	mov	r1, r2
 80094ae:	2200      	movs	r2, #0
 80094b0:	602a      	str	r2, [r5, #0]
 80094b2:	461a      	mov	r2, r3
 80094b4:	f7f9 fb98 	bl	8002be8 <_read>
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d102      	bne.n	80094c2 <_read_r+0x1e>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	b103      	cbz	r3, 80094c2 <_read_r+0x1e>
 80094c0:	6023      	str	r3, [r4, #0]
 80094c2:	bd38      	pop	{r3, r4, r5, pc}
 80094c4:	20000690 	.word	0x20000690

080094c8 <_write_r>:
 80094c8:	b538      	push	{r3, r4, r5, lr}
 80094ca:	4d07      	ldr	r5, [pc, #28]	; (80094e8 <_write_r+0x20>)
 80094cc:	4604      	mov	r4, r0
 80094ce:	4608      	mov	r0, r1
 80094d0:	4611      	mov	r1, r2
 80094d2:	2200      	movs	r2, #0
 80094d4:	602a      	str	r2, [r5, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	f7f7 fda2 	bl	8001020 <_write>
 80094dc:	1c43      	adds	r3, r0, #1
 80094de:	d102      	bne.n	80094e6 <_write_r+0x1e>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	b103      	cbz	r3, 80094e6 <_write_r+0x1e>
 80094e4:	6023      	str	r3, [r4, #0]
 80094e6:	bd38      	pop	{r3, r4, r5, pc}
 80094e8:	20000690 	.word	0x20000690

080094ec <__errno>:
 80094ec:	4b01      	ldr	r3, [pc, #4]	; (80094f4 <__errno+0x8>)
 80094ee:	6818      	ldr	r0, [r3, #0]
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	200001d0 	.word	0x200001d0

080094f8 <__libc_init_array>:
 80094f8:	b570      	push	{r4, r5, r6, lr}
 80094fa:	4d0d      	ldr	r5, [pc, #52]	; (8009530 <__libc_init_array+0x38>)
 80094fc:	4c0d      	ldr	r4, [pc, #52]	; (8009534 <__libc_init_array+0x3c>)
 80094fe:	1b64      	subs	r4, r4, r5
 8009500:	10a4      	asrs	r4, r4, #2
 8009502:	2600      	movs	r6, #0
 8009504:	42a6      	cmp	r6, r4
 8009506:	d109      	bne.n	800951c <__libc_init_array+0x24>
 8009508:	4d0b      	ldr	r5, [pc, #44]	; (8009538 <__libc_init_array+0x40>)
 800950a:	4c0c      	ldr	r4, [pc, #48]	; (800953c <__libc_init_array+0x44>)
 800950c:	f002 fc98 	bl	800be40 <_init>
 8009510:	1b64      	subs	r4, r4, r5
 8009512:	10a4      	asrs	r4, r4, #2
 8009514:	2600      	movs	r6, #0
 8009516:	42a6      	cmp	r6, r4
 8009518:	d105      	bne.n	8009526 <__libc_init_array+0x2e>
 800951a:	bd70      	pop	{r4, r5, r6, pc}
 800951c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009520:	4798      	blx	r3
 8009522:	3601      	adds	r6, #1
 8009524:	e7ee      	b.n	8009504 <__libc_init_array+0xc>
 8009526:	f855 3b04 	ldr.w	r3, [r5], #4
 800952a:	4798      	blx	r3
 800952c:	3601      	adds	r6, #1
 800952e:	e7f2      	b.n	8009516 <__libc_init_array+0x1e>
 8009530:	0800c7a8 	.word	0x0800c7a8
 8009534:	0800c7a8 	.word	0x0800c7a8
 8009538:	0800c7a8 	.word	0x0800c7a8
 800953c:	0800c7ac 	.word	0x0800c7ac

08009540 <__retarget_lock_init_recursive>:
 8009540:	4770      	bx	lr

08009542 <__retarget_lock_acquire_recursive>:
 8009542:	4770      	bx	lr

08009544 <__retarget_lock_release_recursive>:
 8009544:	4770      	bx	lr

08009546 <memcpy>:
 8009546:	440a      	add	r2, r1
 8009548:	4291      	cmp	r1, r2
 800954a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800954e:	d100      	bne.n	8009552 <memcpy+0xc>
 8009550:	4770      	bx	lr
 8009552:	b510      	push	{r4, lr}
 8009554:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009558:	f803 4f01 	strb.w	r4, [r3, #1]!
 800955c:	4291      	cmp	r1, r2
 800955e:	d1f9      	bne.n	8009554 <memcpy+0xe>
 8009560:	bd10      	pop	{r4, pc}
 8009562:	0000      	movs	r0, r0
 8009564:	0000      	movs	r0, r0
	...

08009568 <nan>:
 8009568:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009570 <nan+0x8>
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	00000000 	.word	0x00000000
 8009574:	7ff80000 	.word	0x7ff80000

08009578 <nanf>:
 8009578:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009580 <nanf+0x8>
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	7fc00000 	.word	0x7fc00000

08009584 <__assert_func>:
 8009584:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009586:	4614      	mov	r4, r2
 8009588:	461a      	mov	r2, r3
 800958a:	4b09      	ldr	r3, [pc, #36]	; (80095b0 <__assert_func+0x2c>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4605      	mov	r5, r0
 8009590:	68d8      	ldr	r0, [r3, #12]
 8009592:	b14c      	cbz	r4, 80095a8 <__assert_func+0x24>
 8009594:	4b07      	ldr	r3, [pc, #28]	; (80095b4 <__assert_func+0x30>)
 8009596:	9100      	str	r1, [sp, #0]
 8009598:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800959c:	4906      	ldr	r1, [pc, #24]	; (80095b8 <__assert_func+0x34>)
 800959e:	462b      	mov	r3, r5
 80095a0:	f002 faf6 	bl	800bb90 <fiprintf>
 80095a4:	f002 fbb4 	bl	800bd10 <abort>
 80095a8:	4b04      	ldr	r3, [pc, #16]	; (80095bc <__assert_func+0x38>)
 80095aa:	461c      	mov	r4, r3
 80095ac:	e7f3      	b.n	8009596 <__assert_func+0x12>
 80095ae:	bf00      	nop
 80095b0:	200001d0 	.word	0x200001d0
 80095b4:	0800c523 	.word	0x0800c523
 80095b8:	0800c530 	.word	0x0800c530
 80095bc:	0800c55e 	.word	0x0800c55e

080095c0 <quorem>:
 80095c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c4:	6903      	ldr	r3, [r0, #16]
 80095c6:	690c      	ldr	r4, [r1, #16]
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	4607      	mov	r7, r0
 80095cc:	db7e      	blt.n	80096cc <quorem+0x10c>
 80095ce:	3c01      	subs	r4, #1
 80095d0:	f101 0814 	add.w	r8, r1, #20
 80095d4:	f100 0514 	add.w	r5, r0, #20
 80095d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095dc:	9301      	str	r3, [sp, #4]
 80095de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095e6:	3301      	adds	r3, #1
 80095e8:	429a      	cmp	r2, r3
 80095ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80095f6:	d331      	bcc.n	800965c <quorem+0x9c>
 80095f8:	f04f 0e00 	mov.w	lr, #0
 80095fc:	4640      	mov	r0, r8
 80095fe:	46ac      	mov	ip, r5
 8009600:	46f2      	mov	sl, lr
 8009602:	f850 2b04 	ldr.w	r2, [r0], #4
 8009606:	b293      	uxth	r3, r2
 8009608:	fb06 e303 	mla	r3, r6, r3, lr
 800960c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009610:	0c1a      	lsrs	r2, r3, #16
 8009612:	b29b      	uxth	r3, r3
 8009614:	ebaa 0303 	sub.w	r3, sl, r3
 8009618:	f8dc a000 	ldr.w	sl, [ip]
 800961c:	fa13 f38a 	uxtah	r3, r3, sl
 8009620:	fb06 220e 	mla	r2, r6, lr, r2
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	9b00      	ldr	r3, [sp, #0]
 8009628:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800962c:	b292      	uxth	r2, r2
 800962e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009632:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009636:	f8bd 3000 	ldrh.w	r3, [sp]
 800963a:	4581      	cmp	r9, r0
 800963c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009640:	f84c 3b04 	str.w	r3, [ip], #4
 8009644:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009648:	d2db      	bcs.n	8009602 <quorem+0x42>
 800964a:	f855 300b 	ldr.w	r3, [r5, fp]
 800964e:	b92b      	cbnz	r3, 800965c <quorem+0x9c>
 8009650:	9b01      	ldr	r3, [sp, #4]
 8009652:	3b04      	subs	r3, #4
 8009654:	429d      	cmp	r5, r3
 8009656:	461a      	mov	r2, r3
 8009658:	d32c      	bcc.n	80096b4 <quorem+0xf4>
 800965a:	613c      	str	r4, [r7, #16]
 800965c:	4638      	mov	r0, r7
 800965e:	f001 fd59 	bl	800b114 <__mcmp>
 8009662:	2800      	cmp	r0, #0
 8009664:	db22      	blt.n	80096ac <quorem+0xec>
 8009666:	3601      	adds	r6, #1
 8009668:	4629      	mov	r1, r5
 800966a:	2000      	movs	r0, #0
 800966c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009670:	f8d1 c000 	ldr.w	ip, [r1]
 8009674:	b293      	uxth	r3, r2
 8009676:	1ac3      	subs	r3, r0, r3
 8009678:	0c12      	lsrs	r2, r2, #16
 800967a:	fa13 f38c 	uxtah	r3, r3, ip
 800967e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009682:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009686:	b29b      	uxth	r3, r3
 8009688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800968c:	45c1      	cmp	r9, r8
 800968e:	f841 3b04 	str.w	r3, [r1], #4
 8009692:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009696:	d2e9      	bcs.n	800966c <quorem+0xac>
 8009698:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800969c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096a0:	b922      	cbnz	r2, 80096ac <quorem+0xec>
 80096a2:	3b04      	subs	r3, #4
 80096a4:	429d      	cmp	r5, r3
 80096a6:	461a      	mov	r2, r3
 80096a8:	d30a      	bcc.n	80096c0 <quorem+0x100>
 80096aa:	613c      	str	r4, [r7, #16]
 80096ac:	4630      	mov	r0, r6
 80096ae:	b003      	add	sp, #12
 80096b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b4:	6812      	ldr	r2, [r2, #0]
 80096b6:	3b04      	subs	r3, #4
 80096b8:	2a00      	cmp	r2, #0
 80096ba:	d1ce      	bne.n	800965a <quorem+0x9a>
 80096bc:	3c01      	subs	r4, #1
 80096be:	e7c9      	b.n	8009654 <quorem+0x94>
 80096c0:	6812      	ldr	r2, [r2, #0]
 80096c2:	3b04      	subs	r3, #4
 80096c4:	2a00      	cmp	r2, #0
 80096c6:	d1f0      	bne.n	80096aa <quorem+0xea>
 80096c8:	3c01      	subs	r4, #1
 80096ca:	e7eb      	b.n	80096a4 <quorem+0xe4>
 80096cc:	2000      	movs	r0, #0
 80096ce:	e7ee      	b.n	80096ae <quorem+0xee>

080096d0 <_dtoa_r>:
 80096d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d4:	ed2d 8b04 	vpush	{d8-d9}
 80096d8:	69c5      	ldr	r5, [r0, #28]
 80096da:	b093      	sub	sp, #76	; 0x4c
 80096dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80096e0:	ec57 6b10 	vmov	r6, r7, d0
 80096e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096e8:	9107      	str	r1, [sp, #28]
 80096ea:	4604      	mov	r4, r0
 80096ec:	920a      	str	r2, [sp, #40]	; 0x28
 80096ee:	930d      	str	r3, [sp, #52]	; 0x34
 80096f0:	b975      	cbnz	r5, 8009710 <_dtoa_r+0x40>
 80096f2:	2010      	movs	r0, #16
 80096f4:	f001 f982 	bl	800a9fc <malloc>
 80096f8:	4602      	mov	r2, r0
 80096fa:	61e0      	str	r0, [r4, #28]
 80096fc:	b920      	cbnz	r0, 8009708 <_dtoa_r+0x38>
 80096fe:	4bae      	ldr	r3, [pc, #696]	; (80099b8 <_dtoa_r+0x2e8>)
 8009700:	21ef      	movs	r1, #239	; 0xef
 8009702:	48ae      	ldr	r0, [pc, #696]	; (80099bc <_dtoa_r+0x2ec>)
 8009704:	f7ff ff3e 	bl	8009584 <__assert_func>
 8009708:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800970c:	6005      	str	r5, [r0, #0]
 800970e:	60c5      	str	r5, [r0, #12]
 8009710:	69e3      	ldr	r3, [r4, #28]
 8009712:	6819      	ldr	r1, [r3, #0]
 8009714:	b151      	cbz	r1, 800972c <_dtoa_r+0x5c>
 8009716:	685a      	ldr	r2, [r3, #4]
 8009718:	604a      	str	r2, [r1, #4]
 800971a:	2301      	movs	r3, #1
 800971c:	4093      	lsls	r3, r2
 800971e:	608b      	str	r3, [r1, #8]
 8009720:	4620      	mov	r0, r4
 8009722:	f001 fa71 	bl	800ac08 <_Bfree>
 8009726:	69e3      	ldr	r3, [r4, #28]
 8009728:	2200      	movs	r2, #0
 800972a:	601a      	str	r2, [r3, #0]
 800972c:	1e3b      	subs	r3, r7, #0
 800972e:	bfbb      	ittet	lt
 8009730:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009734:	9303      	strlt	r3, [sp, #12]
 8009736:	2300      	movge	r3, #0
 8009738:	2201      	movlt	r2, #1
 800973a:	bfac      	ite	ge
 800973c:	f8c8 3000 	strge.w	r3, [r8]
 8009740:	f8c8 2000 	strlt.w	r2, [r8]
 8009744:	4b9e      	ldr	r3, [pc, #632]	; (80099c0 <_dtoa_r+0x2f0>)
 8009746:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800974a:	ea33 0308 	bics.w	r3, r3, r8
 800974e:	d11b      	bne.n	8009788 <_dtoa_r+0xb8>
 8009750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009752:	f242 730f 	movw	r3, #9999	; 0x270f
 8009756:	6013      	str	r3, [r2, #0]
 8009758:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800975c:	4333      	orrs	r3, r6
 800975e:	f000 8593 	beq.w	800a288 <_dtoa_r+0xbb8>
 8009762:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009764:	b963      	cbnz	r3, 8009780 <_dtoa_r+0xb0>
 8009766:	4b97      	ldr	r3, [pc, #604]	; (80099c4 <_dtoa_r+0x2f4>)
 8009768:	e027      	b.n	80097ba <_dtoa_r+0xea>
 800976a:	4b97      	ldr	r3, [pc, #604]	; (80099c8 <_dtoa_r+0x2f8>)
 800976c:	9300      	str	r3, [sp, #0]
 800976e:	3308      	adds	r3, #8
 8009770:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009772:	6013      	str	r3, [r2, #0]
 8009774:	9800      	ldr	r0, [sp, #0]
 8009776:	b013      	add	sp, #76	; 0x4c
 8009778:	ecbd 8b04 	vpop	{d8-d9}
 800977c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009780:	4b90      	ldr	r3, [pc, #576]	; (80099c4 <_dtoa_r+0x2f4>)
 8009782:	9300      	str	r3, [sp, #0]
 8009784:	3303      	adds	r3, #3
 8009786:	e7f3      	b.n	8009770 <_dtoa_r+0xa0>
 8009788:	ed9d 7b02 	vldr	d7, [sp, #8]
 800978c:	2200      	movs	r2, #0
 800978e:	ec51 0b17 	vmov	r0, r1, d7
 8009792:	eeb0 8a47 	vmov.f32	s16, s14
 8009796:	eef0 8a67 	vmov.f32	s17, s15
 800979a:	2300      	movs	r3, #0
 800979c:	f7f7 f9ac 	bl	8000af8 <__aeabi_dcmpeq>
 80097a0:	4681      	mov	r9, r0
 80097a2:	b160      	cbz	r0, 80097be <_dtoa_r+0xee>
 80097a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097a6:	2301      	movs	r3, #1
 80097a8:	6013      	str	r3, [r2, #0]
 80097aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f000 8568 	beq.w	800a282 <_dtoa_r+0xbb2>
 80097b2:	4b86      	ldr	r3, [pc, #536]	; (80099cc <_dtoa_r+0x2fc>)
 80097b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80097b6:	6013      	str	r3, [r2, #0]
 80097b8:	3b01      	subs	r3, #1
 80097ba:	9300      	str	r3, [sp, #0]
 80097bc:	e7da      	b.n	8009774 <_dtoa_r+0xa4>
 80097be:	aa10      	add	r2, sp, #64	; 0x40
 80097c0:	a911      	add	r1, sp, #68	; 0x44
 80097c2:	4620      	mov	r0, r4
 80097c4:	eeb0 0a48 	vmov.f32	s0, s16
 80097c8:	eef0 0a68 	vmov.f32	s1, s17
 80097cc:	f001 fdb8 	bl	800b340 <__d2b>
 80097d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80097d4:	4682      	mov	sl, r0
 80097d6:	2d00      	cmp	r5, #0
 80097d8:	d07f      	beq.n	80098da <_dtoa_r+0x20a>
 80097da:	ee18 3a90 	vmov	r3, s17
 80097de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80097e6:	ec51 0b18 	vmov	r0, r1, d8
 80097ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80097ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80097f6:	4619      	mov	r1, r3
 80097f8:	2200      	movs	r2, #0
 80097fa:	4b75      	ldr	r3, [pc, #468]	; (80099d0 <_dtoa_r+0x300>)
 80097fc:	f7f6 fd5c 	bl	80002b8 <__aeabi_dsub>
 8009800:	a367      	add	r3, pc, #412	; (adr r3, 80099a0 <_dtoa_r+0x2d0>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	f7f6 ff0f 	bl	8000628 <__aeabi_dmul>
 800980a:	a367      	add	r3, pc, #412	; (adr r3, 80099a8 <_dtoa_r+0x2d8>)
 800980c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009810:	f7f6 fd54 	bl	80002bc <__adddf3>
 8009814:	4606      	mov	r6, r0
 8009816:	4628      	mov	r0, r5
 8009818:	460f      	mov	r7, r1
 800981a:	f7f6 fe9b 	bl	8000554 <__aeabi_i2d>
 800981e:	a364      	add	r3, pc, #400	; (adr r3, 80099b0 <_dtoa_r+0x2e0>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	f7f6 ff00 	bl	8000628 <__aeabi_dmul>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	4630      	mov	r0, r6
 800982e:	4639      	mov	r1, r7
 8009830:	f7f6 fd44 	bl	80002bc <__adddf3>
 8009834:	4606      	mov	r6, r0
 8009836:	460f      	mov	r7, r1
 8009838:	f7f7 f9a6 	bl	8000b88 <__aeabi_d2iz>
 800983c:	2200      	movs	r2, #0
 800983e:	4683      	mov	fp, r0
 8009840:	2300      	movs	r3, #0
 8009842:	4630      	mov	r0, r6
 8009844:	4639      	mov	r1, r7
 8009846:	f7f7 f961 	bl	8000b0c <__aeabi_dcmplt>
 800984a:	b148      	cbz	r0, 8009860 <_dtoa_r+0x190>
 800984c:	4658      	mov	r0, fp
 800984e:	f7f6 fe81 	bl	8000554 <__aeabi_i2d>
 8009852:	4632      	mov	r2, r6
 8009854:	463b      	mov	r3, r7
 8009856:	f7f7 f94f 	bl	8000af8 <__aeabi_dcmpeq>
 800985a:	b908      	cbnz	r0, 8009860 <_dtoa_r+0x190>
 800985c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009860:	f1bb 0f16 	cmp.w	fp, #22
 8009864:	d857      	bhi.n	8009916 <_dtoa_r+0x246>
 8009866:	4b5b      	ldr	r3, [pc, #364]	; (80099d4 <_dtoa_r+0x304>)
 8009868:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800986c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009870:	ec51 0b18 	vmov	r0, r1, d8
 8009874:	f7f7 f94a 	bl	8000b0c <__aeabi_dcmplt>
 8009878:	2800      	cmp	r0, #0
 800987a:	d04e      	beq.n	800991a <_dtoa_r+0x24a>
 800987c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009880:	2300      	movs	r3, #0
 8009882:	930c      	str	r3, [sp, #48]	; 0x30
 8009884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009886:	1b5b      	subs	r3, r3, r5
 8009888:	1e5a      	subs	r2, r3, #1
 800988a:	bf45      	ittet	mi
 800988c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009890:	9305      	strmi	r3, [sp, #20]
 8009892:	2300      	movpl	r3, #0
 8009894:	2300      	movmi	r3, #0
 8009896:	9206      	str	r2, [sp, #24]
 8009898:	bf54      	ite	pl
 800989a:	9305      	strpl	r3, [sp, #20]
 800989c:	9306      	strmi	r3, [sp, #24]
 800989e:	f1bb 0f00 	cmp.w	fp, #0
 80098a2:	db3c      	blt.n	800991e <_dtoa_r+0x24e>
 80098a4:	9b06      	ldr	r3, [sp, #24]
 80098a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80098aa:	445b      	add	r3, fp
 80098ac:	9306      	str	r3, [sp, #24]
 80098ae:	2300      	movs	r3, #0
 80098b0:	9308      	str	r3, [sp, #32]
 80098b2:	9b07      	ldr	r3, [sp, #28]
 80098b4:	2b09      	cmp	r3, #9
 80098b6:	d868      	bhi.n	800998a <_dtoa_r+0x2ba>
 80098b8:	2b05      	cmp	r3, #5
 80098ba:	bfc4      	itt	gt
 80098bc:	3b04      	subgt	r3, #4
 80098be:	9307      	strgt	r3, [sp, #28]
 80098c0:	9b07      	ldr	r3, [sp, #28]
 80098c2:	f1a3 0302 	sub.w	r3, r3, #2
 80098c6:	bfcc      	ite	gt
 80098c8:	2500      	movgt	r5, #0
 80098ca:	2501      	movle	r5, #1
 80098cc:	2b03      	cmp	r3, #3
 80098ce:	f200 8085 	bhi.w	80099dc <_dtoa_r+0x30c>
 80098d2:	e8df f003 	tbb	[pc, r3]
 80098d6:	3b2e      	.short	0x3b2e
 80098d8:	5839      	.short	0x5839
 80098da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80098de:	441d      	add	r5, r3
 80098e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80098e4:	2b20      	cmp	r3, #32
 80098e6:	bfc1      	itttt	gt
 80098e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80098f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80098f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80098f8:	bfd6      	itet	le
 80098fa:	f1c3 0320 	rsble	r3, r3, #32
 80098fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8009902:	fa06 f003 	lslle.w	r0, r6, r3
 8009906:	f7f6 fe15 	bl	8000534 <__aeabi_ui2d>
 800990a:	2201      	movs	r2, #1
 800990c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009910:	3d01      	subs	r5, #1
 8009912:	920e      	str	r2, [sp, #56]	; 0x38
 8009914:	e76f      	b.n	80097f6 <_dtoa_r+0x126>
 8009916:	2301      	movs	r3, #1
 8009918:	e7b3      	b.n	8009882 <_dtoa_r+0x1b2>
 800991a:	900c      	str	r0, [sp, #48]	; 0x30
 800991c:	e7b2      	b.n	8009884 <_dtoa_r+0x1b4>
 800991e:	9b05      	ldr	r3, [sp, #20]
 8009920:	eba3 030b 	sub.w	r3, r3, fp
 8009924:	9305      	str	r3, [sp, #20]
 8009926:	f1cb 0300 	rsb	r3, fp, #0
 800992a:	9308      	str	r3, [sp, #32]
 800992c:	2300      	movs	r3, #0
 800992e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009930:	e7bf      	b.n	80098b2 <_dtoa_r+0x1e2>
 8009932:	2300      	movs	r3, #0
 8009934:	9309      	str	r3, [sp, #36]	; 0x24
 8009936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009938:	2b00      	cmp	r3, #0
 800993a:	dc52      	bgt.n	80099e2 <_dtoa_r+0x312>
 800993c:	2301      	movs	r3, #1
 800993e:	9301      	str	r3, [sp, #4]
 8009940:	9304      	str	r3, [sp, #16]
 8009942:	461a      	mov	r2, r3
 8009944:	920a      	str	r2, [sp, #40]	; 0x28
 8009946:	e00b      	b.n	8009960 <_dtoa_r+0x290>
 8009948:	2301      	movs	r3, #1
 800994a:	e7f3      	b.n	8009934 <_dtoa_r+0x264>
 800994c:	2300      	movs	r3, #0
 800994e:	9309      	str	r3, [sp, #36]	; 0x24
 8009950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009952:	445b      	add	r3, fp
 8009954:	9301      	str	r3, [sp, #4]
 8009956:	3301      	adds	r3, #1
 8009958:	2b01      	cmp	r3, #1
 800995a:	9304      	str	r3, [sp, #16]
 800995c:	bfb8      	it	lt
 800995e:	2301      	movlt	r3, #1
 8009960:	69e0      	ldr	r0, [r4, #28]
 8009962:	2100      	movs	r1, #0
 8009964:	2204      	movs	r2, #4
 8009966:	f102 0614 	add.w	r6, r2, #20
 800996a:	429e      	cmp	r6, r3
 800996c:	d93d      	bls.n	80099ea <_dtoa_r+0x31a>
 800996e:	6041      	str	r1, [r0, #4]
 8009970:	4620      	mov	r0, r4
 8009972:	f001 f909 	bl	800ab88 <_Balloc>
 8009976:	9000      	str	r0, [sp, #0]
 8009978:	2800      	cmp	r0, #0
 800997a:	d139      	bne.n	80099f0 <_dtoa_r+0x320>
 800997c:	4b16      	ldr	r3, [pc, #88]	; (80099d8 <_dtoa_r+0x308>)
 800997e:	4602      	mov	r2, r0
 8009980:	f240 11af 	movw	r1, #431	; 0x1af
 8009984:	e6bd      	b.n	8009702 <_dtoa_r+0x32>
 8009986:	2301      	movs	r3, #1
 8009988:	e7e1      	b.n	800994e <_dtoa_r+0x27e>
 800998a:	2501      	movs	r5, #1
 800998c:	2300      	movs	r3, #0
 800998e:	9307      	str	r3, [sp, #28]
 8009990:	9509      	str	r5, [sp, #36]	; 0x24
 8009992:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009996:	9301      	str	r3, [sp, #4]
 8009998:	9304      	str	r3, [sp, #16]
 800999a:	2200      	movs	r2, #0
 800999c:	2312      	movs	r3, #18
 800999e:	e7d1      	b.n	8009944 <_dtoa_r+0x274>
 80099a0:	636f4361 	.word	0x636f4361
 80099a4:	3fd287a7 	.word	0x3fd287a7
 80099a8:	8b60c8b3 	.word	0x8b60c8b3
 80099ac:	3fc68a28 	.word	0x3fc68a28
 80099b0:	509f79fb 	.word	0x509f79fb
 80099b4:	3fd34413 	.word	0x3fd34413
 80099b8:	0800c4aa 	.word	0x0800c4aa
 80099bc:	0800c56c 	.word	0x0800c56c
 80099c0:	7ff00000 	.word	0x7ff00000
 80099c4:	0800c568 	.word	0x0800c568
 80099c8:	0800c55f 	.word	0x0800c55f
 80099cc:	0800c482 	.word	0x0800c482
 80099d0:	3ff80000 	.word	0x3ff80000
 80099d4:	0800c6b8 	.word	0x0800c6b8
 80099d8:	0800c5c4 	.word	0x0800c5c4
 80099dc:	2301      	movs	r3, #1
 80099de:	9309      	str	r3, [sp, #36]	; 0x24
 80099e0:	e7d7      	b.n	8009992 <_dtoa_r+0x2c2>
 80099e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	9304      	str	r3, [sp, #16]
 80099e8:	e7ba      	b.n	8009960 <_dtoa_r+0x290>
 80099ea:	3101      	adds	r1, #1
 80099ec:	0052      	lsls	r2, r2, #1
 80099ee:	e7ba      	b.n	8009966 <_dtoa_r+0x296>
 80099f0:	69e3      	ldr	r3, [r4, #28]
 80099f2:	9a00      	ldr	r2, [sp, #0]
 80099f4:	601a      	str	r2, [r3, #0]
 80099f6:	9b04      	ldr	r3, [sp, #16]
 80099f8:	2b0e      	cmp	r3, #14
 80099fa:	f200 80a8 	bhi.w	8009b4e <_dtoa_r+0x47e>
 80099fe:	2d00      	cmp	r5, #0
 8009a00:	f000 80a5 	beq.w	8009b4e <_dtoa_r+0x47e>
 8009a04:	f1bb 0f00 	cmp.w	fp, #0
 8009a08:	dd38      	ble.n	8009a7c <_dtoa_r+0x3ac>
 8009a0a:	4bc0      	ldr	r3, [pc, #768]	; (8009d0c <_dtoa_r+0x63c>)
 8009a0c:	f00b 020f 	and.w	r2, fp, #15
 8009a10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a14:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009a18:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009a1c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009a20:	d019      	beq.n	8009a56 <_dtoa_r+0x386>
 8009a22:	4bbb      	ldr	r3, [pc, #748]	; (8009d10 <_dtoa_r+0x640>)
 8009a24:	ec51 0b18 	vmov	r0, r1, d8
 8009a28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a2c:	f7f6 ff26 	bl	800087c <__aeabi_ddiv>
 8009a30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a34:	f008 080f 	and.w	r8, r8, #15
 8009a38:	2503      	movs	r5, #3
 8009a3a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009d10 <_dtoa_r+0x640>
 8009a3e:	f1b8 0f00 	cmp.w	r8, #0
 8009a42:	d10a      	bne.n	8009a5a <_dtoa_r+0x38a>
 8009a44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a48:	4632      	mov	r2, r6
 8009a4a:	463b      	mov	r3, r7
 8009a4c:	f7f6 ff16 	bl	800087c <__aeabi_ddiv>
 8009a50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a54:	e02b      	b.n	8009aae <_dtoa_r+0x3de>
 8009a56:	2502      	movs	r5, #2
 8009a58:	e7ef      	b.n	8009a3a <_dtoa_r+0x36a>
 8009a5a:	f018 0f01 	tst.w	r8, #1
 8009a5e:	d008      	beq.n	8009a72 <_dtoa_r+0x3a2>
 8009a60:	4630      	mov	r0, r6
 8009a62:	4639      	mov	r1, r7
 8009a64:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009a68:	f7f6 fdde 	bl	8000628 <__aeabi_dmul>
 8009a6c:	3501      	adds	r5, #1
 8009a6e:	4606      	mov	r6, r0
 8009a70:	460f      	mov	r7, r1
 8009a72:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009a76:	f109 0908 	add.w	r9, r9, #8
 8009a7a:	e7e0      	b.n	8009a3e <_dtoa_r+0x36e>
 8009a7c:	f000 809f 	beq.w	8009bbe <_dtoa_r+0x4ee>
 8009a80:	f1cb 0600 	rsb	r6, fp, #0
 8009a84:	4ba1      	ldr	r3, [pc, #644]	; (8009d0c <_dtoa_r+0x63c>)
 8009a86:	4fa2      	ldr	r7, [pc, #648]	; (8009d10 <_dtoa_r+0x640>)
 8009a88:	f006 020f 	and.w	r2, r6, #15
 8009a8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	ec51 0b18 	vmov	r0, r1, d8
 8009a98:	f7f6 fdc6 	bl	8000628 <__aeabi_dmul>
 8009a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009aa0:	1136      	asrs	r6, r6, #4
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	2502      	movs	r5, #2
 8009aa6:	2e00      	cmp	r6, #0
 8009aa8:	d17e      	bne.n	8009ba8 <_dtoa_r+0x4d8>
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1d0      	bne.n	8009a50 <_dtoa_r+0x380>
 8009aae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ab0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	f000 8084 	beq.w	8009bc2 <_dtoa_r+0x4f2>
 8009aba:	4b96      	ldr	r3, [pc, #600]	; (8009d14 <_dtoa_r+0x644>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	4640      	mov	r0, r8
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	f7f7 f823 	bl	8000b0c <__aeabi_dcmplt>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	d07b      	beq.n	8009bc2 <_dtoa_r+0x4f2>
 8009aca:	9b04      	ldr	r3, [sp, #16]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d078      	beq.n	8009bc2 <_dtoa_r+0x4f2>
 8009ad0:	9b01      	ldr	r3, [sp, #4]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	dd39      	ble.n	8009b4a <_dtoa_r+0x47a>
 8009ad6:	4b90      	ldr	r3, [pc, #576]	; (8009d18 <_dtoa_r+0x648>)
 8009ad8:	2200      	movs	r2, #0
 8009ada:	4640      	mov	r0, r8
 8009adc:	4649      	mov	r1, r9
 8009ade:	f7f6 fda3 	bl	8000628 <__aeabi_dmul>
 8009ae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ae6:	9e01      	ldr	r6, [sp, #4]
 8009ae8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8009aec:	3501      	adds	r5, #1
 8009aee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009af2:	4628      	mov	r0, r5
 8009af4:	f7f6 fd2e 	bl	8000554 <__aeabi_i2d>
 8009af8:	4642      	mov	r2, r8
 8009afa:	464b      	mov	r3, r9
 8009afc:	f7f6 fd94 	bl	8000628 <__aeabi_dmul>
 8009b00:	4b86      	ldr	r3, [pc, #536]	; (8009d1c <_dtoa_r+0x64c>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	f7f6 fbda 	bl	80002bc <__adddf3>
 8009b08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009b0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b10:	9303      	str	r3, [sp, #12]
 8009b12:	2e00      	cmp	r6, #0
 8009b14:	d158      	bne.n	8009bc8 <_dtoa_r+0x4f8>
 8009b16:	4b82      	ldr	r3, [pc, #520]	; (8009d20 <_dtoa_r+0x650>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	4649      	mov	r1, r9
 8009b1e:	f7f6 fbcb 	bl	80002b8 <__aeabi_dsub>
 8009b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b26:	4680      	mov	r8, r0
 8009b28:	4689      	mov	r9, r1
 8009b2a:	f7f7 f80d 	bl	8000b48 <__aeabi_dcmpgt>
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	f040 8296 	bne.w	800a060 <_dtoa_r+0x990>
 8009b34:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009b38:	4640      	mov	r0, r8
 8009b3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b3e:	4649      	mov	r1, r9
 8009b40:	f7f6 ffe4 	bl	8000b0c <__aeabi_dcmplt>
 8009b44:	2800      	cmp	r0, #0
 8009b46:	f040 8289 	bne.w	800a05c <_dtoa_r+0x98c>
 8009b4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009b4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f2c0 814e 	blt.w	8009df2 <_dtoa_r+0x722>
 8009b56:	f1bb 0f0e 	cmp.w	fp, #14
 8009b5a:	f300 814a 	bgt.w	8009df2 <_dtoa_r+0x722>
 8009b5e:	4b6b      	ldr	r3, [pc, #428]	; (8009d0c <_dtoa_r+0x63c>)
 8009b60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009b64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f280 80dc 	bge.w	8009d28 <_dtoa_r+0x658>
 8009b70:	9b04      	ldr	r3, [sp, #16]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	f300 80d8 	bgt.w	8009d28 <_dtoa_r+0x658>
 8009b78:	f040 826f 	bne.w	800a05a <_dtoa_r+0x98a>
 8009b7c:	4b68      	ldr	r3, [pc, #416]	; (8009d20 <_dtoa_r+0x650>)
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4640      	mov	r0, r8
 8009b82:	4649      	mov	r1, r9
 8009b84:	f7f6 fd50 	bl	8000628 <__aeabi_dmul>
 8009b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b8c:	f7f6 ffd2 	bl	8000b34 <__aeabi_dcmpge>
 8009b90:	9e04      	ldr	r6, [sp, #16]
 8009b92:	4637      	mov	r7, r6
 8009b94:	2800      	cmp	r0, #0
 8009b96:	f040 8245 	bne.w	800a024 <_dtoa_r+0x954>
 8009b9a:	9d00      	ldr	r5, [sp, #0]
 8009b9c:	2331      	movs	r3, #49	; 0x31
 8009b9e:	f805 3b01 	strb.w	r3, [r5], #1
 8009ba2:	f10b 0b01 	add.w	fp, fp, #1
 8009ba6:	e241      	b.n	800a02c <_dtoa_r+0x95c>
 8009ba8:	07f2      	lsls	r2, r6, #31
 8009baa:	d505      	bpl.n	8009bb8 <_dtoa_r+0x4e8>
 8009bac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bb0:	f7f6 fd3a 	bl	8000628 <__aeabi_dmul>
 8009bb4:	3501      	adds	r5, #1
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	1076      	asrs	r6, r6, #1
 8009bba:	3708      	adds	r7, #8
 8009bbc:	e773      	b.n	8009aa6 <_dtoa_r+0x3d6>
 8009bbe:	2502      	movs	r5, #2
 8009bc0:	e775      	b.n	8009aae <_dtoa_r+0x3de>
 8009bc2:	9e04      	ldr	r6, [sp, #16]
 8009bc4:	465f      	mov	r7, fp
 8009bc6:	e792      	b.n	8009aee <_dtoa_r+0x41e>
 8009bc8:	9900      	ldr	r1, [sp, #0]
 8009bca:	4b50      	ldr	r3, [pc, #320]	; (8009d0c <_dtoa_r+0x63c>)
 8009bcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009bd0:	4431      	add	r1, r6
 8009bd2:	9102      	str	r1, [sp, #8]
 8009bd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bd6:	eeb0 9a47 	vmov.f32	s18, s14
 8009bda:	eef0 9a67 	vmov.f32	s19, s15
 8009bde:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009be2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009be6:	2900      	cmp	r1, #0
 8009be8:	d044      	beq.n	8009c74 <_dtoa_r+0x5a4>
 8009bea:	494e      	ldr	r1, [pc, #312]	; (8009d24 <_dtoa_r+0x654>)
 8009bec:	2000      	movs	r0, #0
 8009bee:	f7f6 fe45 	bl	800087c <__aeabi_ddiv>
 8009bf2:	ec53 2b19 	vmov	r2, r3, d9
 8009bf6:	f7f6 fb5f 	bl	80002b8 <__aeabi_dsub>
 8009bfa:	9d00      	ldr	r5, [sp, #0]
 8009bfc:	ec41 0b19 	vmov	d9, r0, r1
 8009c00:	4649      	mov	r1, r9
 8009c02:	4640      	mov	r0, r8
 8009c04:	f7f6 ffc0 	bl	8000b88 <__aeabi_d2iz>
 8009c08:	4606      	mov	r6, r0
 8009c0a:	f7f6 fca3 	bl	8000554 <__aeabi_i2d>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	460b      	mov	r3, r1
 8009c12:	4640      	mov	r0, r8
 8009c14:	4649      	mov	r1, r9
 8009c16:	f7f6 fb4f 	bl	80002b8 <__aeabi_dsub>
 8009c1a:	3630      	adds	r6, #48	; 0x30
 8009c1c:	f805 6b01 	strb.w	r6, [r5], #1
 8009c20:	ec53 2b19 	vmov	r2, r3, d9
 8009c24:	4680      	mov	r8, r0
 8009c26:	4689      	mov	r9, r1
 8009c28:	f7f6 ff70 	bl	8000b0c <__aeabi_dcmplt>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d164      	bne.n	8009cfa <_dtoa_r+0x62a>
 8009c30:	4642      	mov	r2, r8
 8009c32:	464b      	mov	r3, r9
 8009c34:	4937      	ldr	r1, [pc, #220]	; (8009d14 <_dtoa_r+0x644>)
 8009c36:	2000      	movs	r0, #0
 8009c38:	f7f6 fb3e 	bl	80002b8 <__aeabi_dsub>
 8009c3c:	ec53 2b19 	vmov	r2, r3, d9
 8009c40:	f7f6 ff64 	bl	8000b0c <__aeabi_dcmplt>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	f040 80b6 	bne.w	8009db6 <_dtoa_r+0x6e6>
 8009c4a:	9b02      	ldr	r3, [sp, #8]
 8009c4c:	429d      	cmp	r5, r3
 8009c4e:	f43f af7c 	beq.w	8009b4a <_dtoa_r+0x47a>
 8009c52:	4b31      	ldr	r3, [pc, #196]	; (8009d18 <_dtoa_r+0x648>)
 8009c54:	ec51 0b19 	vmov	r0, r1, d9
 8009c58:	2200      	movs	r2, #0
 8009c5a:	f7f6 fce5 	bl	8000628 <__aeabi_dmul>
 8009c5e:	4b2e      	ldr	r3, [pc, #184]	; (8009d18 <_dtoa_r+0x648>)
 8009c60:	ec41 0b19 	vmov	d9, r0, r1
 8009c64:	2200      	movs	r2, #0
 8009c66:	4640      	mov	r0, r8
 8009c68:	4649      	mov	r1, r9
 8009c6a:	f7f6 fcdd 	bl	8000628 <__aeabi_dmul>
 8009c6e:	4680      	mov	r8, r0
 8009c70:	4689      	mov	r9, r1
 8009c72:	e7c5      	b.n	8009c00 <_dtoa_r+0x530>
 8009c74:	ec51 0b17 	vmov	r0, r1, d7
 8009c78:	f7f6 fcd6 	bl	8000628 <__aeabi_dmul>
 8009c7c:	9b02      	ldr	r3, [sp, #8]
 8009c7e:	9d00      	ldr	r5, [sp, #0]
 8009c80:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c82:	ec41 0b19 	vmov	d9, r0, r1
 8009c86:	4649      	mov	r1, r9
 8009c88:	4640      	mov	r0, r8
 8009c8a:	f7f6 ff7d 	bl	8000b88 <__aeabi_d2iz>
 8009c8e:	4606      	mov	r6, r0
 8009c90:	f7f6 fc60 	bl	8000554 <__aeabi_i2d>
 8009c94:	3630      	adds	r6, #48	; 0x30
 8009c96:	4602      	mov	r2, r0
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4640      	mov	r0, r8
 8009c9c:	4649      	mov	r1, r9
 8009c9e:	f7f6 fb0b 	bl	80002b8 <__aeabi_dsub>
 8009ca2:	f805 6b01 	strb.w	r6, [r5], #1
 8009ca6:	9b02      	ldr	r3, [sp, #8]
 8009ca8:	429d      	cmp	r5, r3
 8009caa:	4680      	mov	r8, r0
 8009cac:	4689      	mov	r9, r1
 8009cae:	f04f 0200 	mov.w	r2, #0
 8009cb2:	d124      	bne.n	8009cfe <_dtoa_r+0x62e>
 8009cb4:	4b1b      	ldr	r3, [pc, #108]	; (8009d24 <_dtoa_r+0x654>)
 8009cb6:	ec51 0b19 	vmov	r0, r1, d9
 8009cba:	f7f6 faff 	bl	80002bc <__adddf3>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	4640      	mov	r0, r8
 8009cc4:	4649      	mov	r1, r9
 8009cc6:	f7f6 ff3f 	bl	8000b48 <__aeabi_dcmpgt>
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	d173      	bne.n	8009db6 <_dtoa_r+0x6e6>
 8009cce:	ec53 2b19 	vmov	r2, r3, d9
 8009cd2:	4914      	ldr	r1, [pc, #80]	; (8009d24 <_dtoa_r+0x654>)
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	f7f6 faef 	bl	80002b8 <__aeabi_dsub>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	4640      	mov	r0, r8
 8009ce0:	4649      	mov	r1, r9
 8009ce2:	f7f6 ff13 	bl	8000b0c <__aeabi_dcmplt>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	f43f af2f 	beq.w	8009b4a <_dtoa_r+0x47a>
 8009cec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009cee:	1e6b      	subs	r3, r5, #1
 8009cf0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009cf6:	2b30      	cmp	r3, #48	; 0x30
 8009cf8:	d0f8      	beq.n	8009cec <_dtoa_r+0x61c>
 8009cfa:	46bb      	mov	fp, r7
 8009cfc:	e04a      	b.n	8009d94 <_dtoa_r+0x6c4>
 8009cfe:	4b06      	ldr	r3, [pc, #24]	; (8009d18 <_dtoa_r+0x648>)
 8009d00:	f7f6 fc92 	bl	8000628 <__aeabi_dmul>
 8009d04:	4680      	mov	r8, r0
 8009d06:	4689      	mov	r9, r1
 8009d08:	e7bd      	b.n	8009c86 <_dtoa_r+0x5b6>
 8009d0a:	bf00      	nop
 8009d0c:	0800c6b8 	.word	0x0800c6b8
 8009d10:	0800c690 	.word	0x0800c690
 8009d14:	3ff00000 	.word	0x3ff00000
 8009d18:	40240000 	.word	0x40240000
 8009d1c:	401c0000 	.word	0x401c0000
 8009d20:	40140000 	.word	0x40140000
 8009d24:	3fe00000 	.word	0x3fe00000
 8009d28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009d2c:	9d00      	ldr	r5, [sp, #0]
 8009d2e:	4642      	mov	r2, r8
 8009d30:	464b      	mov	r3, r9
 8009d32:	4630      	mov	r0, r6
 8009d34:	4639      	mov	r1, r7
 8009d36:	f7f6 fda1 	bl	800087c <__aeabi_ddiv>
 8009d3a:	f7f6 ff25 	bl	8000b88 <__aeabi_d2iz>
 8009d3e:	9001      	str	r0, [sp, #4]
 8009d40:	f7f6 fc08 	bl	8000554 <__aeabi_i2d>
 8009d44:	4642      	mov	r2, r8
 8009d46:	464b      	mov	r3, r9
 8009d48:	f7f6 fc6e 	bl	8000628 <__aeabi_dmul>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	460b      	mov	r3, r1
 8009d50:	4630      	mov	r0, r6
 8009d52:	4639      	mov	r1, r7
 8009d54:	f7f6 fab0 	bl	80002b8 <__aeabi_dsub>
 8009d58:	9e01      	ldr	r6, [sp, #4]
 8009d5a:	9f04      	ldr	r7, [sp, #16]
 8009d5c:	3630      	adds	r6, #48	; 0x30
 8009d5e:	f805 6b01 	strb.w	r6, [r5], #1
 8009d62:	9e00      	ldr	r6, [sp, #0]
 8009d64:	1bae      	subs	r6, r5, r6
 8009d66:	42b7      	cmp	r7, r6
 8009d68:	4602      	mov	r2, r0
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	d134      	bne.n	8009dd8 <_dtoa_r+0x708>
 8009d6e:	f7f6 faa5 	bl	80002bc <__adddf3>
 8009d72:	4642      	mov	r2, r8
 8009d74:	464b      	mov	r3, r9
 8009d76:	4606      	mov	r6, r0
 8009d78:	460f      	mov	r7, r1
 8009d7a:	f7f6 fee5 	bl	8000b48 <__aeabi_dcmpgt>
 8009d7e:	b9c8      	cbnz	r0, 8009db4 <_dtoa_r+0x6e4>
 8009d80:	4642      	mov	r2, r8
 8009d82:	464b      	mov	r3, r9
 8009d84:	4630      	mov	r0, r6
 8009d86:	4639      	mov	r1, r7
 8009d88:	f7f6 feb6 	bl	8000af8 <__aeabi_dcmpeq>
 8009d8c:	b110      	cbz	r0, 8009d94 <_dtoa_r+0x6c4>
 8009d8e:	9b01      	ldr	r3, [sp, #4]
 8009d90:	07db      	lsls	r3, r3, #31
 8009d92:	d40f      	bmi.n	8009db4 <_dtoa_r+0x6e4>
 8009d94:	4651      	mov	r1, sl
 8009d96:	4620      	mov	r0, r4
 8009d98:	f000 ff36 	bl	800ac08 <_Bfree>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009da0:	702b      	strb	r3, [r5, #0]
 8009da2:	f10b 0301 	add.w	r3, fp, #1
 8009da6:	6013      	str	r3, [r2, #0]
 8009da8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f43f ace2 	beq.w	8009774 <_dtoa_r+0xa4>
 8009db0:	601d      	str	r5, [r3, #0]
 8009db2:	e4df      	b.n	8009774 <_dtoa_r+0xa4>
 8009db4:	465f      	mov	r7, fp
 8009db6:	462b      	mov	r3, r5
 8009db8:	461d      	mov	r5, r3
 8009dba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dbe:	2a39      	cmp	r2, #57	; 0x39
 8009dc0:	d106      	bne.n	8009dd0 <_dtoa_r+0x700>
 8009dc2:	9a00      	ldr	r2, [sp, #0]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d1f7      	bne.n	8009db8 <_dtoa_r+0x6e8>
 8009dc8:	9900      	ldr	r1, [sp, #0]
 8009dca:	2230      	movs	r2, #48	; 0x30
 8009dcc:	3701      	adds	r7, #1
 8009dce:	700a      	strb	r2, [r1, #0]
 8009dd0:	781a      	ldrb	r2, [r3, #0]
 8009dd2:	3201      	adds	r2, #1
 8009dd4:	701a      	strb	r2, [r3, #0]
 8009dd6:	e790      	b.n	8009cfa <_dtoa_r+0x62a>
 8009dd8:	4ba3      	ldr	r3, [pc, #652]	; (800a068 <_dtoa_r+0x998>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f7f6 fc24 	bl	8000628 <__aeabi_dmul>
 8009de0:	2200      	movs	r2, #0
 8009de2:	2300      	movs	r3, #0
 8009de4:	4606      	mov	r6, r0
 8009de6:	460f      	mov	r7, r1
 8009de8:	f7f6 fe86 	bl	8000af8 <__aeabi_dcmpeq>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d09e      	beq.n	8009d2e <_dtoa_r+0x65e>
 8009df0:	e7d0      	b.n	8009d94 <_dtoa_r+0x6c4>
 8009df2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009df4:	2a00      	cmp	r2, #0
 8009df6:	f000 80ca 	beq.w	8009f8e <_dtoa_r+0x8be>
 8009dfa:	9a07      	ldr	r2, [sp, #28]
 8009dfc:	2a01      	cmp	r2, #1
 8009dfe:	f300 80ad 	bgt.w	8009f5c <_dtoa_r+0x88c>
 8009e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e04:	2a00      	cmp	r2, #0
 8009e06:	f000 80a5 	beq.w	8009f54 <_dtoa_r+0x884>
 8009e0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009e0e:	9e08      	ldr	r6, [sp, #32]
 8009e10:	9d05      	ldr	r5, [sp, #20]
 8009e12:	9a05      	ldr	r2, [sp, #20]
 8009e14:	441a      	add	r2, r3
 8009e16:	9205      	str	r2, [sp, #20]
 8009e18:	9a06      	ldr	r2, [sp, #24]
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	441a      	add	r2, r3
 8009e1e:	4620      	mov	r0, r4
 8009e20:	9206      	str	r2, [sp, #24]
 8009e22:	f000 fff1 	bl	800ae08 <__i2b>
 8009e26:	4607      	mov	r7, r0
 8009e28:	b165      	cbz	r5, 8009e44 <_dtoa_r+0x774>
 8009e2a:	9b06      	ldr	r3, [sp, #24]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dd09      	ble.n	8009e44 <_dtoa_r+0x774>
 8009e30:	42ab      	cmp	r3, r5
 8009e32:	9a05      	ldr	r2, [sp, #20]
 8009e34:	bfa8      	it	ge
 8009e36:	462b      	movge	r3, r5
 8009e38:	1ad2      	subs	r2, r2, r3
 8009e3a:	9205      	str	r2, [sp, #20]
 8009e3c:	9a06      	ldr	r2, [sp, #24]
 8009e3e:	1aed      	subs	r5, r5, r3
 8009e40:	1ad3      	subs	r3, r2, r3
 8009e42:	9306      	str	r3, [sp, #24]
 8009e44:	9b08      	ldr	r3, [sp, #32]
 8009e46:	b1f3      	cbz	r3, 8009e86 <_dtoa_r+0x7b6>
 8009e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 80a3 	beq.w	8009f96 <_dtoa_r+0x8c6>
 8009e50:	2e00      	cmp	r6, #0
 8009e52:	dd10      	ble.n	8009e76 <_dtoa_r+0x7a6>
 8009e54:	4639      	mov	r1, r7
 8009e56:	4632      	mov	r2, r6
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f001 f895 	bl	800af88 <__pow5mult>
 8009e5e:	4652      	mov	r2, sl
 8009e60:	4601      	mov	r1, r0
 8009e62:	4607      	mov	r7, r0
 8009e64:	4620      	mov	r0, r4
 8009e66:	f000 ffe5 	bl	800ae34 <__multiply>
 8009e6a:	4651      	mov	r1, sl
 8009e6c:	4680      	mov	r8, r0
 8009e6e:	4620      	mov	r0, r4
 8009e70:	f000 feca 	bl	800ac08 <_Bfree>
 8009e74:	46c2      	mov	sl, r8
 8009e76:	9b08      	ldr	r3, [sp, #32]
 8009e78:	1b9a      	subs	r2, r3, r6
 8009e7a:	d004      	beq.n	8009e86 <_dtoa_r+0x7b6>
 8009e7c:	4651      	mov	r1, sl
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f001 f882 	bl	800af88 <__pow5mult>
 8009e84:	4682      	mov	sl, r0
 8009e86:	2101      	movs	r1, #1
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f000 ffbd 	bl	800ae08 <__i2b>
 8009e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	4606      	mov	r6, r0
 8009e94:	f340 8081 	ble.w	8009f9a <_dtoa_r+0x8ca>
 8009e98:	461a      	mov	r2, r3
 8009e9a:	4601      	mov	r1, r0
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f001 f873 	bl	800af88 <__pow5mult>
 8009ea2:	9b07      	ldr	r3, [sp, #28]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	dd7a      	ble.n	8009fa0 <_dtoa_r+0x8d0>
 8009eaa:	f04f 0800 	mov.w	r8, #0
 8009eae:	6933      	ldr	r3, [r6, #16]
 8009eb0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009eb4:	6918      	ldr	r0, [r3, #16]
 8009eb6:	f000 ff59 	bl	800ad6c <__hi0bits>
 8009eba:	f1c0 0020 	rsb	r0, r0, #32
 8009ebe:	9b06      	ldr	r3, [sp, #24]
 8009ec0:	4418      	add	r0, r3
 8009ec2:	f010 001f 	ands.w	r0, r0, #31
 8009ec6:	f000 8094 	beq.w	8009ff2 <_dtoa_r+0x922>
 8009eca:	f1c0 0320 	rsb	r3, r0, #32
 8009ece:	2b04      	cmp	r3, #4
 8009ed0:	f340 8085 	ble.w	8009fde <_dtoa_r+0x90e>
 8009ed4:	9b05      	ldr	r3, [sp, #20]
 8009ed6:	f1c0 001c 	rsb	r0, r0, #28
 8009eda:	4403      	add	r3, r0
 8009edc:	9305      	str	r3, [sp, #20]
 8009ede:	9b06      	ldr	r3, [sp, #24]
 8009ee0:	4403      	add	r3, r0
 8009ee2:	4405      	add	r5, r0
 8009ee4:	9306      	str	r3, [sp, #24]
 8009ee6:	9b05      	ldr	r3, [sp, #20]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	dd05      	ble.n	8009ef8 <_dtoa_r+0x828>
 8009eec:	4651      	mov	r1, sl
 8009eee:	461a      	mov	r2, r3
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f001 f8a3 	bl	800b03c <__lshift>
 8009ef6:	4682      	mov	sl, r0
 8009ef8:	9b06      	ldr	r3, [sp, #24]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	dd05      	ble.n	8009f0a <_dtoa_r+0x83a>
 8009efe:	4631      	mov	r1, r6
 8009f00:	461a      	mov	r2, r3
 8009f02:	4620      	mov	r0, r4
 8009f04:	f001 f89a 	bl	800b03c <__lshift>
 8009f08:	4606      	mov	r6, r0
 8009f0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d072      	beq.n	8009ff6 <_dtoa_r+0x926>
 8009f10:	4631      	mov	r1, r6
 8009f12:	4650      	mov	r0, sl
 8009f14:	f001 f8fe 	bl	800b114 <__mcmp>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	da6c      	bge.n	8009ff6 <_dtoa_r+0x926>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	4651      	mov	r1, sl
 8009f20:	220a      	movs	r2, #10
 8009f22:	4620      	mov	r0, r4
 8009f24:	f000 fe92 	bl	800ac4c <__multadd>
 8009f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f2a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009f2e:	4682      	mov	sl, r0
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f000 81b0 	beq.w	800a296 <_dtoa_r+0xbc6>
 8009f36:	2300      	movs	r3, #0
 8009f38:	4639      	mov	r1, r7
 8009f3a:	220a      	movs	r2, #10
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f000 fe85 	bl	800ac4c <__multadd>
 8009f42:	9b01      	ldr	r3, [sp, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	4607      	mov	r7, r0
 8009f48:	f300 8096 	bgt.w	800a078 <_dtoa_r+0x9a8>
 8009f4c:	9b07      	ldr	r3, [sp, #28]
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	dc59      	bgt.n	800a006 <_dtoa_r+0x936>
 8009f52:	e091      	b.n	800a078 <_dtoa_r+0x9a8>
 8009f54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f5a:	e758      	b.n	8009e0e <_dtoa_r+0x73e>
 8009f5c:	9b04      	ldr	r3, [sp, #16]
 8009f5e:	1e5e      	subs	r6, r3, #1
 8009f60:	9b08      	ldr	r3, [sp, #32]
 8009f62:	42b3      	cmp	r3, r6
 8009f64:	bfbf      	itttt	lt
 8009f66:	9b08      	ldrlt	r3, [sp, #32]
 8009f68:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009f6a:	9608      	strlt	r6, [sp, #32]
 8009f6c:	1af3      	sublt	r3, r6, r3
 8009f6e:	bfb4      	ite	lt
 8009f70:	18d2      	addlt	r2, r2, r3
 8009f72:	1b9e      	subge	r6, r3, r6
 8009f74:	9b04      	ldr	r3, [sp, #16]
 8009f76:	bfbc      	itt	lt
 8009f78:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009f7a:	2600      	movlt	r6, #0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	bfb7      	itett	lt
 8009f80:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009f84:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009f88:	1a9d      	sublt	r5, r3, r2
 8009f8a:	2300      	movlt	r3, #0
 8009f8c:	e741      	b.n	8009e12 <_dtoa_r+0x742>
 8009f8e:	9e08      	ldr	r6, [sp, #32]
 8009f90:	9d05      	ldr	r5, [sp, #20]
 8009f92:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009f94:	e748      	b.n	8009e28 <_dtoa_r+0x758>
 8009f96:	9a08      	ldr	r2, [sp, #32]
 8009f98:	e770      	b.n	8009e7c <_dtoa_r+0x7ac>
 8009f9a:	9b07      	ldr	r3, [sp, #28]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	dc19      	bgt.n	8009fd4 <_dtoa_r+0x904>
 8009fa0:	9b02      	ldr	r3, [sp, #8]
 8009fa2:	b9bb      	cbnz	r3, 8009fd4 <_dtoa_r+0x904>
 8009fa4:	9b03      	ldr	r3, [sp, #12]
 8009fa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009faa:	b99b      	cbnz	r3, 8009fd4 <_dtoa_r+0x904>
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fb2:	0d1b      	lsrs	r3, r3, #20
 8009fb4:	051b      	lsls	r3, r3, #20
 8009fb6:	b183      	cbz	r3, 8009fda <_dtoa_r+0x90a>
 8009fb8:	9b05      	ldr	r3, [sp, #20]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	9305      	str	r3, [sp, #20]
 8009fbe:	9b06      	ldr	r3, [sp, #24]
 8009fc0:	3301      	adds	r3, #1
 8009fc2:	9306      	str	r3, [sp, #24]
 8009fc4:	f04f 0801 	mov.w	r8, #1
 8009fc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	f47f af6f 	bne.w	8009eae <_dtoa_r+0x7de>
 8009fd0:	2001      	movs	r0, #1
 8009fd2:	e774      	b.n	8009ebe <_dtoa_r+0x7ee>
 8009fd4:	f04f 0800 	mov.w	r8, #0
 8009fd8:	e7f6      	b.n	8009fc8 <_dtoa_r+0x8f8>
 8009fda:	4698      	mov	r8, r3
 8009fdc:	e7f4      	b.n	8009fc8 <_dtoa_r+0x8f8>
 8009fde:	d082      	beq.n	8009ee6 <_dtoa_r+0x816>
 8009fe0:	9a05      	ldr	r2, [sp, #20]
 8009fe2:	331c      	adds	r3, #28
 8009fe4:	441a      	add	r2, r3
 8009fe6:	9205      	str	r2, [sp, #20]
 8009fe8:	9a06      	ldr	r2, [sp, #24]
 8009fea:	441a      	add	r2, r3
 8009fec:	441d      	add	r5, r3
 8009fee:	9206      	str	r2, [sp, #24]
 8009ff0:	e779      	b.n	8009ee6 <_dtoa_r+0x816>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	e7f4      	b.n	8009fe0 <_dtoa_r+0x910>
 8009ff6:	9b04      	ldr	r3, [sp, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	dc37      	bgt.n	800a06c <_dtoa_r+0x99c>
 8009ffc:	9b07      	ldr	r3, [sp, #28]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	dd34      	ble.n	800a06c <_dtoa_r+0x99c>
 800a002:	9b04      	ldr	r3, [sp, #16]
 800a004:	9301      	str	r3, [sp, #4]
 800a006:	9b01      	ldr	r3, [sp, #4]
 800a008:	b963      	cbnz	r3, 800a024 <_dtoa_r+0x954>
 800a00a:	4631      	mov	r1, r6
 800a00c:	2205      	movs	r2, #5
 800a00e:	4620      	mov	r0, r4
 800a010:	f000 fe1c 	bl	800ac4c <__multadd>
 800a014:	4601      	mov	r1, r0
 800a016:	4606      	mov	r6, r0
 800a018:	4650      	mov	r0, sl
 800a01a:	f001 f87b 	bl	800b114 <__mcmp>
 800a01e:	2800      	cmp	r0, #0
 800a020:	f73f adbb 	bgt.w	8009b9a <_dtoa_r+0x4ca>
 800a024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a026:	9d00      	ldr	r5, [sp, #0]
 800a028:	ea6f 0b03 	mvn.w	fp, r3
 800a02c:	f04f 0800 	mov.w	r8, #0
 800a030:	4631      	mov	r1, r6
 800a032:	4620      	mov	r0, r4
 800a034:	f000 fde8 	bl	800ac08 <_Bfree>
 800a038:	2f00      	cmp	r7, #0
 800a03a:	f43f aeab 	beq.w	8009d94 <_dtoa_r+0x6c4>
 800a03e:	f1b8 0f00 	cmp.w	r8, #0
 800a042:	d005      	beq.n	800a050 <_dtoa_r+0x980>
 800a044:	45b8      	cmp	r8, r7
 800a046:	d003      	beq.n	800a050 <_dtoa_r+0x980>
 800a048:	4641      	mov	r1, r8
 800a04a:	4620      	mov	r0, r4
 800a04c:	f000 fddc 	bl	800ac08 <_Bfree>
 800a050:	4639      	mov	r1, r7
 800a052:	4620      	mov	r0, r4
 800a054:	f000 fdd8 	bl	800ac08 <_Bfree>
 800a058:	e69c      	b.n	8009d94 <_dtoa_r+0x6c4>
 800a05a:	2600      	movs	r6, #0
 800a05c:	4637      	mov	r7, r6
 800a05e:	e7e1      	b.n	800a024 <_dtoa_r+0x954>
 800a060:	46bb      	mov	fp, r7
 800a062:	4637      	mov	r7, r6
 800a064:	e599      	b.n	8009b9a <_dtoa_r+0x4ca>
 800a066:	bf00      	nop
 800a068:	40240000 	.word	0x40240000
 800a06c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 80c8 	beq.w	800a204 <_dtoa_r+0xb34>
 800a074:	9b04      	ldr	r3, [sp, #16]
 800a076:	9301      	str	r3, [sp, #4]
 800a078:	2d00      	cmp	r5, #0
 800a07a:	dd05      	ble.n	800a088 <_dtoa_r+0x9b8>
 800a07c:	4639      	mov	r1, r7
 800a07e:	462a      	mov	r2, r5
 800a080:	4620      	mov	r0, r4
 800a082:	f000 ffdb 	bl	800b03c <__lshift>
 800a086:	4607      	mov	r7, r0
 800a088:	f1b8 0f00 	cmp.w	r8, #0
 800a08c:	d05b      	beq.n	800a146 <_dtoa_r+0xa76>
 800a08e:	6879      	ldr	r1, [r7, #4]
 800a090:	4620      	mov	r0, r4
 800a092:	f000 fd79 	bl	800ab88 <_Balloc>
 800a096:	4605      	mov	r5, r0
 800a098:	b928      	cbnz	r0, 800a0a6 <_dtoa_r+0x9d6>
 800a09a:	4b83      	ldr	r3, [pc, #524]	; (800a2a8 <_dtoa_r+0xbd8>)
 800a09c:	4602      	mov	r2, r0
 800a09e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a0a2:	f7ff bb2e 	b.w	8009702 <_dtoa_r+0x32>
 800a0a6:	693a      	ldr	r2, [r7, #16]
 800a0a8:	3202      	adds	r2, #2
 800a0aa:	0092      	lsls	r2, r2, #2
 800a0ac:	f107 010c 	add.w	r1, r7, #12
 800a0b0:	300c      	adds	r0, #12
 800a0b2:	f7ff fa48 	bl	8009546 <memcpy>
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f000 ffbe 	bl	800b03c <__lshift>
 800a0c0:	9b00      	ldr	r3, [sp, #0]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	9304      	str	r3, [sp, #16]
 800a0c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	9308      	str	r3, [sp, #32]
 800a0ce:	9b02      	ldr	r3, [sp, #8]
 800a0d0:	f003 0301 	and.w	r3, r3, #1
 800a0d4:	46b8      	mov	r8, r7
 800a0d6:	9306      	str	r3, [sp, #24]
 800a0d8:	4607      	mov	r7, r0
 800a0da:	9b04      	ldr	r3, [sp, #16]
 800a0dc:	4631      	mov	r1, r6
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	4650      	mov	r0, sl
 800a0e2:	9301      	str	r3, [sp, #4]
 800a0e4:	f7ff fa6c 	bl	80095c0 <quorem>
 800a0e8:	4641      	mov	r1, r8
 800a0ea:	9002      	str	r0, [sp, #8]
 800a0ec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a0f0:	4650      	mov	r0, sl
 800a0f2:	f001 f80f 	bl	800b114 <__mcmp>
 800a0f6:	463a      	mov	r2, r7
 800a0f8:	9005      	str	r0, [sp, #20]
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	f001 f825 	bl	800b14c <__mdiff>
 800a102:	68c2      	ldr	r2, [r0, #12]
 800a104:	4605      	mov	r5, r0
 800a106:	bb02      	cbnz	r2, 800a14a <_dtoa_r+0xa7a>
 800a108:	4601      	mov	r1, r0
 800a10a:	4650      	mov	r0, sl
 800a10c:	f001 f802 	bl	800b114 <__mcmp>
 800a110:	4602      	mov	r2, r0
 800a112:	4629      	mov	r1, r5
 800a114:	4620      	mov	r0, r4
 800a116:	9209      	str	r2, [sp, #36]	; 0x24
 800a118:	f000 fd76 	bl	800ac08 <_Bfree>
 800a11c:	9b07      	ldr	r3, [sp, #28]
 800a11e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a120:	9d04      	ldr	r5, [sp, #16]
 800a122:	ea43 0102 	orr.w	r1, r3, r2
 800a126:	9b06      	ldr	r3, [sp, #24]
 800a128:	4319      	orrs	r1, r3
 800a12a:	d110      	bne.n	800a14e <_dtoa_r+0xa7e>
 800a12c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a130:	d029      	beq.n	800a186 <_dtoa_r+0xab6>
 800a132:	9b05      	ldr	r3, [sp, #20]
 800a134:	2b00      	cmp	r3, #0
 800a136:	dd02      	ble.n	800a13e <_dtoa_r+0xa6e>
 800a138:	9b02      	ldr	r3, [sp, #8]
 800a13a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a13e:	9b01      	ldr	r3, [sp, #4]
 800a140:	f883 9000 	strb.w	r9, [r3]
 800a144:	e774      	b.n	800a030 <_dtoa_r+0x960>
 800a146:	4638      	mov	r0, r7
 800a148:	e7ba      	b.n	800a0c0 <_dtoa_r+0x9f0>
 800a14a:	2201      	movs	r2, #1
 800a14c:	e7e1      	b.n	800a112 <_dtoa_r+0xa42>
 800a14e:	9b05      	ldr	r3, [sp, #20]
 800a150:	2b00      	cmp	r3, #0
 800a152:	db04      	blt.n	800a15e <_dtoa_r+0xa8e>
 800a154:	9907      	ldr	r1, [sp, #28]
 800a156:	430b      	orrs	r3, r1
 800a158:	9906      	ldr	r1, [sp, #24]
 800a15a:	430b      	orrs	r3, r1
 800a15c:	d120      	bne.n	800a1a0 <_dtoa_r+0xad0>
 800a15e:	2a00      	cmp	r2, #0
 800a160:	dded      	ble.n	800a13e <_dtoa_r+0xa6e>
 800a162:	4651      	mov	r1, sl
 800a164:	2201      	movs	r2, #1
 800a166:	4620      	mov	r0, r4
 800a168:	f000 ff68 	bl	800b03c <__lshift>
 800a16c:	4631      	mov	r1, r6
 800a16e:	4682      	mov	sl, r0
 800a170:	f000 ffd0 	bl	800b114 <__mcmp>
 800a174:	2800      	cmp	r0, #0
 800a176:	dc03      	bgt.n	800a180 <_dtoa_r+0xab0>
 800a178:	d1e1      	bne.n	800a13e <_dtoa_r+0xa6e>
 800a17a:	f019 0f01 	tst.w	r9, #1
 800a17e:	d0de      	beq.n	800a13e <_dtoa_r+0xa6e>
 800a180:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a184:	d1d8      	bne.n	800a138 <_dtoa_r+0xa68>
 800a186:	9a01      	ldr	r2, [sp, #4]
 800a188:	2339      	movs	r3, #57	; 0x39
 800a18a:	7013      	strb	r3, [r2, #0]
 800a18c:	462b      	mov	r3, r5
 800a18e:	461d      	mov	r5, r3
 800a190:	3b01      	subs	r3, #1
 800a192:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a196:	2a39      	cmp	r2, #57	; 0x39
 800a198:	d06c      	beq.n	800a274 <_dtoa_r+0xba4>
 800a19a:	3201      	adds	r2, #1
 800a19c:	701a      	strb	r2, [r3, #0]
 800a19e:	e747      	b.n	800a030 <_dtoa_r+0x960>
 800a1a0:	2a00      	cmp	r2, #0
 800a1a2:	dd07      	ble.n	800a1b4 <_dtoa_r+0xae4>
 800a1a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a1a8:	d0ed      	beq.n	800a186 <_dtoa_r+0xab6>
 800a1aa:	9a01      	ldr	r2, [sp, #4]
 800a1ac:	f109 0301 	add.w	r3, r9, #1
 800a1b0:	7013      	strb	r3, [r2, #0]
 800a1b2:	e73d      	b.n	800a030 <_dtoa_r+0x960>
 800a1b4:	9b04      	ldr	r3, [sp, #16]
 800a1b6:	9a08      	ldr	r2, [sp, #32]
 800a1b8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d043      	beq.n	800a248 <_dtoa_r+0xb78>
 800a1c0:	4651      	mov	r1, sl
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	220a      	movs	r2, #10
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	f000 fd40 	bl	800ac4c <__multadd>
 800a1cc:	45b8      	cmp	r8, r7
 800a1ce:	4682      	mov	sl, r0
 800a1d0:	f04f 0300 	mov.w	r3, #0
 800a1d4:	f04f 020a 	mov.w	r2, #10
 800a1d8:	4641      	mov	r1, r8
 800a1da:	4620      	mov	r0, r4
 800a1dc:	d107      	bne.n	800a1ee <_dtoa_r+0xb1e>
 800a1de:	f000 fd35 	bl	800ac4c <__multadd>
 800a1e2:	4680      	mov	r8, r0
 800a1e4:	4607      	mov	r7, r0
 800a1e6:	9b04      	ldr	r3, [sp, #16]
 800a1e8:	3301      	adds	r3, #1
 800a1ea:	9304      	str	r3, [sp, #16]
 800a1ec:	e775      	b.n	800a0da <_dtoa_r+0xa0a>
 800a1ee:	f000 fd2d 	bl	800ac4c <__multadd>
 800a1f2:	4639      	mov	r1, r7
 800a1f4:	4680      	mov	r8, r0
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	220a      	movs	r2, #10
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	f000 fd26 	bl	800ac4c <__multadd>
 800a200:	4607      	mov	r7, r0
 800a202:	e7f0      	b.n	800a1e6 <_dtoa_r+0xb16>
 800a204:	9b04      	ldr	r3, [sp, #16]
 800a206:	9301      	str	r3, [sp, #4]
 800a208:	9d00      	ldr	r5, [sp, #0]
 800a20a:	4631      	mov	r1, r6
 800a20c:	4650      	mov	r0, sl
 800a20e:	f7ff f9d7 	bl	80095c0 <quorem>
 800a212:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a216:	9b00      	ldr	r3, [sp, #0]
 800a218:	f805 9b01 	strb.w	r9, [r5], #1
 800a21c:	1aea      	subs	r2, r5, r3
 800a21e:	9b01      	ldr	r3, [sp, #4]
 800a220:	4293      	cmp	r3, r2
 800a222:	dd07      	ble.n	800a234 <_dtoa_r+0xb64>
 800a224:	4651      	mov	r1, sl
 800a226:	2300      	movs	r3, #0
 800a228:	220a      	movs	r2, #10
 800a22a:	4620      	mov	r0, r4
 800a22c:	f000 fd0e 	bl	800ac4c <__multadd>
 800a230:	4682      	mov	sl, r0
 800a232:	e7ea      	b.n	800a20a <_dtoa_r+0xb3a>
 800a234:	9b01      	ldr	r3, [sp, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	bfc8      	it	gt
 800a23a:	461d      	movgt	r5, r3
 800a23c:	9b00      	ldr	r3, [sp, #0]
 800a23e:	bfd8      	it	le
 800a240:	2501      	movle	r5, #1
 800a242:	441d      	add	r5, r3
 800a244:	f04f 0800 	mov.w	r8, #0
 800a248:	4651      	mov	r1, sl
 800a24a:	2201      	movs	r2, #1
 800a24c:	4620      	mov	r0, r4
 800a24e:	f000 fef5 	bl	800b03c <__lshift>
 800a252:	4631      	mov	r1, r6
 800a254:	4682      	mov	sl, r0
 800a256:	f000 ff5d 	bl	800b114 <__mcmp>
 800a25a:	2800      	cmp	r0, #0
 800a25c:	dc96      	bgt.n	800a18c <_dtoa_r+0xabc>
 800a25e:	d102      	bne.n	800a266 <_dtoa_r+0xb96>
 800a260:	f019 0f01 	tst.w	r9, #1
 800a264:	d192      	bne.n	800a18c <_dtoa_r+0xabc>
 800a266:	462b      	mov	r3, r5
 800a268:	461d      	mov	r5, r3
 800a26a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a26e:	2a30      	cmp	r2, #48	; 0x30
 800a270:	d0fa      	beq.n	800a268 <_dtoa_r+0xb98>
 800a272:	e6dd      	b.n	800a030 <_dtoa_r+0x960>
 800a274:	9a00      	ldr	r2, [sp, #0]
 800a276:	429a      	cmp	r2, r3
 800a278:	d189      	bne.n	800a18e <_dtoa_r+0xabe>
 800a27a:	f10b 0b01 	add.w	fp, fp, #1
 800a27e:	2331      	movs	r3, #49	; 0x31
 800a280:	e796      	b.n	800a1b0 <_dtoa_r+0xae0>
 800a282:	4b0a      	ldr	r3, [pc, #40]	; (800a2ac <_dtoa_r+0xbdc>)
 800a284:	f7ff ba99 	b.w	80097ba <_dtoa_r+0xea>
 800a288:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f47f aa6d 	bne.w	800976a <_dtoa_r+0x9a>
 800a290:	4b07      	ldr	r3, [pc, #28]	; (800a2b0 <_dtoa_r+0xbe0>)
 800a292:	f7ff ba92 	b.w	80097ba <_dtoa_r+0xea>
 800a296:	9b01      	ldr	r3, [sp, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	dcb5      	bgt.n	800a208 <_dtoa_r+0xb38>
 800a29c:	9b07      	ldr	r3, [sp, #28]
 800a29e:	2b02      	cmp	r3, #2
 800a2a0:	f73f aeb1 	bgt.w	800a006 <_dtoa_r+0x936>
 800a2a4:	e7b0      	b.n	800a208 <_dtoa_r+0xb38>
 800a2a6:	bf00      	nop
 800a2a8:	0800c5c4 	.word	0x0800c5c4
 800a2ac:	0800c481 	.word	0x0800c481
 800a2b0:	0800c55f 	.word	0x0800c55f

0800a2b4 <_free_r>:
 800a2b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2b6:	2900      	cmp	r1, #0
 800a2b8:	d044      	beq.n	800a344 <_free_r+0x90>
 800a2ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2be:	9001      	str	r0, [sp, #4]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f1a1 0404 	sub.w	r4, r1, #4
 800a2c6:	bfb8      	it	lt
 800a2c8:	18e4      	addlt	r4, r4, r3
 800a2ca:	f000 fc51 	bl	800ab70 <__malloc_lock>
 800a2ce:	4a1e      	ldr	r2, [pc, #120]	; (800a348 <_free_r+0x94>)
 800a2d0:	9801      	ldr	r0, [sp, #4]
 800a2d2:	6813      	ldr	r3, [r2, #0]
 800a2d4:	b933      	cbnz	r3, 800a2e4 <_free_r+0x30>
 800a2d6:	6063      	str	r3, [r4, #4]
 800a2d8:	6014      	str	r4, [r2, #0]
 800a2da:	b003      	add	sp, #12
 800a2dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a2e0:	f000 bc4c 	b.w	800ab7c <__malloc_unlock>
 800a2e4:	42a3      	cmp	r3, r4
 800a2e6:	d908      	bls.n	800a2fa <_free_r+0x46>
 800a2e8:	6825      	ldr	r5, [r4, #0]
 800a2ea:	1961      	adds	r1, r4, r5
 800a2ec:	428b      	cmp	r3, r1
 800a2ee:	bf01      	itttt	eq
 800a2f0:	6819      	ldreq	r1, [r3, #0]
 800a2f2:	685b      	ldreq	r3, [r3, #4]
 800a2f4:	1949      	addeq	r1, r1, r5
 800a2f6:	6021      	streq	r1, [r4, #0]
 800a2f8:	e7ed      	b.n	800a2d6 <_free_r+0x22>
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	b10b      	cbz	r3, 800a304 <_free_r+0x50>
 800a300:	42a3      	cmp	r3, r4
 800a302:	d9fa      	bls.n	800a2fa <_free_r+0x46>
 800a304:	6811      	ldr	r1, [r2, #0]
 800a306:	1855      	adds	r5, r2, r1
 800a308:	42a5      	cmp	r5, r4
 800a30a:	d10b      	bne.n	800a324 <_free_r+0x70>
 800a30c:	6824      	ldr	r4, [r4, #0]
 800a30e:	4421      	add	r1, r4
 800a310:	1854      	adds	r4, r2, r1
 800a312:	42a3      	cmp	r3, r4
 800a314:	6011      	str	r1, [r2, #0]
 800a316:	d1e0      	bne.n	800a2da <_free_r+0x26>
 800a318:	681c      	ldr	r4, [r3, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	6053      	str	r3, [r2, #4]
 800a31e:	440c      	add	r4, r1
 800a320:	6014      	str	r4, [r2, #0]
 800a322:	e7da      	b.n	800a2da <_free_r+0x26>
 800a324:	d902      	bls.n	800a32c <_free_r+0x78>
 800a326:	230c      	movs	r3, #12
 800a328:	6003      	str	r3, [r0, #0]
 800a32a:	e7d6      	b.n	800a2da <_free_r+0x26>
 800a32c:	6825      	ldr	r5, [r4, #0]
 800a32e:	1961      	adds	r1, r4, r5
 800a330:	428b      	cmp	r3, r1
 800a332:	bf04      	itt	eq
 800a334:	6819      	ldreq	r1, [r3, #0]
 800a336:	685b      	ldreq	r3, [r3, #4]
 800a338:	6063      	str	r3, [r4, #4]
 800a33a:	bf04      	itt	eq
 800a33c:	1949      	addeq	r1, r1, r5
 800a33e:	6021      	streq	r1, [r4, #0]
 800a340:	6054      	str	r4, [r2, #4]
 800a342:	e7ca      	b.n	800a2da <_free_r+0x26>
 800a344:	b003      	add	sp, #12
 800a346:	bd30      	pop	{r4, r5, pc}
 800a348:	20000698 	.word	0x20000698

0800a34c <rshift>:
 800a34c:	6903      	ldr	r3, [r0, #16]
 800a34e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a352:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a356:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a35a:	f100 0414 	add.w	r4, r0, #20
 800a35e:	dd45      	ble.n	800a3ec <rshift+0xa0>
 800a360:	f011 011f 	ands.w	r1, r1, #31
 800a364:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a368:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a36c:	d10c      	bne.n	800a388 <rshift+0x3c>
 800a36e:	f100 0710 	add.w	r7, r0, #16
 800a372:	4629      	mov	r1, r5
 800a374:	42b1      	cmp	r1, r6
 800a376:	d334      	bcc.n	800a3e2 <rshift+0x96>
 800a378:	1a9b      	subs	r3, r3, r2
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	1eea      	subs	r2, r5, #3
 800a37e:	4296      	cmp	r6, r2
 800a380:	bf38      	it	cc
 800a382:	2300      	movcc	r3, #0
 800a384:	4423      	add	r3, r4
 800a386:	e015      	b.n	800a3b4 <rshift+0x68>
 800a388:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a38c:	f1c1 0820 	rsb	r8, r1, #32
 800a390:	40cf      	lsrs	r7, r1
 800a392:	f105 0e04 	add.w	lr, r5, #4
 800a396:	46a1      	mov	r9, r4
 800a398:	4576      	cmp	r6, lr
 800a39a:	46f4      	mov	ip, lr
 800a39c:	d815      	bhi.n	800a3ca <rshift+0x7e>
 800a39e:	1a9a      	subs	r2, r3, r2
 800a3a0:	0092      	lsls	r2, r2, #2
 800a3a2:	3a04      	subs	r2, #4
 800a3a4:	3501      	adds	r5, #1
 800a3a6:	42ae      	cmp	r6, r5
 800a3a8:	bf38      	it	cc
 800a3aa:	2200      	movcc	r2, #0
 800a3ac:	18a3      	adds	r3, r4, r2
 800a3ae:	50a7      	str	r7, [r4, r2]
 800a3b0:	b107      	cbz	r7, 800a3b4 <rshift+0x68>
 800a3b2:	3304      	adds	r3, #4
 800a3b4:	1b1a      	subs	r2, r3, r4
 800a3b6:	42a3      	cmp	r3, r4
 800a3b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a3bc:	bf08      	it	eq
 800a3be:	2300      	moveq	r3, #0
 800a3c0:	6102      	str	r2, [r0, #16]
 800a3c2:	bf08      	it	eq
 800a3c4:	6143      	streq	r3, [r0, #20]
 800a3c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3ca:	f8dc c000 	ldr.w	ip, [ip]
 800a3ce:	fa0c fc08 	lsl.w	ip, ip, r8
 800a3d2:	ea4c 0707 	orr.w	r7, ip, r7
 800a3d6:	f849 7b04 	str.w	r7, [r9], #4
 800a3da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a3de:	40cf      	lsrs	r7, r1
 800a3e0:	e7da      	b.n	800a398 <rshift+0x4c>
 800a3e2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a3e6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a3ea:	e7c3      	b.n	800a374 <rshift+0x28>
 800a3ec:	4623      	mov	r3, r4
 800a3ee:	e7e1      	b.n	800a3b4 <rshift+0x68>

0800a3f0 <__hexdig_fun>:
 800a3f0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a3f4:	2b09      	cmp	r3, #9
 800a3f6:	d802      	bhi.n	800a3fe <__hexdig_fun+0xe>
 800a3f8:	3820      	subs	r0, #32
 800a3fa:	b2c0      	uxtb	r0, r0
 800a3fc:	4770      	bx	lr
 800a3fe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a402:	2b05      	cmp	r3, #5
 800a404:	d801      	bhi.n	800a40a <__hexdig_fun+0x1a>
 800a406:	3847      	subs	r0, #71	; 0x47
 800a408:	e7f7      	b.n	800a3fa <__hexdig_fun+0xa>
 800a40a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a40e:	2b05      	cmp	r3, #5
 800a410:	d801      	bhi.n	800a416 <__hexdig_fun+0x26>
 800a412:	3827      	subs	r0, #39	; 0x27
 800a414:	e7f1      	b.n	800a3fa <__hexdig_fun+0xa>
 800a416:	2000      	movs	r0, #0
 800a418:	4770      	bx	lr
	...

0800a41c <__gethex>:
 800a41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a420:	4617      	mov	r7, r2
 800a422:	680a      	ldr	r2, [r1, #0]
 800a424:	b085      	sub	sp, #20
 800a426:	f102 0b02 	add.w	fp, r2, #2
 800a42a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a42e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a432:	4681      	mov	r9, r0
 800a434:	468a      	mov	sl, r1
 800a436:	9302      	str	r3, [sp, #8]
 800a438:	32fe      	adds	r2, #254	; 0xfe
 800a43a:	eb02 030b 	add.w	r3, r2, fp
 800a43e:	46d8      	mov	r8, fp
 800a440:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a444:	9301      	str	r3, [sp, #4]
 800a446:	2830      	cmp	r0, #48	; 0x30
 800a448:	d0f7      	beq.n	800a43a <__gethex+0x1e>
 800a44a:	f7ff ffd1 	bl	800a3f0 <__hexdig_fun>
 800a44e:	4604      	mov	r4, r0
 800a450:	2800      	cmp	r0, #0
 800a452:	d138      	bne.n	800a4c6 <__gethex+0xaa>
 800a454:	49a7      	ldr	r1, [pc, #668]	; (800a6f4 <__gethex+0x2d8>)
 800a456:	2201      	movs	r2, #1
 800a458:	4640      	mov	r0, r8
 800a45a:	f7fe ff8f 	bl	800937c <strncmp>
 800a45e:	4606      	mov	r6, r0
 800a460:	2800      	cmp	r0, #0
 800a462:	d169      	bne.n	800a538 <__gethex+0x11c>
 800a464:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a468:	465d      	mov	r5, fp
 800a46a:	f7ff ffc1 	bl	800a3f0 <__hexdig_fun>
 800a46e:	2800      	cmp	r0, #0
 800a470:	d064      	beq.n	800a53c <__gethex+0x120>
 800a472:	465a      	mov	r2, fp
 800a474:	7810      	ldrb	r0, [r2, #0]
 800a476:	2830      	cmp	r0, #48	; 0x30
 800a478:	4690      	mov	r8, r2
 800a47a:	f102 0201 	add.w	r2, r2, #1
 800a47e:	d0f9      	beq.n	800a474 <__gethex+0x58>
 800a480:	f7ff ffb6 	bl	800a3f0 <__hexdig_fun>
 800a484:	2301      	movs	r3, #1
 800a486:	fab0 f480 	clz	r4, r0
 800a48a:	0964      	lsrs	r4, r4, #5
 800a48c:	465e      	mov	r6, fp
 800a48e:	9301      	str	r3, [sp, #4]
 800a490:	4642      	mov	r2, r8
 800a492:	4615      	mov	r5, r2
 800a494:	3201      	adds	r2, #1
 800a496:	7828      	ldrb	r0, [r5, #0]
 800a498:	f7ff ffaa 	bl	800a3f0 <__hexdig_fun>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	d1f8      	bne.n	800a492 <__gethex+0x76>
 800a4a0:	4994      	ldr	r1, [pc, #592]	; (800a6f4 <__gethex+0x2d8>)
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	f7fe ff69 	bl	800937c <strncmp>
 800a4aa:	b978      	cbnz	r0, 800a4cc <__gethex+0xb0>
 800a4ac:	b946      	cbnz	r6, 800a4c0 <__gethex+0xa4>
 800a4ae:	1c6e      	adds	r6, r5, #1
 800a4b0:	4632      	mov	r2, r6
 800a4b2:	4615      	mov	r5, r2
 800a4b4:	3201      	adds	r2, #1
 800a4b6:	7828      	ldrb	r0, [r5, #0]
 800a4b8:	f7ff ff9a 	bl	800a3f0 <__hexdig_fun>
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	d1f8      	bne.n	800a4b2 <__gethex+0x96>
 800a4c0:	1b73      	subs	r3, r6, r5
 800a4c2:	009e      	lsls	r6, r3, #2
 800a4c4:	e004      	b.n	800a4d0 <__gethex+0xb4>
 800a4c6:	2400      	movs	r4, #0
 800a4c8:	4626      	mov	r6, r4
 800a4ca:	e7e1      	b.n	800a490 <__gethex+0x74>
 800a4cc:	2e00      	cmp	r6, #0
 800a4ce:	d1f7      	bne.n	800a4c0 <__gethex+0xa4>
 800a4d0:	782b      	ldrb	r3, [r5, #0]
 800a4d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a4d6:	2b50      	cmp	r3, #80	; 0x50
 800a4d8:	d13d      	bne.n	800a556 <__gethex+0x13a>
 800a4da:	786b      	ldrb	r3, [r5, #1]
 800a4dc:	2b2b      	cmp	r3, #43	; 0x2b
 800a4de:	d02f      	beq.n	800a540 <__gethex+0x124>
 800a4e0:	2b2d      	cmp	r3, #45	; 0x2d
 800a4e2:	d031      	beq.n	800a548 <__gethex+0x12c>
 800a4e4:	1c69      	adds	r1, r5, #1
 800a4e6:	f04f 0b00 	mov.w	fp, #0
 800a4ea:	7808      	ldrb	r0, [r1, #0]
 800a4ec:	f7ff ff80 	bl	800a3f0 <__hexdig_fun>
 800a4f0:	1e42      	subs	r2, r0, #1
 800a4f2:	b2d2      	uxtb	r2, r2
 800a4f4:	2a18      	cmp	r2, #24
 800a4f6:	d82e      	bhi.n	800a556 <__gethex+0x13a>
 800a4f8:	f1a0 0210 	sub.w	r2, r0, #16
 800a4fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a500:	f7ff ff76 	bl	800a3f0 <__hexdig_fun>
 800a504:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800a508:	fa5f fc8c 	uxtb.w	ip, ip
 800a50c:	f1bc 0f18 	cmp.w	ip, #24
 800a510:	d91d      	bls.n	800a54e <__gethex+0x132>
 800a512:	f1bb 0f00 	cmp.w	fp, #0
 800a516:	d000      	beq.n	800a51a <__gethex+0xfe>
 800a518:	4252      	negs	r2, r2
 800a51a:	4416      	add	r6, r2
 800a51c:	f8ca 1000 	str.w	r1, [sl]
 800a520:	b1dc      	cbz	r4, 800a55a <__gethex+0x13e>
 800a522:	9b01      	ldr	r3, [sp, #4]
 800a524:	2b00      	cmp	r3, #0
 800a526:	bf14      	ite	ne
 800a528:	f04f 0800 	movne.w	r8, #0
 800a52c:	f04f 0806 	moveq.w	r8, #6
 800a530:	4640      	mov	r0, r8
 800a532:	b005      	add	sp, #20
 800a534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a538:	4645      	mov	r5, r8
 800a53a:	4626      	mov	r6, r4
 800a53c:	2401      	movs	r4, #1
 800a53e:	e7c7      	b.n	800a4d0 <__gethex+0xb4>
 800a540:	f04f 0b00 	mov.w	fp, #0
 800a544:	1ca9      	adds	r1, r5, #2
 800a546:	e7d0      	b.n	800a4ea <__gethex+0xce>
 800a548:	f04f 0b01 	mov.w	fp, #1
 800a54c:	e7fa      	b.n	800a544 <__gethex+0x128>
 800a54e:	230a      	movs	r3, #10
 800a550:	fb03 0002 	mla	r0, r3, r2, r0
 800a554:	e7d0      	b.n	800a4f8 <__gethex+0xdc>
 800a556:	4629      	mov	r1, r5
 800a558:	e7e0      	b.n	800a51c <__gethex+0x100>
 800a55a:	eba5 0308 	sub.w	r3, r5, r8
 800a55e:	3b01      	subs	r3, #1
 800a560:	4621      	mov	r1, r4
 800a562:	2b07      	cmp	r3, #7
 800a564:	dc0a      	bgt.n	800a57c <__gethex+0x160>
 800a566:	4648      	mov	r0, r9
 800a568:	f000 fb0e 	bl	800ab88 <_Balloc>
 800a56c:	4604      	mov	r4, r0
 800a56e:	b940      	cbnz	r0, 800a582 <__gethex+0x166>
 800a570:	4b61      	ldr	r3, [pc, #388]	; (800a6f8 <__gethex+0x2dc>)
 800a572:	4602      	mov	r2, r0
 800a574:	21e4      	movs	r1, #228	; 0xe4
 800a576:	4861      	ldr	r0, [pc, #388]	; (800a6fc <__gethex+0x2e0>)
 800a578:	f7ff f804 	bl	8009584 <__assert_func>
 800a57c:	3101      	adds	r1, #1
 800a57e:	105b      	asrs	r3, r3, #1
 800a580:	e7ef      	b.n	800a562 <__gethex+0x146>
 800a582:	f100 0a14 	add.w	sl, r0, #20
 800a586:	2300      	movs	r3, #0
 800a588:	495a      	ldr	r1, [pc, #360]	; (800a6f4 <__gethex+0x2d8>)
 800a58a:	f8cd a004 	str.w	sl, [sp, #4]
 800a58e:	469b      	mov	fp, r3
 800a590:	45a8      	cmp	r8, r5
 800a592:	d342      	bcc.n	800a61a <__gethex+0x1fe>
 800a594:	9801      	ldr	r0, [sp, #4]
 800a596:	f840 bb04 	str.w	fp, [r0], #4
 800a59a:	eba0 000a 	sub.w	r0, r0, sl
 800a59e:	1080      	asrs	r0, r0, #2
 800a5a0:	6120      	str	r0, [r4, #16]
 800a5a2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a5a6:	4658      	mov	r0, fp
 800a5a8:	f000 fbe0 	bl	800ad6c <__hi0bits>
 800a5ac:	683d      	ldr	r5, [r7, #0]
 800a5ae:	eba8 0000 	sub.w	r0, r8, r0
 800a5b2:	42a8      	cmp	r0, r5
 800a5b4:	dd59      	ble.n	800a66a <__gethex+0x24e>
 800a5b6:	eba0 0805 	sub.w	r8, r0, r5
 800a5ba:	4641      	mov	r1, r8
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f000 ff6f 	bl	800b4a0 <__any_on>
 800a5c2:	4683      	mov	fp, r0
 800a5c4:	b1b8      	cbz	r0, 800a5f6 <__gethex+0x1da>
 800a5c6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800a5ca:	1159      	asrs	r1, r3, #5
 800a5cc:	f003 021f 	and.w	r2, r3, #31
 800a5d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a5d4:	f04f 0b01 	mov.w	fp, #1
 800a5d8:	fa0b f202 	lsl.w	r2, fp, r2
 800a5dc:	420a      	tst	r2, r1
 800a5de:	d00a      	beq.n	800a5f6 <__gethex+0x1da>
 800a5e0:	455b      	cmp	r3, fp
 800a5e2:	dd06      	ble.n	800a5f2 <__gethex+0x1d6>
 800a5e4:	f1a8 0102 	sub.w	r1, r8, #2
 800a5e8:	4620      	mov	r0, r4
 800a5ea:	f000 ff59 	bl	800b4a0 <__any_on>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	d138      	bne.n	800a664 <__gethex+0x248>
 800a5f2:	f04f 0b02 	mov.w	fp, #2
 800a5f6:	4641      	mov	r1, r8
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f7ff fea7 	bl	800a34c <rshift>
 800a5fe:	4446      	add	r6, r8
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	42b3      	cmp	r3, r6
 800a604:	da41      	bge.n	800a68a <__gethex+0x26e>
 800a606:	4621      	mov	r1, r4
 800a608:	4648      	mov	r0, r9
 800a60a:	f000 fafd 	bl	800ac08 <_Bfree>
 800a60e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a610:	2300      	movs	r3, #0
 800a612:	6013      	str	r3, [r2, #0]
 800a614:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a618:	e78a      	b.n	800a530 <__gethex+0x114>
 800a61a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a61e:	2a2e      	cmp	r2, #46	; 0x2e
 800a620:	d014      	beq.n	800a64c <__gethex+0x230>
 800a622:	2b20      	cmp	r3, #32
 800a624:	d106      	bne.n	800a634 <__gethex+0x218>
 800a626:	9b01      	ldr	r3, [sp, #4]
 800a628:	f843 bb04 	str.w	fp, [r3], #4
 800a62c:	f04f 0b00 	mov.w	fp, #0
 800a630:	9301      	str	r3, [sp, #4]
 800a632:	465b      	mov	r3, fp
 800a634:	7828      	ldrb	r0, [r5, #0]
 800a636:	9303      	str	r3, [sp, #12]
 800a638:	f7ff feda 	bl	800a3f0 <__hexdig_fun>
 800a63c:	9b03      	ldr	r3, [sp, #12]
 800a63e:	f000 000f 	and.w	r0, r0, #15
 800a642:	4098      	lsls	r0, r3
 800a644:	ea4b 0b00 	orr.w	fp, fp, r0
 800a648:	3304      	adds	r3, #4
 800a64a:	e7a1      	b.n	800a590 <__gethex+0x174>
 800a64c:	45a8      	cmp	r8, r5
 800a64e:	d8e8      	bhi.n	800a622 <__gethex+0x206>
 800a650:	2201      	movs	r2, #1
 800a652:	4628      	mov	r0, r5
 800a654:	9303      	str	r3, [sp, #12]
 800a656:	f7fe fe91 	bl	800937c <strncmp>
 800a65a:	4926      	ldr	r1, [pc, #152]	; (800a6f4 <__gethex+0x2d8>)
 800a65c:	9b03      	ldr	r3, [sp, #12]
 800a65e:	2800      	cmp	r0, #0
 800a660:	d1df      	bne.n	800a622 <__gethex+0x206>
 800a662:	e795      	b.n	800a590 <__gethex+0x174>
 800a664:	f04f 0b03 	mov.w	fp, #3
 800a668:	e7c5      	b.n	800a5f6 <__gethex+0x1da>
 800a66a:	da0b      	bge.n	800a684 <__gethex+0x268>
 800a66c:	eba5 0800 	sub.w	r8, r5, r0
 800a670:	4621      	mov	r1, r4
 800a672:	4642      	mov	r2, r8
 800a674:	4648      	mov	r0, r9
 800a676:	f000 fce1 	bl	800b03c <__lshift>
 800a67a:	eba6 0608 	sub.w	r6, r6, r8
 800a67e:	4604      	mov	r4, r0
 800a680:	f100 0a14 	add.w	sl, r0, #20
 800a684:	f04f 0b00 	mov.w	fp, #0
 800a688:	e7ba      	b.n	800a600 <__gethex+0x1e4>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	42b3      	cmp	r3, r6
 800a68e:	dd73      	ble.n	800a778 <__gethex+0x35c>
 800a690:	1b9e      	subs	r6, r3, r6
 800a692:	42b5      	cmp	r5, r6
 800a694:	dc34      	bgt.n	800a700 <__gethex+0x2e4>
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2b02      	cmp	r3, #2
 800a69a:	d023      	beq.n	800a6e4 <__gethex+0x2c8>
 800a69c:	2b03      	cmp	r3, #3
 800a69e:	d025      	beq.n	800a6ec <__gethex+0x2d0>
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d115      	bne.n	800a6d0 <__gethex+0x2b4>
 800a6a4:	42b5      	cmp	r5, r6
 800a6a6:	d113      	bne.n	800a6d0 <__gethex+0x2b4>
 800a6a8:	2d01      	cmp	r5, #1
 800a6aa:	d10b      	bne.n	800a6c4 <__gethex+0x2a8>
 800a6ac:	9a02      	ldr	r2, [sp, #8]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6013      	str	r3, [r2, #0]
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	6123      	str	r3, [r4, #16]
 800a6b6:	f8ca 3000 	str.w	r3, [sl]
 800a6ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6bc:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a6c0:	601c      	str	r4, [r3, #0]
 800a6c2:	e735      	b.n	800a530 <__gethex+0x114>
 800a6c4:	1e69      	subs	r1, r5, #1
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 feea 	bl	800b4a0 <__any_on>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d1ed      	bne.n	800a6ac <__gethex+0x290>
 800a6d0:	4621      	mov	r1, r4
 800a6d2:	4648      	mov	r0, r9
 800a6d4:	f000 fa98 	bl	800ac08 <_Bfree>
 800a6d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6da:	2300      	movs	r3, #0
 800a6dc:	6013      	str	r3, [r2, #0]
 800a6de:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a6e2:	e725      	b.n	800a530 <__gethex+0x114>
 800a6e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1f2      	bne.n	800a6d0 <__gethex+0x2b4>
 800a6ea:	e7df      	b.n	800a6ac <__gethex+0x290>
 800a6ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d1dc      	bne.n	800a6ac <__gethex+0x290>
 800a6f2:	e7ed      	b.n	800a6d0 <__gethex+0x2b4>
 800a6f4:	0800c31c 	.word	0x0800c31c
 800a6f8:	0800c5c4 	.word	0x0800c5c4
 800a6fc:	0800c5d5 	.word	0x0800c5d5
 800a700:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800a704:	f1bb 0f00 	cmp.w	fp, #0
 800a708:	d133      	bne.n	800a772 <__gethex+0x356>
 800a70a:	f1b8 0f00 	cmp.w	r8, #0
 800a70e:	d004      	beq.n	800a71a <__gethex+0x2fe>
 800a710:	4641      	mov	r1, r8
 800a712:	4620      	mov	r0, r4
 800a714:	f000 fec4 	bl	800b4a0 <__any_on>
 800a718:	4683      	mov	fp, r0
 800a71a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a71e:	2301      	movs	r3, #1
 800a720:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a724:	f008 081f 	and.w	r8, r8, #31
 800a728:	fa03 f308 	lsl.w	r3, r3, r8
 800a72c:	4213      	tst	r3, r2
 800a72e:	4631      	mov	r1, r6
 800a730:	4620      	mov	r0, r4
 800a732:	bf18      	it	ne
 800a734:	f04b 0b02 	orrne.w	fp, fp, #2
 800a738:	1bad      	subs	r5, r5, r6
 800a73a:	f7ff fe07 	bl	800a34c <rshift>
 800a73e:	687e      	ldr	r6, [r7, #4]
 800a740:	f04f 0802 	mov.w	r8, #2
 800a744:	f1bb 0f00 	cmp.w	fp, #0
 800a748:	d04a      	beq.n	800a7e0 <__gethex+0x3c4>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d016      	beq.n	800a77e <__gethex+0x362>
 800a750:	2b03      	cmp	r3, #3
 800a752:	d018      	beq.n	800a786 <__gethex+0x36a>
 800a754:	2b01      	cmp	r3, #1
 800a756:	d109      	bne.n	800a76c <__gethex+0x350>
 800a758:	f01b 0f02 	tst.w	fp, #2
 800a75c:	d006      	beq.n	800a76c <__gethex+0x350>
 800a75e:	f8da 3000 	ldr.w	r3, [sl]
 800a762:	ea4b 0b03 	orr.w	fp, fp, r3
 800a766:	f01b 0f01 	tst.w	fp, #1
 800a76a:	d10f      	bne.n	800a78c <__gethex+0x370>
 800a76c:	f048 0810 	orr.w	r8, r8, #16
 800a770:	e036      	b.n	800a7e0 <__gethex+0x3c4>
 800a772:	f04f 0b01 	mov.w	fp, #1
 800a776:	e7d0      	b.n	800a71a <__gethex+0x2fe>
 800a778:	f04f 0801 	mov.w	r8, #1
 800a77c:	e7e2      	b.n	800a744 <__gethex+0x328>
 800a77e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a780:	f1c3 0301 	rsb	r3, r3, #1
 800a784:	930f      	str	r3, [sp, #60]	; 0x3c
 800a786:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d0ef      	beq.n	800a76c <__gethex+0x350>
 800a78c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a790:	f104 0214 	add.w	r2, r4, #20
 800a794:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a798:	9301      	str	r3, [sp, #4]
 800a79a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a79e:	2300      	movs	r3, #0
 800a7a0:	4694      	mov	ip, r2
 800a7a2:	f852 1b04 	ldr.w	r1, [r2], #4
 800a7a6:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800a7aa:	d01e      	beq.n	800a7ea <__gethex+0x3ce>
 800a7ac:	3101      	adds	r1, #1
 800a7ae:	f8cc 1000 	str.w	r1, [ip]
 800a7b2:	f1b8 0f02 	cmp.w	r8, #2
 800a7b6:	f104 0214 	add.w	r2, r4, #20
 800a7ba:	d13d      	bne.n	800a838 <__gethex+0x41c>
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	42ab      	cmp	r3, r5
 800a7c2:	d10b      	bne.n	800a7dc <__gethex+0x3c0>
 800a7c4:	1169      	asrs	r1, r5, #5
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	f005 051f 	and.w	r5, r5, #31
 800a7cc:	fa03 f505 	lsl.w	r5, r3, r5
 800a7d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7d4:	421d      	tst	r5, r3
 800a7d6:	bf18      	it	ne
 800a7d8:	f04f 0801 	movne.w	r8, #1
 800a7dc:	f048 0820 	orr.w	r8, r8, #32
 800a7e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7e2:	601c      	str	r4, [r3, #0]
 800a7e4:	9b02      	ldr	r3, [sp, #8]
 800a7e6:	601e      	str	r6, [r3, #0]
 800a7e8:	e6a2      	b.n	800a530 <__gethex+0x114>
 800a7ea:	4290      	cmp	r0, r2
 800a7ec:	f842 3c04 	str.w	r3, [r2, #-4]
 800a7f0:	d8d6      	bhi.n	800a7a0 <__gethex+0x384>
 800a7f2:	68a2      	ldr	r2, [r4, #8]
 800a7f4:	4593      	cmp	fp, r2
 800a7f6:	db17      	blt.n	800a828 <__gethex+0x40c>
 800a7f8:	6861      	ldr	r1, [r4, #4]
 800a7fa:	4648      	mov	r0, r9
 800a7fc:	3101      	adds	r1, #1
 800a7fe:	f000 f9c3 	bl	800ab88 <_Balloc>
 800a802:	4682      	mov	sl, r0
 800a804:	b918      	cbnz	r0, 800a80e <__gethex+0x3f2>
 800a806:	4b1b      	ldr	r3, [pc, #108]	; (800a874 <__gethex+0x458>)
 800a808:	4602      	mov	r2, r0
 800a80a:	2184      	movs	r1, #132	; 0x84
 800a80c:	e6b3      	b.n	800a576 <__gethex+0x15a>
 800a80e:	6922      	ldr	r2, [r4, #16]
 800a810:	3202      	adds	r2, #2
 800a812:	f104 010c 	add.w	r1, r4, #12
 800a816:	0092      	lsls	r2, r2, #2
 800a818:	300c      	adds	r0, #12
 800a81a:	f7fe fe94 	bl	8009546 <memcpy>
 800a81e:	4621      	mov	r1, r4
 800a820:	4648      	mov	r0, r9
 800a822:	f000 f9f1 	bl	800ac08 <_Bfree>
 800a826:	4654      	mov	r4, sl
 800a828:	6922      	ldr	r2, [r4, #16]
 800a82a:	1c51      	adds	r1, r2, #1
 800a82c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a830:	6121      	str	r1, [r4, #16]
 800a832:	2101      	movs	r1, #1
 800a834:	6151      	str	r1, [r2, #20]
 800a836:	e7bc      	b.n	800a7b2 <__gethex+0x396>
 800a838:	6921      	ldr	r1, [r4, #16]
 800a83a:	4559      	cmp	r1, fp
 800a83c:	dd0b      	ble.n	800a856 <__gethex+0x43a>
 800a83e:	2101      	movs	r1, #1
 800a840:	4620      	mov	r0, r4
 800a842:	f7ff fd83 	bl	800a34c <rshift>
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	3601      	adds	r6, #1
 800a84a:	42b3      	cmp	r3, r6
 800a84c:	f6ff aedb 	blt.w	800a606 <__gethex+0x1ea>
 800a850:	f04f 0801 	mov.w	r8, #1
 800a854:	e7c2      	b.n	800a7dc <__gethex+0x3c0>
 800a856:	f015 051f 	ands.w	r5, r5, #31
 800a85a:	d0f9      	beq.n	800a850 <__gethex+0x434>
 800a85c:	9b01      	ldr	r3, [sp, #4]
 800a85e:	441a      	add	r2, r3
 800a860:	f1c5 0520 	rsb	r5, r5, #32
 800a864:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a868:	f000 fa80 	bl	800ad6c <__hi0bits>
 800a86c:	42a8      	cmp	r0, r5
 800a86e:	dbe6      	blt.n	800a83e <__gethex+0x422>
 800a870:	e7ee      	b.n	800a850 <__gethex+0x434>
 800a872:	bf00      	nop
 800a874:	0800c5c4 	.word	0x0800c5c4

0800a878 <L_shift>:
 800a878:	f1c2 0208 	rsb	r2, r2, #8
 800a87c:	0092      	lsls	r2, r2, #2
 800a87e:	b570      	push	{r4, r5, r6, lr}
 800a880:	f1c2 0620 	rsb	r6, r2, #32
 800a884:	6843      	ldr	r3, [r0, #4]
 800a886:	6804      	ldr	r4, [r0, #0]
 800a888:	fa03 f506 	lsl.w	r5, r3, r6
 800a88c:	432c      	orrs	r4, r5
 800a88e:	40d3      	lsrs	r3, r2
 800a890:	6004      	str	r4, [r0, #0]
 800a892:	f840 3f04 	str.w	r3, [r0, #4]!
 800a896:	4288      	cmp	r0, r1
 800a898:	d3f4      	bcc.n	800a884 <L_shift+0xc>
 800a89a:	bd70      	pop	{r4, r5, r6, pc}

0800a89c <__match>:
 800a89c:	b530      	push	{r4, r5, lr}
 800a89e:	6803      	ldr	r3, [r0, #0]
 800a8a0:	3301      	adds	r3, #1
 800a8a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8a6:	b914      	cbnz	r4, 800a8ae <__match+0x12>
 800a8a8:	6003      	str	r3, [r0, #0]
 800a8aa:	2001      	movs	r0, #1
 800a8ac:	bd30      	pop	{r4, r5, pc}
 800a8ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a8b6:	2d19      	cmp	r5, #25
 800a8b8:	bf98      	it	ls
 800a8ba:	3220      	addls	r2, #32
 800a8bc:	42a2      	cmp	r2, r4
 800a8be:	d0f0      	beq.n	800a8a2 <__match+0x6>
 800a8c0:	2000      	movs	r0, #0
 800a8c2:	e7f3      	b.n	800a8ac <__match+0x10>

0800a8c4 <__hexnan>:
 800a8c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c8:	680b      	ldr	r3, [r1, #0]
 800a8ca:	6801      	ldr	r1, [r0, #0]
 800a8cc:	115e      	asrs	r6, r3, #5
 800a8ce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a8d2:	f013 031f 	ands.w	r3, r3, #31
 800a8d6:	b087      	sub	sp, #28
 800a8d8:	bf18      	it	ne
 800a8da:	3604      	addne	r6, #4
 800a8dc:	2500      	movs	r5, #0
 800a8de:	1f37      	subs	r7, r6, #4
 800a8e0:	4682      	mov	sl, r0
 800a8e2:	4690      	mov	r8, r2
 800a8e4:	9301      	str	r3, [sp, #4]
 800a8e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800a8ea:	46b9      	mov	r9, r7
 800a8ec:	463c      	mov	r4, r7
 800a8ee:	9502      	str	r5, [sp, #8]
 800a8f0:	46ab      	mov	fp, r5
 800a8f2:	784a      	ldrb	r2, [r1, #1]
 800a8f4:	1c4b      	adds	r3, r1, #1
 800a8f6:	9303      	str	r3, [sp, #12]
 800a8f8:	b342      	cbz	r2, 800a94c <__hexnan+0x88>
 800a8fa:	4610      	mov	r0, r2
 800a8fc:	9105      	str	r1, [sp, #20]
 800a8fe:	9204      	str	r2, [sp, #16]
 800a900:	f7ff fd76 	bl	800a3f0 <__hexdig_fun>
 800a904:	2800      	cmp	r0, #0
 800a906:	d14f      	bne.n	800a9a8 <__hexnan+0xe4>
 800a908:	9a04      	ldr	r2, [sp, #16]
 800a90a:	9905      	ldr	r1, [sp, #20]
 800a90c:	2a20      	cmp	r2, #32
 800a90e:	d818      	bhi.n	800a942 <__hexnan+0x7e>
 800a910:	9b02      	ldr	r3, [sp, #8]
 800a912:	459b      	cmp	fp, r3
 800a914:	dd13      	ble.n	800a93e <__hexnan+0x7a>
 800a916:	454c      	cmp	r4, r9
 800a918:	d206      	bcs.n	800a928 <__hexnan+0x64>
 800a91a:	2d07      	cmp	r5, #7
 800a91c:	dc04      	bgt.n	800a928 <__hexnan+0x64>
 800a91e:	462a      	mov	r2, r5
 800a920:	4649      	mov	r1, r9
 800a922:	4620      	mov	r0, r4
 800a924:	f7ff ffa8 	bl	800a878 <L_shift>
 800a928:	4544      	cmp	r4, r8
 800a92a:	d950      	bls.n	800a9ce <__hexnan+0x10a>
 800a92c:	2300      	movs	r3, #0
 800a92e:	f1a4 0904 	sub.w	r9, r4, #4
 800a932:	f844 3c04 	str.w	r3, [r4, #-4]
 800a936:	f8cd b008 	str.w	fp, [sp, #8]
 800a93a:	464c      	mov	r4, r9
 800a93c:	461d      	mov	r5, r3
 800a93e:	9903      	ldr	r1, [sp, #12]
 800a940:	e7d7      	b.n	800a8f2 <__hexnan+0x2e>
 800a942:	2a29      	cmp	r2, #41	; 0x29
 800a944:	d155      	bne.n	800a9f2 <__hexnan+0x12e>
 800a946:	3102      	adds	r1, #2
 800a948:	f8ca 1000 	str.w	r1, [sl]
 800a94c:	f1bb 0f00 	cmp.w	fp, #0
 800a950:	d04f      	beq.n	800a9f2 <__hexnan+0x12e>
 800a952:	454c      	cmp	r4, r9
 800a954:	d206      	bcs.n	800a964 <__hexnan+0xa0>
 800a956:	2d07      	cmp	r5, #7
 800a958:	dc04      	bgt.n	800a964 <__hexnan+0xa0>
 800a95a:	462a      	mov	r2, r5
 800a95c:	4649      	mov	r1, r9
 800a95e:	4620      	mov	r0, r4
 800a960:	f7ff ff8a 	bl	800a878 <L_shift>
 800a964:	4544      	cmp	r4, r8
 800a966:	d934      	bls.n	800a9d2 <__hexnan+0x10e>
 800a968:	f1a8 0204 	sub.w	r2, r8, #4
 800a96c:	4623      	mov	r3, r4
 800a96e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a972:	f842 1f04 	str.w	r1, [r2, #4]!
 800a976:	429f      	cmp	r7, r3
 800a978:	d2f9      	bcs.n	800a96e <__hexnan+0xaa>
 800a97a:	1b3b      	subs	r3, r7, r4
 800a97c:	f023 0303 	bic.w	r3, r3, #3
 800a980:	3304      	adds	r3, #4
 800a982:	3e03      	subs	r6, #3
 800a984:	3401      	adds	r4, #1
 800a986:	42a6      	cmp	r6, r4
 800a988:	bf38      	it	cc
 800a98a:	2304      	movcc	r3, #4
 800a98c:	4443      	add	r3, r8
 800a98e:	2200      	movs	r2, #0
 800a990:	f843 2b04 	str.w	r2, [r3], #4
 800a994:	429f      	cmp	r7, r3
 800a996:	d2fb      	bcs.n	800a990 <__hexnan+0xcc>
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	b91b      	cbnz	r3, 800a9a4 <__hexnan+0xe0>
 800a99c:	4547      	cmp	r7, r8
 800a99e:	d126      	bne.n	800a9ee <__hexnan+0x12a>
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	603b      	str	r3, [r7, #0]
 800a9a4:	2005      	movs	r0, #5
 800a9a6:	e025      	b.n	800a9f4 <__hexnan+0x130>
 800a9a8:	3501      	adds	r5, #1
 800a9aa:	2d08      	cmp	r5, #8
 800a9ac:	f10b 0b01 	add.w	fp, fp, #1
 800a9b0:	dd06      	ble.n	800a9c0 <__hexnan+0xfc>
 800a9b2:	4544      	cmp	r4, r8
 800a9b4:	d9c3      	bls.n	800a93e <__hexnan+0x7a>
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9bc:	2501      	movs	r5, #1
 800a9be:	3c04      	subs	r4, #4
 800a9c0:	6822      	ldr	r2, [r4, #0]
 800a9c2:	f000 000f 	and.w	r0, r0, #15
 800a9c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a9ca:	6020      	str	r0, [r4, #0]
 800a9cc:	e7b7      	b.n	800a93e <__hexnan+0x7a>
 800a9ce:	2508      	movs	r5, #8
 800a9d0:	e7b5      	b.n	800a93e <__hexnan+0x7a>
 800a9d2:	9b01      	ldr	r3, [sp, #4]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d0df      	beq.n	800a998 <__hexnan+0xd4>
 800a9d8:	f1c3 0320 	rsb	r3, r3, #32
 800a9dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a9e0:	40da      	lsrs	r2, r3
 800a9e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a9ec:	e7d4      	b.n	800a998 <__hexnan+0xd4>
 800a9ee:	3f04      	subs	r7, #4
 800a9f0:	e7d2      	b.n	800a998 <__hexnan+0xd4>
 800a9f2:	2004      	movs	r0, #4
 800a9f4:	b007      	add	sp, #28
 800a9f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a9fc <malloc>:
 800a9fc:	4b02      	ldr	r3, [pc, #8]	; (800aa08 <malloc+0xc>)
 800a9fe:	4601      	mov	r1, r0
 800aa00:	6818      	ldr	r0, [r3, #0]
 800aa02:	f000 b823 	b.w	800aa4c <_malloc_r>
 800aa06:	bf00      	nop
 800aa08:	200001d0 	.word	0x200001d0

0800aa0c <sbrk_aligned>:
 800aa0c:	b570      	push	{r4, r5, r6, lr}
 800aa0e:	4e0e      	ldr	r6, [pc, #56]	; (800aa48 <sbrk_aligned+0x3c>)
 800aa10:	460c      	mov	r4, r1
 800aa12:	6831      	ldr	r1, [r6, #0]
 800aa14:	4605      	mov	r5, r0
 800aa16:	b911      	cbnz	r1, 800aa1e <sbrk_aligned+0x12>
 800aa18:	f001 f96a 	bl	800bcf0 <_sbrk_r>
 800aa1c:	6030      	str	r0, [r6, #0]
 800aa1e:	4621      	mov	r1, r4
 800aa20:	4628      	mov	r0, r5
 800aa22:	f001 f965 	bl	800bcf0 <_sbrk_r>
 800aa26:	1c43      	adds	r3, r0, #1
 800aa28:	d00a      	beq.n	800aa40 <sbrk_aligned+0x34>
 800aa2a:	1cc4      	adds	r4, r0, #3
 800aa2c:	f024 0403 	bic.w	r4, r4, #3
 800aa30:	42a0      	cmp	r0, r4
 800aa32:	d007      	beq.n	800aa44 <sbrk_aligned+0x38>
 800aa34:	1a21      	subs	r1, r4, r0
 800aa36:	4628      	mov	r0, r5
 800aa38:	f001 f95a 	bl	800bcf0 <_sbrk_r>
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d101      	bne.n	800aa44 <sbrk_aligned+0x38>
 800aa40:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800aa44:	4620      	mov	r0, r4
 800aa46:	bd70      	pop	{r4, r5, r6, pc}
 800aa48:	2000069c 	.word	0x2000069c

0800aa4c <_malloc_r>:
 800aa4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa50:	1ccd      	adds	r5, r1, #3
 800aa52:	f025 0503 	bic.w	r5, r5, #3
 800aa56:	3508      	adds	r5, #8
 800aa58:	2d0c      	cmp	r5, #12
 800aa5a:	bf38      	it	cc
 800aa5c:	250c      	movcc	r5, #12
 800aa5e:	2d00      	cmp	r5, #0
 800aa60:	4607      	mov	r7, r0
 800aa62:	db01      	blt.n	800aa68 <_malloc_r+0x1c>
 800aa64:	42a9      	cmp	r1, r5
 800aa66:	d905      	bls.n	800aa74 <_malloc_r+0x28>
 800aa68:	230c      	movs	r3, #12
 800aa6a:	603b      	str	r3, [r7, #0]
 800aa6c:	2600      	movs	r6, #0
 800aa6e:	4630      	mov	r0, r6
 800aa70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ab48 <_malloc_r+0xfc>
 800aa78:	f000 f87a 	bl	800ab70 <__malloc_lock>
 800aa7c:	f8d8 3000 	ldr.w	r3, [r8]
 800aa80:	461c      	mov	r4, r3
 800aa82:	bb5c      	cbnz	r4, 800aadc <_malloc_r+0x90>
 800aa84:	4629      	mov	r1, r5
 800aa86:	4638      	mov	r0, r7
 800aa88:	f7ff ffc0 	bl	800aa0c <sbrk_aligned>
 800aa8c:	1c43      	adds	r3, r0, #1
 800aa8e:	4604      	mov	r4, r0
 800aa90:	d155      	bne.n	800ab3e <_malloc_r+0xf2>
 800aa92:	f8d8 4000 	ldr.w	r4, [r8]
 800aa96:	4626      	mov	r6, r4
 800aa98:	2e00      	cmp	r6, #0
 800aa9a:	d145      	bne.n	800ab28 <_malloc_r+0xdc>
 800aa9c:	2c00      	cmp	r4, #0
 800aa9e:	d048      	beq.n	800ab32 <_malloc_r+0xe6>
 800aaa0:	6823      	ldr	r3, [r4, #0]
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	4638      	mov	r0, r7
 800aaa6:	eb04 0903 	add.w	r9, r4, r3
 800aaaa:	f001 f921 	bl	800bcf0 <_sbrk_r>
 800aaae:	4581      	cmp	r9, r0
 800aab0:	d13f      	bne.n	800ab32 <_malloc_r+0xe6>
 800aab2:	6821      	ldr	r1, [r4, #0]
 800aab4:	1a6d      	subs	r5, r5, r1
 800aab6:	4629      	mov	r1, r5
 800aab8:	4638      	mov	r0, r7
 800aaba:	f7ff ffa7 	bl	800aa0c <sbrk_aligned>
 800aabe:	3001      	adds	r0, #1
 800aac0:	d037      	beq.n	800ab32 <_malloc_r+0xe6>
 800aac2:	6823      	ldr	r3, [r4, #0]
 800aac4:	442b      	add	r3, r5
 800aac6:	6023      	str	r3, [r4, #0]
 800aac8:	f8d8 3000 	ldr.w	r3, [r8]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d038      	beq.n	800ab42 <_malloc_r+0xf6>
 800aad0:	685a      	ldr	r2, [r3, #4]
 800aad2:	42a2      	cmp	r2, r4
 800aad4:	d12b      	bne.n	800ab2e <_malloc_r+0xe2>
 800aad6:	2200      	movs	r2, #0
 800aad8:	605a      	str	r2, [r3, #4]
 800aada:	e00f      	b.n	800aafc <_malloc_r+0xb0>
 800aadc:	6822      	ldr	r2, [r4, #0]
 800aade:	1b52      	subs	r2, r2, r5
 800aae0:	d41f      	bmi.n	800ab22 <_malloc_r+0xd6>
 800aae2:	2a0b      	cmp	r2, #11
 800aae4:	d917      	bls.n	800ab16 <_malloc_r+0xca>
 800aae6:	1961      	adds	r1, r4, r5
 800aae8:	42a3      	cmp	r3, r4
 800aaea:	6025      	str	r5, [r4, #0]
 800aaec:	bf18      	it	ne
 800aaee:	6059      	strne	r1, [r3, #4]
 800aaf0:	6863      	ldr	r3, [r4, #4]
 800aaf2:	bf08      	it	eq
 800aaf4:	f8c8 1000 	streq.w	r1, [r8]
 800aaf8:	5162      	str	r2, [r4, r5]
 800aafa:	604b      	str	r3, [r1, #4]
 800aafc:	4638      	mov	r0, r7
 800aafe:	f104 060b 	add.w	r6, r4, #11
 800ab02:	f000 f83b 	bl	800ab7c <__malloc_unlock>
 800ab06:	f026 0607 	bic.w	r6, r6, #7
 800ab0a:	1d23      	adds	r3, r4, #4
 800ab0c:	1af2      	subs	r2, r6, r3
 800ab0e:	d0ae      	beq.n	800aa6e <_malloc_r+0x22>
 800ab10:	1b9b      	subs	r3, r3, r6
 800ab12:	50a3      	str	r3, [r4, r2]
 800ab14:	e7ab      	b.n	800aa6e <_malloc_r+0x22>
 800ab16:	42a3      	cmp	r3, r4
 800ab18:	6862      	ldr	r2, [r4, #4]
 800ab1a:	d1dd      	bne.n	800aad8 <_malloc_r+0x8c>
 800ab1c:	f8c8 2000 	str.w	r2, [r8]
 800ab20:	e7ec      	b.n	800aafc <_malloc_r+0xb0>
 800ab22:	4623      	mov	r3, r4
 800ab24:	6864      	ldr	r4, [r4, #4]
 800ab26:	e7ac      	b.n	800aa82 <_malloc_r+0x36>
 800ab28:	4634      	mov	r4, r6
 800ab2a:	6876      	ldr	r6, [r6, #4]
 800ab2c:	e7b4      	b.n	800aa98 <_malloc_r+0x4c>
 800ab2e:	4613      	mov	r3, r2
 800ab30:	e7cc      	b.n	800aacc <_malloc_r+0x80>
 800ab32:	230c      	movs	r3, #12
 800ab34:	603b      	str	r3, [r7, #0]
 800ab36:	4638      	mov	r0, r7
 800ab38:	f000 f820 	bl	800ab7c <__malloc_unlock>
 800ab3c:	e797      	b.n	800aa6e <_malloc_r+0x22>
 800ab3e:	6025      	str	r5, [r4, #0]
 800ab40:	e7dc      	b.n	800aafc <_malloc_r+0xb0>
 800ab42:	605b      	str	r3, [r3, #4]
 800ab44:	deff      	udf	#255	; 0xff
 800ab46:	bf00      	nop
 800ab48:	20000698 	.word	0x20000698

0800ab4c <__ascii_mbtowc>:
 800ab4c:	b082      	sub	sp, #8
 800ab4e:	b901      	cbnz	r1, 800ab52 <__ascii_mbtowc+0x6>
 800ab50:	a901      	add	r1, sp, #4
 800ab52:	b142      	cbz	r2, 800ab66 <__ascii_mbtowc+0x1a>
 800ab54:	b14b      	cbz	r3, 800ab6a <__ascii_mbtowc+0x1e>
 800ab56:	7813      	ldrb	r3, [r2, #0]
 800ab58:	600b      	str	r3, [r1, #0]
 800ab5a:	7812      	ldrb	r2, [r2, #0]
 800ab5c:	1e10      	subs	r0, r2, #0
 800ab5e:	bf18      	it	ne
 800ab60:	2001      	movne	r0, #1
 800ab62:	b002      	add	sp, #8
 800ab64:	4770      	bx	lr
 800ab66:	4610      	mov	r0, r2
 800ab68:	e7fb      	b.n	800ab62 <__ascii_mbtowc+0x16>
 800ab6a:	f06f 0001 	mvn.w	r0, #1
 800ab6e:	e7f8      	b.n	800ab62 <__ascii_mbtowc+0x16>

0800ab70 <__malloc_lock>:
 800ab70:	4801      	ldr	r0, [pc, #4]	; (800ab78 <__malloc_lock+0x8>)
 800ab72:	f7fe bce6 	b.w	8009542 <__retarget_lock_acquire_recursive>
 800ab76:	bf00      	nop
 800ab78:	20000694 	.word	0x20000694

0800ab7c <__malloc_unlock>:
 800ab7c:	4801      	ldr	r0, [pc, #4]	; (800ab84 <__malloc_unlock+0x8>)
 800ab7e:	f7fe bce1 	b.w	8009544 <__retarget_lock_release_recursive>
 800ab82:	bf00      	nop
 800ab84:	20000694 	.word	0x20000694

0800ab88 <_Balloc>:
 800ab88:	b570      	push	{r4, r5, r6, lr}
 800ab8a:	69c6      	ldr	r6, [r0, #28]
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	460d      	mov	r5, r1
 800ab90:	b976      	cbnz	r6, 800abb0 <_Balloc+0x28>
 800ab92:	2010      	movs	r0, #16
 800ab94:	f7ff ff32 	bl	800a9fc <malloc>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	61e0      	str	r0, [r4, #28]
 800ab9c:	b920      	cbnz	r0, 800aba8 <_Balloc+0x20>
 800ab9e:	4b18      	ldr	r3, [pc, #96]	; (800ac00 <_Balloc+0x78>)
 800aba0:	4818      	ldr	r0, [pc, #96]	; (800ac04 <_Balloc+0x7c>)
 800aba2:	216b      	movs	r1, #107	; 0x6b
 800aba4:	f7fe fcee 	bl	8009584 <__assert_func>
 800aba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800abac:	6006      	str	r6, [r0, #0]
 800abae:	60c6      	str	r6, [r0, #12]
 800abb0:	69e6      	ldr	r6, [r4, #28]
 800abb2:	68f3      	ldr	r3, [r6, #12]
 800abb4:	b183      	cbz	r3, 800abd8 <_Balloc+0x50>
 800abb6:	69e3      	ldr	r3, [r4, #28]
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800abbe:	b9b8      	cbnz	r0, 800abf0 <_Balloc+0x68>
 800abc0:	2101      	movs	r1, #1
 800abc2:	fa01 f605 	lsl.w	r6, r1, r5
 800abc6:	1d72      	adds	r2, r6, #5
 800abc8:	0092      	lsls	r2, r2, #2
 800abca:	4620      	mov	r0, r4
 800abcc:	f001 f8a7 	bl	800bd1e <_calloc_r>
 800abd0:	b160      	cbz	r0, 800abec <_Balloc+0x64>
 800abd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800abd6:	e00e      	b.n	800abf6 <_Balloc+0x6e>
 800abd8:	2221      	movs	r2, #33	; 0x21
 800abda:	2104      	movs	r1, #4
 800abdc:	4620      	mov	r0, r4
 800abde:	f001 f89e 	bl	800bd1e <_calloc_r>
 800abe2:	69e3      	ldr	r3, [r4, #28]
 800abe4:	60f0      	str	r0, [r6, #12]
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1e4      	bne.n	800abb6 <_Balloc+0x2e>
 800abec:	2000      	movs	r0, #0
 800abee:	bd70      	pop	{r4, r5, r6, pc}
 800abf0:	6802      	ldr	r2, [r0, #0]
 800abf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800abf6:	2300      	movs	r3, #0
 800abf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800abfc:	e7f7      	b.n	800abee <_Balloc+0x66>
 800abfe:	bf00      	nop
 800ac00:	0800c4aa 	.word	0x0800c4aa
 800ac04:	0800c635 	.word	0x0800c635

0800ac08 <_Bfree>:
 800ac08:	b570      	push	{r4, r5, r6, lr}
 800ac0a:	69c6      	ldr	r6, [r0, #28]
 800ac0c:	4605      	mov	r5, r0
 800ac0e:	460c      	mov	r4, r1
 800ac10:	b976      	cbnz	r6, 800ac30 <_Bfree+0x28>
 800ac12:	2010      	movs	r0, #16
 800ac14:	f7ff fef2 	bl	800a9fc <malloc>
 800ac18:	4602      	mov	r2, r0
 800ac1a:	61e8      	str	r0, [r5, #28]
 800ac1c:	b920      	cbnz	r0, 800ac28 <_Bfree+0x20>
 800ac1e:	4b09      	ldr	r3, [pc, #36]	; (800ac44 <_Bfree+0x3c>)
 800ac20:	4809      	ldr	r0, [pc, #36]	; (800ac48 <_Bfree+0x40>)
 800ac22:	218f      	movs	r1, #143	; 0x8f
 800ac24:	f7fe fcae 	bl	8009584 <__assert_func>
 800ac28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac2c:	6006      	str	r6, [r0, #0]
 800ac2e:	60c6      	str	r6, [r0, #12]
 800ac30:	b13c      	cbz	r4, 800ac42 <_Bfree+0x3a>
 800ac32:	69eb      	ldr	r3, [r5, #28]
 800ac34:	6862      	ldr	r2, [r4, #4]
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac3c:	6021      	str	r1, [r4, #0]
 800ac3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac42:	bd70      	pop	{r4, r5, r6, pc}
 800ac44:	0800c4aa 	.word	0x0800c4aa
 800ac48:	0800c635 	.word	0x0800c635

0800ac4c <__multadd>:
 800ac4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac50:	690d      	ldr	r5, [r1, #16]
 800ac52:	4607      	mov	r7, r0
 800ac54:	460c      	mov	r4, r1
 800ac56:	461e      	mov	r6, r3
 800ac58:	f101 0c14 	add.w	ip, r1, #20
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	f8dc 3000 	ldr.w	r3, [ip]
 800ac62:	b299      	uxth	r1, r3
 800ac64:	fb02 6101 	mla	r1, r2, r1, r6
 800ac68:	0c1e      	lsrs	r6, r3, #16
 800ac6a:	0c0b      	lsrs	r3, r1, #16
 800ac6c:	fb02 3306 	mla	r3, r2, r6, r3
 800ac70:	b289      	uxth	r1, r1
 800ac72:	3001      	adds	r0, #1
 800ac74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac78:	4285      	cmp	r5, r0
 800ac7a:	f84c 1b04 	str.w	r1, [ip], #4
 800ac7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ac82:	dcec      	bgt.n	800ac5e <__multadd+0x12>
 800ac84:	b30e      	cbz	r6, 800acca <__multadd+0x7e>
 800ac86:	68a3      	ldr	r3, [r4, #8]
 800ac88:	42ab      	cmp	r3, r5
 800ac8a:	dc19      	bgt.n	800acc0 <__multadd+0x74>
 800ac8c:	6861      	ldr	r1, [r4, #4]
 800ac8e:	4638      	mov	r0, r7
 800ac90:	3101      	adds	r1, #1
 800ac92:	f7ff ff79 	bl	800ab88 <_Balloc>
 800ac96:	4680      	mov	r8, r0
 800ac98:	b928      	cbnz	r0, 800aca6 <__multadd+0x5a>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	4b0c      	ldr	r3, [pc, #48]	; (800acd0 <__multadd+0x84>)
 800ac9e:	480d      	ldr	r0, [pc, #52]	; (800acd4 <__multadd+0x88>)
 800aca0:	21ba      	movs	r1, #186	; 0xba
 800aca2:	f7fe fc6f 	bl	8009584 <__assert_func>
 800aca6:	6922      	ldr	r2, [r4, #16]
 800aca8:	3202      	adds	r2, #2
 800acaa:	f104 010c 	add.w	r1, r4, #12
 800acae:	0092      	lsls	r2, r2, #2
 800acb0:	300c      	adds	r0, #12
 800acb2:	f7fe fc48 	bl	8009546 <memcpy>
 800acb6:	4621      	mov	r1, r4
 800acb8:	4638      	mov	r0, r7
 800acba:	f7ff ffa5 	bl	800ac08 <_Bfree>
 800acbe:	4644      	mov	r4, r8
 800acc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800acc4:	3501      	adds	r5, #1
 800acc6:	615e      	str	r6, [r3, #20]
 800acc8:	6125      	str	r5, [r4, #16]
 800acca:	4620      	mov	r0, r4
 800accc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acd0:	0800c5c4 	.word	0x0800c5c4
 800acd4:	0800c635 	.word	0x0800c635

0800acd8 <__s2b>:
 800acd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acdc:	460c      	mov	r4, r1
 800acde:	4615      	mov	r5, r2
 800ace0:	461f      	mov	r7, r3
 800ace2:	2209      	movs	r2, #9
 800ace4:	3308      	adds	r3, #8
 800ace6:	4606      	mov	r6, r0
 800ace8:	fb93 f3f2 	sdiv	r3, r3, r2
 800acec:	2100      	movs	r1, #0
 800acee:	2201      	movs	r2, #1
 800acf0:	429a      	cmp	r2, r3
 800acf2:	db09      	blt.n	800ad08 <__s2b+0x30>
 800acf4:	4630      	mov	r0, r6
 800acf6:	f7ff ff47 	bl	800ab88 <_Balloc>
 800acfa:	b940      	cbnz	r0, 800ad0e <__s2b+0x36>
 800acfc:	4602      	mov	r2, r0
 800acfe:	4b19      	ldr	r3, [pc, #100]	; (800ad64 <__s2b+0x8c>)
 800ad00:	4819      	ldr	r0, [pc, #100]	; (800ad68 <__s2b+0x90>)
 800ad02:	21d3      	movs	r1, #211	; 0xd3
 800ad04:	f7fe fc3e 	bl	8009584 <__assert_func>
 800ad08:	0052      	lsls	r2, r2, #1
 800ad0a:	3101      	adds	r1, #1
 800ad0c:	e7f0      	b.n	800acf0 <__s2b+0x18>
 800ad0e:	9b08      	ldr	r3, [sp, #32]
 800ad10:	6143      	str	r3, [r0, #20]
 800ad12:	2d09      	cmp	r5, #9
 800ad14:	f04f 0301 	mov.w	r3, #1
 800ad18:	6103      	str	r3, [r0, #16]
 800ad1a:	dd16      	ble.n	800ad4a <__s2b+0x72>
 800ad1c:	f104 0909 	add.w	r9, r4, #9
 800ad20:	46c8      	mov	r8, r9
 800ad22:	442c      	add	r4, r5
 800ad24:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ad28:	4601      	mov	r1, r0
 800ad2a:	3b30      	subs	r3, #48	; 0x30
 800ad2c:	220a      	movs	r2, #10
 800ad2e:	4630      	mov	r0, r6
 800ad30:	f7ff ff8c 	bl	800ac4c <__multadd>
 800ad34:	45a0      	cmp	r8, r4
 800ad36:	d1f5      	bne.n	800ad24 <__s2b+0x4c>
 800ad38:	f1a5 0408 	sub.w	r4, r5, #8
 800ad3c:	444c      	add	r4, r9
 800ad3e:	1b2d      	subs	r5, r5, r4
 800ad40:	1963      	adds	r3, r4, r5
 800ad42:	42bb      	cmp	r3, r7
 800ad44:	db04      	blt.n	800ad50 <__s2b+0x78>
 800ad46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad4a:	340a      	adds	r4, #10
 800ad4c:	2509      	movs	r5, #9
 800ad4e:	e7f6      	b.n	800ad3e <__s2b+0x66>
 800ad50:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ad54:	4601      	mov	r1, r0
 800ad56:	3b30      	subs	r3, #48	; 0x30
 800ad58:	220a      	movs	r2, #10
 800ad5a:	4630      	mov	r0, r6
 800ad5c:	f7ff ff76 	bl	800ac4c <__multadd>
 800ad60:	e7ee      	b.n	800ad40 <__s2b+0x68>
 800ad62:	bf00      	nop
 800ad64:	0800c5c4 	.word	0x0800c5c4
 800ad68:	0800c635 	.word	0x0800c635

0800ad6c <__hi0bits>:
 800ad6c:	0c03      	lsrs	r3, r0, #16
 800ad6e:	041b      	lsls	r3, r3, #16
 800ad70:	b9d3      	cbnz	r3, 800ada8 <__hi0bits+0x3c>
 800ad72:	0400      	lsls	r0, r0, #16
 800ad74:	2310      	movs	r3, #16
 800ad76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ad7a:	bf04      	itt	eq
 800ad7c:	0200      	lsleq	r0, r0, #8
 800ad7e:	3308      	addeq	r3, #8
 800ad80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ad84:	bf04      	itt	eq
 800ad86:	0100      	lsleq	r0, r0, #4
 800ad88:	3304      	addeq	r3, #4
 800ad8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ad8e:	bf04      	itt	eq
 800ad90:	0080      	lsleq	r0, r0, #2
 800ad92:	3302      	addeq	r3, #2
 800ad94:	2800      	cmp	r0, #0
 800ad96:	db05      	blt.n	800ada4 <__hi0bits+0x38>
 800ad98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ad9c:	f103 0301 	add.w	r3, r3, #1
 800ada0:	bf08      	it	eq
 800ada2:	2320      	moveq	r3, #32
 800ada4:	4618      	mov	r0, r3
 800ada6:	4770      	bx	lr
 800ada8:	2300      	movs	r3, #0
 800adaa:	e7e4      	b.n	800ad76 <__hi0bits+0xa>

0800adac <__lo0bits>:
 800adac:	6803      	ldr	r3, [r0, #0]
 800adae:	f013 0207 	ands.w	r2, r3, #7
 800adb2:	d00c      	beq.n	800adce <__lo0bits+0x22>
 800adb4:	07d9      	lsls	r1, r3, #31
 800adb6:	d422      	bmi.n	800adfe <__lo0bits+0x52>
 800adb8:	079a      	lsls	r2, r3, #30
 800adba:	bf49      	itett	mi
 800adbc:	085b      	lsrmi	r3, r3, #1
 800adbe:	089b      	lsrpl	r3, r3, #2
 800adc0:	6003      	strmi	r3, [r0, #0]
 800adc2:	2201      	movmi	r2, #1
 800adc4:	bf5c      	itt	pl
 800adc6:	6003      	strpl	r3, [r0, #0]
 800adc8:	2202      	movpl	r2, #2
 800adca:	4610      	mov	r0, r2
 800adcc:	4770      	bx	lr
 800adce:	b299      	uxth	r1, r3
 800add0:	b909      	cbnz	r1, 800add6 <__lo0bits+0x2a>
 800add2:	0c1b      	lsrs	r3, r3, #16
 800add4:	2210      	movs	r2, #16
 800add6:	b2d9      	uxtb	r1, r3
 800add8:	b909      	cbnz	r1, 800adde <__lo0bits+0x32>
 800adda:	3208      	adds	r2, #8
 800addc:	0a1b      	lsrs	r3, r3, #8
 800adde:	0719      	lsls	r1, r3, #28
 800ade0:	bf04      	itt	eq
 800ade2:	091b      	lsreq	r3, r3, #4
 800ade4:	3204      	addeq	r2, #4
 800ade6:	0799      	lsls	r1, r3, #30
 800ade8:	bf04      	itt	eq
 800adea:	089b      	lsreq	r3, r3, #2
 800adec:	3202      	addeq	r2, #2
 800adee:	07d9      	lsls	r1, r3, #31
 800adf0:	d403      	bmi.n	800adfa <__lo0bits+0x4e>
 800adf2:	085b      	lsrs	r3, r3, #1
 800adf4:	f102 0201 	add.w	r2, r2, #1
 800adf8:	d003      	beq.n	800ae02 <__lo0bits+0x56>
 800adfa:	6003      	str	r3, [r0, #0]
 800adfc:	e7e5      	b.n	800adca <__lo0bits+0x1e>
 800adfe:	2200      	movs	r2, #0
 800ae00:	e7e3      	b.n	800adca <__lo0bits+0x1e>
 800ae02:	2220      	movs	r2, #32
 800ae04:	e7e1      	b.n	800adca <__lo0bits+0x1e>
	...

0800ae08 <__i2b>:
 800ae08:	b510      	push	{r4, lr}
 800ae0a:	460c      	mov	r4, r1
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	f7ff febb 	bl	800ab88 <_Balloc>
 800ae12:	4602      	mov	r2, r0
 800ae14:	b928      	cbnz	r0, 800ae22 <__i2b+0x1a>
 800ae16:	4b05      	ldr	r3, [pc, #20]	; (800ae2c <__i2b+0x24>)
 800ae18:	4805      	ldr	r0, [pc, #20]	; (800ae30 <__i2b+0x28>)
 800ae1a:	f240 1145 	movw	r1, #325	; 0x145
 800ae1e:	f7fe fbb1 	bl	8009584 <__assert_func>
 800ae22:	2301      	movs	r3, #1
 800ae24:	6144      	str	r4, [r0, #20]
 800ae26:	6103      	str	r3, [r0, #16]
 800ae28:	bd10      	pop	{r4, pc}
 800ae2a:	bf00      	nop
 800ae2c:	0800c5c4 	.word	0x0800c5c4
 800ae30:	0800c635 	.word	0x0800c635

0800ae34 <__multiply>:
 800ae34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae38:	4691      	mov	r9, r2
 800ae3a:	690a      	ldr	r2, [r1, #16]
 800ae3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ae40:	429a      	cmp	r2, r3
 800ae42:	bfb8      	it	lt
 800ae44:	460b      	movlt	r3, r1
 800ae46:	460c      	mov	r4, r1
 800ae48:	bfbc      	itt	lt
 800ae4a:	464c      	movlt	r4, r9
 800ae4c:	4699      	movlt	r9, r3
 800ae4e:	6927      	ldr	r7, [r4, #16]
 800ae50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ae54:	68a3      	ldr	r3, [r4, #8]
 800ae56:	6861      	ldr	r1, [r4, #4]
 800ae58:	eb07 060a 	add.w	r6, r7, sl
 800ae5c:	42b3      	cmp	r3, r6
 800ae5e:	b085      	sub	sp, #20
 800ae60:	bfb8      	it	lt
 800ae62:	3101      	addlt	r1, #1
 800ae64:	f7ff fe90 	bl	800ab88 <_Balloc>
 800ae68:	b930      	cbnz	r0, 800ae78 <__multiply+0x44>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	4b44      	ldr	r3, [pc, #272]	; (800af80 <__multiply+0x14c>)
 800ae6e:	4845      	ldr	r0, [pc, #276]	; (800af84 <__multiply+0x150>)
 800ae70:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ae74:	f7fe fb86 	bl	8009584 <__assert_func>
 800ae78:	f100 0514 	add.w	r5, r0, #20
 800ae7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ae80:	462b      	mov	r3, r5
 800ae82:	2200      	movs	r2, #0
 800ae84:	4543      	cmp	r3, r8
 800ae86:	d321      	bcc.n	800aecc <__multiply+0x98>
 800ae88:	f104 0314 	add.w	r3, r4, #20
 800ae8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ae90:	f109 0314 	add.w	r3, r9, #20
 800ae94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ae98:	9202      	str	r2, [sp, #8]
 800ae9a:	1b3a      	subs	r2, r7, r4
 800ae9c:	3a15      	subs	r2, #21
 800ae9e:	f022 0203 	bic.w	r2, r2, #3
 800aea2:	3204      	adds	r2, #4
 800aea4:	f104 0115 	add.w	r1, r4, #21
 800aea8:	428f      	cmp	r7, r1
 800aeaa:	bf38      	it	cc
 800aeac:	2204      	movcc	r2, #4
 800aeae:	9201      	str	r2, [sp, #4]
 800aeb0:	9a02      	ldr	r2, [sp, #8]
 800aeb2:	9303      	str	r3, [sp, #12]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d80c      	bhi.n	800aed2 <__multiply+0x9e>
 800aeb8:	2e00      	cmp	r6, #0
 800aeba:	dd03      	ble.n	800aec4 <__multiply+0x90>
 800aebc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d05b      	beq.n	800af7c <__multiply+0x148>
 800aec4:	6106      	str	r6, [r0, #16]
 800aec6:	b005      	add	sp, #20
 800aec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aecc:	f843 2b04 	str.w	r2, [r3], #4
 800aed0:	e7d8      	b.n	800ae84 <__multiply+0x50>
 800aed2:	f8b3 a000 	ldrh.w	sl, [r3]
 800aed6:	f1ba 0f00 	cmp.w	sl, #0
 800aeda:	d024      	beq.n	800af26 <__multiply+0xf2>
 800aedc:	f104 0e14 	add.w	lr, r4, #20
 800aee0:	46a9      	mov	r9, r5
 800aee2:	f04f 0c00 	mov.w	ip, #0
 800aee6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aeea:	f8d9 1000 	ldr.w	r1, [r9]
 800aeee:	fa1f fb82 	uxth.w	fp, r2
 800aef2:	b289      	uxth	r1, r1
 800aef4:	fb0a 110b 	mla	r1, sl, fp, r1
 800aef8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aefc:	f8d9 2000 	ldr.w	r2, [r9]
 800af00:	4461      	add	r1, ip
 800af02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af06:	fb0a c20b 	mla	r2, sl, fp, ip
 800af0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af0e:	b289      	uxth	r1, r1
 800af10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800af14:	4577      	cmp	r7, lr
 800af16:	f849 1b04 	str.w	r1, [r9], #4
 800af1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af1e:	d8e2      	bhi.n	800aee6 <__multiply+0xb2>
 800af20:	9a01      	ldr	r2, [sp, #4]
 800af22:	f845 c002 	str.w	ip, [r5, r2]
 800af26:	9a03      	ldr	r2, [sp, #12]
 800af28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800af2c:	3304      	adds	r3, #4
 800af2e:	f1b9 0f00 	cmp.w	r9, #0
 800af32:	d021      	beq.n	800af78 <__multiply+0x144>
 800af34:	6829      	ldr	r1, [r5, #0]
 800af36:	f104 0c14 	add.w	ip, r4, #20
 800af3a:	46ae      	mov	lr, r5
 800af3c:	f04f 0a00 	mov.w	sl, #0
 800af40:	f8bc b000 	ldrh.w	fp, [ip]
 800af44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800af48:	fb09 220b 	mla	r2, r9, fp, r2
 800af4c:	4452      	add	r2, sl
 800af4e:	b289      	uxth	r1, r1
 800af50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800af54:	f84e 1b04 	str.w	r1, [lr], #4
 800af58:	f85c 1b04 	ldr.w	r1, [ip], #4
 800af5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800af60:	f8be 1000 	ldrh.w	r1, [lr]
 800af64:	fb09 110a 	mla	r1, r9, sl, r1
 800af68:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800af6c:	4567      	cmp	r7, ip
 800af6e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800af72:	d8e5      	bhi.n	800af40 <__multiply+0x10c>
 800af74:	9a01      	ldr	r2, [sp, #4]
 800af76:	50a9      	str	r1, [r5, r2]
 800af78:	3504      	adds	r5, #4
 800af7a:	e799      	b.n	800aeb0 <__multiply+0x7c>
 800af7c:	3e01      	subs	r6, #1
 800af7e:	e79b      	b.n	800aeb8 <__multiply+0x84>
 800af80:	0800c5c4 	.word	0x0800c5c4
 800af84:	0800c635 	.word	0x0800c635

0800af88 <__pow5mult>:
 800af88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af8c:	4615      	mov	r5, r2
 800af8e:	f012 0203 	ands.w	r2, r2, #3
 800af92:	4606      	mov	r6, r0
 800af94:	460f      	mov	r7, r1
 800af96:	d007      	beq.n	800afa8 <__pow5mult+0x20>
 800af98:	4c25      	ldr	r4, [pc, #148]	; (800b030 <__pow5mult+0xa8>)
 800af9a:	3a01      	subs	r2, #1
 800af9c:	2300      	movs	r3, #0
 800af9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afa2:	f7ff fe53 	bl	800ac4c <__multadd>
 800afa6:	4607      	mov	r7, r0
 800afa8:	10ad      	asrs	r5, r5, #2
 800afaa:	d03d      	beq.n	800b028 <__pow5mult+0xa0>
 800afac:	69f4      	ldr	r4, [r6, #28]
 800afae:	b97c      	cbnz	r4, 800afd0 <__pow5mult+0x48>
 800afb0:	2010      	movs	r0, #16
 800afb2:	f7ff fd23 	bl	800a9fc <malloc>
 800afb6:	4602      	mov	r2, r0
 800afb8:	61f0      	str	r0, [r6, #28]
 800afba:	b928      	cbnz	r0, 800afc8 <__pow5mult+0x40>
 800afbc:	4b1d      	ldr	r3, [pc, #116]	; (800b034 <__pow5mult+0xac>)
 800afbe:	481e      	ldr	r0, [pc, #120]	; (800b038 <__pow5mult+0xb0>)
 800afc0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800afc4:	f7fe fade 	bl	8009584 <__assert_func>
 800afc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afcc:	6004      	str	r4, [r0, #0]
 800afce:	60c4      	str	r4, [r0, #12]
 800afd0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800afd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800afd8:	b94c      	cbnz	r4, 800afee <__pow5mult+0x66>
 800afda:	f240 2171 	movw	r1, #625	; 0x271
 800afde:	4630      	mov	r0, r6
 800afe0:	f7ff ff12 	bl	800ae08 <__i2b>
 800afe4:	2300      	movs	r3, #0
 800afe6:	f8c8 0008 	str.w	r0, [r8, #8]
 800afea:	4604      	mov	r4, r0
 800afec:	6003      	str	r3, [r0, #0]
 800afee:	f04f 0900 	mov.w	r9, #0
 800aff2:	07eb      	lsls	r3, r5, #31
 800aff4:	d50a      	bpl.n	800b00c <__pow5mult+0x84>
 800aff6:	4639      	mov	r1, r7
 800aff8:	4622      	mov	r2, r4
 800affa:	4630      	mov	r0, r6
 800affc:	f7ff ff1a 	bl	800ae34 <__multiply>
 800b000:	4639      	mov	r1, r7
 800b002:	4680      	mov	r8, r0
 800b004:	4630      	mov	r0, r6
 800b006:	f7ff fdff 	bl	800ac08 <_Bfree>
 800b00a:	4647      	mov	r7, r8
 800b00c:	106d      	asrs	r5, r5, #1
 800b00e:	d00b      	beq.n	800b028 <__pow5mult+0xa0>
 800b010:	6820      	ldr	r0, [r4, #0]
 800b012:	b938      	cbnz	r0, 800b024 <__pow5mult+0x9c>
 800b014:	4622      	mov	r2, r4
 800b016:	4621      	mov	r1, r4
 800b018:	4630      	mov	r0, r6
 800b01a:	f7ff ff0b 	bl	800ae34 <__multiply>
 800b01e:	6020      	str	r0, [r4, #0]
 800b020:	f8c0 9000 	str.w	r9, [r0]
 800b024:	4604      	mov	r4, r0
 800b026:	e7e4      	b.n	800aff2 <__pow5mult+0x6a>
 800b028:	4638      	mov	r0, r7
 800b02a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b02e:	bf00      	nop
 800b030:	0800c780 	.word	0x0800c780
 800b034:	0800c4aa 	.word	0x0800c4aa
 800b038:	0800c635 	.word	0x0800c635

0800b03c <__lshift>:
 800b03c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b040:	460c      	mov	r4, r1
 800b042:	6849      	ldr	r1, [r1, #4]
 800b044:	6923      	ldr	r3, [r4, #16]
 800b046:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b04a:	68a3      	ldr	r3, [r4, #8]
 800b04c:	4607      	mov	r7, r0
 800b04e:	4691      	mov	r9, r2
 800b050:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b054:	f108 0601 	add.w	r6, r8, #1
 800b058:	42b3      	cmp	r3, r6
 800b05a:	db0b      	blt.n	800b074 <__lshift+0x38>
 800b05c:	4638      	mov	r0, r7
 800b05e:	f7ff fd93 	bl	800ab88 <_Balloc>
 800b062:	4605      	mov	r5, r0
 800b064:	b948      	cbnz	r0, 800b07a <__lshift+0x3e>
 800b066:	4602      	mov	r2, r0
 800b068:	4b28      	ldr	r3, [pc, #160]	; (800b10c <__lshift+0xd0>)
 800b06a:	4829      	ldr	r0, [pc, #164]	; (800b110 <__lshift+0xd4>)
 800b06c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b070:	f7fe fa88 	bl	8009584 <__assert_func>
 800b074:	3101      	adds	r1, #1
 800b076:	005b      	lsls	r3, r3, #1
 800b078:	e7ee      	b.n	800b058 <__lshift+0x1c>
 800b07a:	2300      	movs	r3, #0
 800b07c:	f100 0114 	add.w	r1, r0, #20
 800b080:	f100 0210 	add.w	r2, r0, #16
 800b084:	4618      	mov	r0, r3
 800b086:	4553      	cmp	r3, sl
 800b088:	db33      	blt.n	800b0f2 <__lshift+0xb6>
 800b08a:	6920      	ldr	r0, [r4, #16]
 800b08c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b090:	f104 0314 	add.w	r3, r4, #20
 800b094:	f019 091f 	ands.w	r9, r9, #31
 800b098:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b09c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0a0:	d02b      	beq.n	800b0fa <__lshift+0xbe>
 800b0a2:	f1c9 0e20 	rsb	lr, r9, #32
 800b0a6:	468a      	mov	sl, r1
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	6818      	ldr	r0, [r3, #0]
 800b0ac:	fa00 f009 	lsl.w	r0, r0, r9
 800b0b0:	4310      	orrs	r0, r2
 800b0b2:	f84a 0b04 	str.w	r0, [sl], #4
 800b0b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ba:	459c      	cmp	ip, r3
 800b0bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0c0:	d8f3      	bhi.n	800b0aa <__lshift+0x6e>
 800b0c2:	ebac 0304 	sub.w	r3, ip, r4
 800b0c6:	3b15      	subs	r3, #21
 800b0c8:	f023 0303 	bic.w	r3, r3, #3
 800b0cc:	3304      	adds	r3, #4
 800b0ce:	f104 0015 	add.w	r0, r4, #21
 800b0d2:	4584      	cmp	ip, r0
 800b0d4:	bf38      	it	cc
 800b0d6:	2304      	movcc	r3, #4
 800b0d8:	50ca      	str	r2, [r1, r3]
 800b0da:	b10a      	cbz	r2, 800b0e0 <__lshift+0xa4>
 800b0dc:	f108 0602 	add.w	r6, r8, #2
 800b0e0:	3e01      	subs	r6, #1
 800b0e2:	4638      	mov	r0, r7
 800b0e4:	612e      	str	r6, [r5, #16]
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	f7ff fd8e 	bl	800ac08 <_Bfree>
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	e7c5      	b.n	800b086 <__lshift+0x4a>
 800b0fa:	3904      	subs	r1, #4
 800b0fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b100:	f841 2f04 	str.w	r2, [r1, #4]!
 800b104:	459c      	cmp	ip, r3
 800b106:	d8f9      	bhi.n	800b0fc <__lshift+0xc0>
 800b108:	e7ea      	b.n	800b0e0 <__lshift+0xa4>
 800b10a:	bf00      	nop
 800b10c:	0800c5c4 	.word	0x0800c5c4
 800b110:	0800c635 	.word	0x0800c635

0800b114 <__mcmp>:
 800b114:	b530      	push	{r4, r5, lr}
 800b116:	6902      	ldr	r2, [r0, #16]
 800b118:	690c      	ldr	r4, [r1, #16]
 800b11a:	1b12      	subs	r2, r2, r4
 800b11c:	d10e      	bne.n	800b13c <__mcmp+0x28>
 800b11e:	f100 0314 	add.w	r3, r0, #20
 800b122:	3114      	adds	r1, #20
 800b124:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b128:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b12c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b130:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b134:	42a5      	cmp	r5, r4
 800b136:	d003      	beq.n	800b140 <__mcmp+0x2c>
 800b138:	d305      	bcc.n	800b146 <__mcmp+0x32>
 800b13a:	2201      	movs	r2, #1
 800b13c:	4610      	mov	r0, r2
 800b13e:	bd30      	pop	{r4, r5, pc}
 800b140:	4283      	cmp	r3, r0
 800b142:	d3f3      	bcc.n	800b12c <__mcmp+0x18>
 800b144:	e7fa      	b.n	800b13c <__mcmp+0x28>
 800b146:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b14a:	e7f7      	b.n	800b13c <__mcmp+0x28>

0800b14c <__mdiff>:
 800b14c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b150:	460c      	mov	r4, r1
 800b152:	4606      	mov	r6, r0
 800b154:	4611      	mov	r1, r2
 800b156:	4620      	mov	r0, r4
 800b158:	4690      	mov	r8, r2
 800b15a:	f7ff ffdb 	bl	800b114 <__mcmp>
 800b15e:	1e05      	subs	r5, r0, #0
 800b160:	d110      	bne.n	800b184 <__mdiff+0x38>
 800b162:	4629      	mov	r1, r5
 800b164:	4630      	mov	r0, r6
 800b166:	f7ff fd0f 	bl	800ab88 <_Balloc>
 800b16a:	b930      	cbnz	r0, 800b17a <__mdiff+0x2e>
 800b16c:	4b3a      	ldr	r3, [pc, #232]	; (800b258 <__mdiff+0x10c>)
 800b16e:	4602      	mov	r2, r0
 800b170:	f240 2137 	movw	r1, #567	; 0x237
 800b174:	4839      	ldr	r0, [pc, #228]	; (800b25c <__mdiff+0x110>)
 800b176:	f7fe fa05 	bl	8009584 <__assert_func>
 800b17a:	2301      	movs	r3, #1
 800b17c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b180:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b184:	bfa4      	itt	ge
 800b186:	4643      	movge	r3, r8
 800b188:	46a0      	movge	r8, r4
 800b18a:	4630      	mov	r0, r6
 800b18c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b190:	bfa6      	itte	ge
 800b192:	461c      	movge	r4, r3
 800b194:	2500      	movge	r5, #0
 800b196:	2501      	movlt	r5, #1
 800b198:	f7ff fcf6 	bl	800ab88 <_Balloc>
 800b19c:	b920      	cbnz	r0, 800b1a8 <__mdiff+0x5c>
 800b19e:	4b2e      	ldr	r3, [pc, #184]	; (800b258 <__mdiff+0x10c>)
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	f240 2145 	movw	r1, #581	; 0x245
 800b1a6:	e7e5      	b.n	800b174 <__mdiff+0x28>
 800b1a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b1ac:	6926      	ldr	r6, [r4, #16]
 800b1ae:	60c5      	str	r5, [r0, #12]
 800b1b0:	f104 0914 	add.w	r9, r4, #20
 800b1b4:	f108 0514 	add.w	r5, r8, #20
 800b1b8:	f100 0e14 	add.w	lr, r0, #20
 800b1bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b1c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b1c4:	f108 0210 	add.w	r2, r8, #16
 800b1c8:	46f2      	mov	sl, lr
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	f859 3b04 	ldr.w	r3, [r9], #4
 800b1d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b1d4:	fa11 f88b 	uxtah	r8, r1, fp
 800b1d8:	b299      	uxth	r1, r3
 800b1da:	0c1b      	lsrs	r3, r3, #16
 800b1dc:	eba8 0801 	sub.w	r8, r8, r1
 800b1e0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b1e4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b1e8:	fa1f f888 	uxth.w	r8, r8
 800b1ec:	1419      	asrs	r1, r3, #16
 800b1ee:	454e      	cmp	r6, r9
 800b1f0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b1f4:	f84a 3b04 	str.w	r3, [sl], #4
 800b1f8:	d8e8      	bhi.n	800b1cc <__mdiff+0x80>
 800b1fa:	1b33      	subs	r3, r6, r4
 800b1fc:	3b15      	subs	r3, #21
 800b1fe:	f023 0303 	bic.w	r3, r3, #3
 800b202:	3304      	adds	r3, #4
 800b204:	3415      	adds	r4, #21
 800b206:	42a6      	cmp	r6, r4
 800b208:	bf38      	it	cc
 800b20a:	2304      	movcc	r3, #4
 800b20c:	441d      	add	r5, r3
 800b20e:	4473      	add	r3, lr
 800b210:	469e      	mov	lr, r3
 800b212:	462e      	mov	r6, r5
 800b214:	4566      	cmp	r6, ip
 800b216:	d30e      	bcc.n	800b236 <__mdiff+0xea>
 800b218:	f10c 0203 	add.w	r2, ip, #3
 800b21c:	1b52      	subs	r2, r2, r5
 800b21e:	f022 0203 	bic.w	r2, r2, #3
 800b222:	3d03      	subs	r5, #3
 800b224:	45ac      	cmp	ip, r5
 800b226:	bf38      	it	cc
 800b228:	2200      	movcc	r2, #0
 800b22a:	4413      	add	r3, r2
 800b22c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b230:	b17a      	cbz	r2, 800b252 <__mdiff+0x106>
 800b232:	6107      	str	r7, [r0, #16]
 800b234:	e7a4      	b.n	800b180 <__mdiff+0x34>
 800b236:	f856 8b04 	ldr.w	r8, [r6], #4
 800b23a:	fa11 f288 	uxtah	r2, r1, r8
 800b23e:	1414      	asrs	r4, r2, #16
 800b240:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b244:	b292      	uxth	r2, r2
 800b246:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b24a:	f84e 2b04 	str.w	r2, [lr], #4
 800b24e:	1421      	asrs	r1, r4, #16
 800b250:	e7e0      	b.n	800b214 <__mdiff+0xc8>
 800b252:	3f01      	subs	r7, #1
 800b254:	e7ea      	b.n	800b22c <__mdiff+0xe0>
 800b256:	bf00      	nop
 800b258:	0800c5c4 	.word	0x0800c5c4
 800b25c:	0800c635 	.word	0x0800c635

0800b260 <__ulp>:
 800b260:	b082      	sub	sp, #8
 800b262:	ed8d 0b00 	vstr	d0, [sp]
 800b266:	9a01      	ldr	r2, [sp, #4]
 800b268:	4b0f      	ldr	r3, [pc, #60]	; (800b2a8 <__ulp+0x48>)
 800b26a:	4013      	ands	r3, r2
 800b26c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b270:	2b00      	cmp	r3, #0
 800b272:	dc08      	bgt.n	800b286 <__ulp+0x26>
 800b274:	425b      	negs	r3, r3
 800b276:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b27a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b27e:	da04      	bge.n	800b28a <__ulp+0x2a>
 800b280:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b284:	4113      	asrs	r3, r2
 800b286:	2200      	movs	r2, #0
 800b288:	e008      	b.n	800b29c <__ulp+0x3c>
 800b28a:	f1a2 0314 	sub.w	r3, r2, #20
 800b28e:	2b1e      	cmp	r3, #30
 800b290:	bfda      	itte	le
 800b292:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b296:	40da      	lsrle	r2, r3
 800b298:	2201      	movgt	r2, #1
 800b29a:	2300      	movs	r3, #0
 800b29c:	4619      	mov	r1, r3
 800b29e:	4610      	mov	r0, r2
 800b2a0:	ec41 0b10 	vmov	d0, r0, r1
 800b2a4:	b002      	add	sp, #8
 800b2a6:	4770      	bx	lr
 800b2a8:	7ff00000 	.word	0x7ff00000

0800b2ac <__b2d>:
 800b2ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2b0:	6906      	ldr	r6, [r0, #16]
 800b2b2:	f100 0814 	add.w	r8, r0, #20
 800b2b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b2ba:	1f37      	subs	r7, r6, #4
 800b2bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	f7ff fd53 	bl	800ad6c <__hi0bits>
 800b2c6:	f1c0 0320 	rsb	r3, r0, #32
 800b2ca:	280a      	cmp	r0, #10
 800b2cc:	600b      	str	r3, [r1, #0]
 800b2ce:	491b      	ldr	r1, [pc, #108]	; (800b33c <__b2d+0x90>)
 800b2d0:	dc15      	bgt.n	800b2fe <__b2d+0x52>
 800b2d2:	f1c0 0c0b 	rsb	ip, r0, #11
 800b2d6:	fa22 f30c 	lsr.w	r3, r2, ip
 800b2da:	45b8      	cmp	r8, r7
 800b2dc:	ea43 0501 	orr.w	r5, r3, r1
 800b2e0:	bf34      	ite	cc
 800b2e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b2e6:	2300      	movcs	r3, #0
 800b2e8:	3015      	adds	r0, #21
 800b2ea:	fa02 f000 	lsl.w	r0, r2, r0
 800b2ee:	fa23 f30c 	lsr.w	r3, r3, ip
 800b2f2:	4303      	orrs	r3, r0
 800b2f4:	461c      	mov	r4, r3
 800b2f6:	ec45 4b10 	vmov	d0, r4, r5
 800b2fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2fe:	45b8      	cmp	r8, r7
 800b300:	bf3a      	itte	cc
 800b302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b306:	f1a6 0708 	subcc.w	r7, r6, #8
 800b30a:	2300      	movcs	r3, #0
 800b30c:	380b      	subs	r0, #11
 800b30e:	d012      	beq.n	800b336 <__b2d+0x8a>
 800b310:	f1c0 0120 	rsb	r1, r0, #32
 800b314:	fa23 f401 	lsr.w	r4, r3, r1
 800b318:	4082      	lsls	r2, r0
 800b31a:	4322      	orrs	r2, r4
 800b31c:	4547      	cmp	r7, r8
 800b31e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b322:	bf8c      	ite	hi
 800b324:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b328:	2200      	movls	r2, #0
 800b32a:	4083      	lsls	r3, r0
 800b32c:	40ca      	lsrs	r2, r1
 800b32e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b332:	4313      	orrs	r3, r2
 800b334:	e7de      	b.n	800b2f4 <__b2d+0x48>
 800b336:	ea42 0501 	orr.w	r5, r2, r1
 800b33a:	e7db      	b.n	800b2f4 <__b2d+0x48>
 800b33c:	3ff00000 	.word	0x3ff00000

0800b340 <__d2b>:
 800b340:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b344:	460f      	mov	r7, r1
 800b346:	2101      	movs	r1, #1
 800b348:	ec59 8b10 	vmov	r8, r9, d0
 800b34c:	4616      	mov	r6, r2
 800b34e:	f7ff fc1b 	bl	800ab88 <_Balloc>
 800b352:	4604      	mov	r4, r0
 800b354:	b930      	cbnz	r0, 800b364 <__d2b+0x24>
 800b356:	4602      	mov	r2, r0
 800b358:	4b24      	ldr	r3, [pc, #144]	; (800b3ec <__d2b+0xac>)
 800b35a:	4825      	ldr	r0, [pc, #148]	; (800b3f0 <__d2b+0xb0>)
 800b35c:	f240 310f 	movw	r1, #783	; 0x30f
 800b360:	f7fe f910 	bl	8009584 <__assert_func>
 800b364:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b36c:	bb2d      	cbnz	r5, 800b3ba <__d2b+0x7a>
 800b36e:	9301      	str	r3, [sp, #4]
 800b370:	f1b8 0300 	subs.w	r3, r8, #0
 800b374:	d026      	beq.n	800b3c4 <__d2b+0x84>
 800b376:	4668      	mov	r0, sp
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	f7ff fd17 	bl	800adac <__lo0bits>
 800b37e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b382:	b1e8      	cbz	r0, 800b3c0 <__d2b+0x80>
 800b384:	f1c0 0320 	rsb	r3, r0, #32
 800b388:	fa02 f303 	lsl.w	r3, r2, r3
 800b38c:	430b      	orrs	r3, r1
 800b38e:	40c2      	lsrs	r2, r0
 800b390:	6163      	str	r3, [r4, #20]
 800b392:	9201      	str	r2, [sp, #4]
 800b394:	9b01      	ldr	r3, [sp, #4]
 800b396:	61a3      	str	r3, [r4, #24]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	bf14      	ite	ne
 800b39c:	2202      	movne	r2, #2
 800b39e:	2201      	moveq	r2, #1
 800b3a0:	6122      	str	r2, [r4, #16]
 800b3a2:	b1bd      	cbz	r5, 800b3d4 <__d2b+0x94>
 800b3a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b3a8:	4405      	add	r5, r0
 800b3aa:	603d      	str	r5, [r7, #0]
 800b3ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b3b0:	6030      	str	r0, [r6, #0]
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	b003      	add	sp, #12
 800b3b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3be:	e7d6      	b.n	800b36e <__d2b+0x2e>
 800b3c0:	6161      	str	r1, [r4, #20]
 800b3c2:	e7e7      	b.n	800b394 <__d2b+0x54>
 800b3c4:	a801      	add	r0, sp, #4
 800b3c6:	f7ff fcf1 	bl	800adac <__lo0bits>
 800b3ca:	9b01      	ldr	r3, [sp, #4]
 800b3cc:	6163      	str	r3, [r4, #20]
 800b3ce:	3020      	adds	r0, #32
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	e7e5      	b.n	800b3a0 <__d2b+0x60>
 800b3d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b3d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b3dc:	6038      	str	r0, [r7, #0]
 800b3de:	6918      	ldr	r0, [r3, #16]
 800b3e0:	f7ff fcc4 	bl	800ad6c <__hi0bits>
 800b3e4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b3e8:	e7e2      	b.n	800b3b0 <__d2b+0x70>
 800b3ea:	bf00      	nop
 800b3ec:	0800c5c4 	.word	0x0800c5c4
 800b3f0:	0800c635 	.word	0x0800c635

0800b3f4 <__ratio>:
 800b3f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f8:	4688      	mov	r8, r1
 800b3fa:	4669      	mov	r1, sp
 800b3fc:	4681      	mov	r9, r0
 800b3fe:	f7ff ff55 	bl	800b2ac <__b2d>
 800b402:	a901      	add	r1, sp, #4
 800b404:	4640      	mov	r0, r8
 800b406:	ec55 4b10 	vmov	r4, r5, d0
 800b40a:	f7ff ff4f 	bl	800b2ac <__b2d>
 800b40e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b412:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b416:	eba3 0c02 	sub.w	ip, r3, r2
 800b41a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b41e:	1a9b      	subs	r3, r3, r2
 800b420:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b424:	ec51 0b10 	vmov	r0, r1, d0
 800b428:	2b00      	cmp	r3, #0
 800b42a:	bfd6      	itet	le
 800b42c:	460a      	movle	r2, r1
 800b42e:	462a      	movgt	r2, r5
 800b430:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b434:	468b      	mov	fp, r1
 800b436:	462f      	mov	r7, r5
 800b438:	bfd4      	ite	le
 800b43a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b43e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b442:	4620      	mov	r0, r4
 800b444:	ee10 2a10 	vmov	r2, s0
 800b448:	465b      	mov	r3, fp
 800b44a:	4639      	mov	r1, r7
 800b44c:	f7f5 fa16 	bl	800087c <__aeabi_ddiv>
 800b450:	ec41 0b10 	vmov	d0, r0, r1
 800b454:	b003      	add	sp, #12
 800b456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b45a <__copybits>:
 800b45a:	3901      	subs	r1, #1
 800b45c:	b570      	push	{r4, r5, r6, lr}
 800b45e:	1149      	asrs	r1, r1, #5
 800b460:	6914      	ldr	r4, [r2, #16]
 800b462:	3101      	adds	r1, #1
 800b464:	f102 0314 	add.w	r3, r2, #20
 800b468:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b46c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b470:	1f05      	subs	r5, r0, #4
 800b472:	42a3      	cmp	r3, r4
 800b474:	d30c      	bcc.n	800b490 <__copybits+0x36>
 800b476:	1aa3      	subs	r3, r4, r2
 800b478:	3b11      	subs	r3, #17
 800b47a:	f023 0303 	bic.w	r3, r3, #3
 800b47e:	3211      	adds	r2, #17
 800b480:	42a2      	cmp	r2, r4
 800b482:	bf88      	it	hi
 800b484:	2300      	movhi	r3, #0
 800b486:	4418      	add	r0, r3
 800b488:	2300      	movs	r3, #0
 800b48a:	4288      	cmp	r0, r1
 800b48c:	d305      	bcc.n	800b49a <__copybits+0x40>
 800b48e:	bd70      	pop	{r4, r5, r6, pc}
 800b490:	f853 6b04 	ldr.w	r6, [r3], #4
 800b494:	f845 6f04 	str.w	r6, [r5, #4]!
 800b498:	e7eb      	b.n	800b472 <__copybits+0x18>
 800b49a:	f840 3b04 	str.w	r3, [r0], #4
 800b49e:	e7f4      	b.n	800b48a <__copybits+0x30>

0800b4a0 <__any_on>:
 800b4a0:	f100 0214 	add.w	r2, r0, #20
 800b4a4:	6900      	ldr	r0, [r0, #16]
 800b4a6:	114b      	asrs	r3, r1, #5
 800b4a8:	4298      	cmp	r0, r3
 800b4aa:	b510      	push	{r4, lr}
 800b4ac:	db11      	blt.n	800b4d2 <__any_on+0x32>
 800b4ae:	dd0a      	ble.n	800b4c6 <__any_on+0x26>
 800b4b0:	f011 011f 	ands.w	r1, r1, #31
 800b4b4:	d007      	beq.n	800b4c6 <__any_on+0x26>
 800b4b6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b4ba:	fa24 f001 	lsr.w	r0, r4, r1
 800b4be:	fa00 f101 	lsl.w	r1, r0, r1
 800b4c2:	428c      	cmp	r4, r1
 800b4c4:	d10b      	bne.n	800b4de <__any_on+0x3e>
 800b4c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d803      	bhi.n	800b4d6 <__any_on+0x36>
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	bd10      	pop	{r4, pc}
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	e7f7      	b.n	800b4c6 <__any_on+0x26>
 800b4d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4da:	2900      	cmp	r1, #0
 800b4dc:	d0f5      	beq.n	800b4ca <__any_on+0x2a>
 800b4de:	2001      	movs	r0, #1
 800b4e0:	e7f6      	b.n	800b4d0 <__any_on+0x30>

0800b4e2 <__ascii_wctomb>:
 800b4e2:	b149      	cbz	r1, 800b4f8 <__ascii_wctomb+0x16>
 800b4e4:	2aff      	cmp	r2, #255	; 0xff
 800b4e6:	bf85      	ittet	hi
 800b4e8:	238a      	movhi	r3, #138	; 0x8a
 800b4ea:	6003      	strhi	r3, [r0, #0]
 800b4ec:	700a      	strbls	r2, [r1, #0]
 800b4ee:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b4f2:	bf98      	it	ls
 800b4f4:	2001      	movls	r0, #1
 800b4f6:	4770      	bx	lr
 800b4f8:	4608      	mov	r0, r1
 800b4fa:	4770      	bx	lr

0800b4fc <__ssputs_r>:
 800b4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b500:	688e      	ldr	r6, [r1, #8]
 800b502:	461f      	mov	r7, r3
 800b504:	42be      	cmp	r6, r7
 800b506:	680b      	ldr	r3, [r1, #0]
 800b508:	4682      	mov	sl, r0
 800b50a:	460c      	mov	r4, r1
 800b50c:	4690      	mov	r8, r2
 800b50e:	d82c      	bhi.n	800b56a <__ssputs_r+0x6e>
 800b510:	898a      	ldrh	r2, [r1, #12]
 800b512:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b516:	d026      	beq.n	800b566 <__ssputs_r+0x6a>
 800b518:	6965      	ldr	r5, [r4, #20]
 800b51a:	6909      	ldr	r1, [r1, #16]
 800b51c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b520:	eba3 0901 	sub.w	r9, r3, r1
 800b524:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b528:	1c7b      	adds	r3, r7, #1
 800b52a:	444b      	add	r3, r9
 800b52c:	106d      	asrs	r5, r5, #1
 800b52e:	429d      	cmp	r5, r3
 800b530:	bf38      	it	cc
 800b532:	461d      	movcc	r5, r3
 800b534:	0553      	lsls	r3, r2, #21
 800b536:	d527      	bpl.n	800b588 <__ssputs_r+0x8c>
 800b538:	4629      	mov	r1, r5
 800b53a:	f7ff fa87 	bl	800aa4c <_malloc_r>
 800b53e:	4606      	mov	r6, r0
 800b540:	b360      	cbz	r0, 800b59c <__ssputs_r+0xa0>
 800b542:	6921      	ldr	r1, [r4, #16]
 800b544:	464a      	mov	r2, r9
 800b546:	f7fd fffe 	bl	8009546 <memcpy>
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b554:	81a3      	strh	r3, [r4, #12]
 800b556:	6126      	str	r6, [r4, #16]
 800b558:	6165      	str	r5, [r4, #20]
 800b55a:	444e      	add	r6, r9
 800b55c:	eba5 0509 	sub.w	r5, r5, r9
 800b560:	6026      	str	r6, [r4, #0]
 800b562:	60a5      	str	r5, [r4, #8]
 800b564:	463e      	mov	r6, r7
 800b566:	42be      	cmp	r6, r7
 800b568:	d900      	bls.n	800b56c <__ssputs_r+0x70>
 800b56a:	463e      	mov	r6, r7
 800b56c:	6820      	ldr	r0, [r4, #0]
 800b56e:	4632      	mov	r2, r6
 800b570:	4641      	mov	r1, r8
 800b572:	f000 fb81 	bl	800bc78 <memmove>
 800b576:	68a3      	ldr	r3, [r4, #8]
 800b578:	1b9b      	subs	r3, r3, r6
 800b57a:	60a3      	str	r3, [r4, #8]
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	4433      	add	r3, r6
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	2000      	movs	r0, #0
 800b584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b588:	462a      	mov	r2, r5
 800b58a:	f000 fbde 	bl	800bd4a <_realloc_r>
 800b58e:	4606      	mov	r6, r0
 800b590:	2800      	cmp	r0, #0
 800b592:	d1e0      	bne.n	800b556 <__ssputs_r+0x5a>
 800b594:	6921      	ldr	r1, [r4, #16]
 800b596:	4650      	mov	r0, sl
 800b598:	f7fe fe8c 	bl	800a2b4 <_free_r>
 800b59c:	230c      	movs	r3, #12
 800b59e:	f8ca 3000 	str.w	r3, [sl]
 800b5a2:	89a3      	ldrh	r3, [r4, #12]
 800b5a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5a8:	81a3      	strh	r3, [r4, #12]
 800b5aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5ae:	e7e9      	b.n	800b584 <__ssputs_r+0x88>

0800b5b0 <_svfiprintf_r>:
 800b5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5b4:	4698      	mov	r8, r3
 800b5b6:	898b      	ldrh	r3, [r1, #12]
 800b5b8:	061b      	lsls	r3, r3, #24
 800b5ba:	b09d      	sub	sp, #116	; 0x74
 800b5bc:	4607      	mov	r7, r0
 800b5be:	460d      	mov	r5, r1
 800b5c0:	4614      	mov	r4, r2
 800b5c2:	d50e      	bpl.n	800b5e2 <_svfiprintf_r+0x32>
 800b5c4:	690b      	ldr	r3, [r1, #16]
 800b5c6:	b963      	cbnz	r3, 800b5e2 <_svfiprintf_r+0x32>
 800b5c8:	2140      	movs	r1, #64	; 0x40
 800b5ca:	f7ff fa3f 	bl	800aa4c <_malloc_r>
 800b5ce:	6028      	str	r0, [r5, #0]
 800b5d0:	6128      	str	r0, [r5, #16]
 800b5d2:	b920      	cbnz	r0, 800b5de <_svfiprintf_r+0x2e>
 800b5d4:	230c      	movs	r3, #12
 800b5d6:	603b      	str	r3, [r7, #0]
 800b5d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5dc:	e0d0      	b.n	800b780 <_svfiprintf_r+0x1d0>
 800b5de:	2340      	movs	r3, #64	; 0x40
 800b5e0:	616b      	str	r3, [r5, #20]
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	9309      	str	r3, [sp, #36]	; 0x24
 800b5e6:	2320      	movs	r3, #32
 800b5e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b5ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800b5f0:	2330      	movs	r3, #48	; 0x30
 800b5f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b798 <_svfiprintf_r+0x1e8>
 800b5f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b5fa:	f04f 0901 	mov.w	r9, #1
 800b5fe:	4623      	mov	r3, r4
 800b600:	469a      	mov	sl, r3
 800b602:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b606:	b10a      	cbz	r2, 800b60c <_svfiprintf_r+0x5c>
 800b608:	2a25      	cmp	r2, #37	; 0x25
 800b60a:	d1f9      	bne.n	800b600 <_svfiprintf_r+0x50>
 800b60c:	ebba 0b04 	subs.w	fp, sl, r4
 800b610:	d00b      	beq.n	800b62a <_svfiprintf_r+0x7a>
 800b612:	465b      	mov	r3, fp
 800b614:	4622      	mov	r2, r4
 800b616:	4629      	mov	r1, r5
 800b618:	4638      	mov	r0, r7
 800b61a:	f7ff ff6f 	bl	800b4fc <__ssputs_r>
 800b61e:	3001      	adds	r0, #1
 800b620:	f000 80a9 	beq.w	800b776 <_svfiprintf_r+0x1c6>
 800b624:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b626:	445a      	add	r2, fp
 800b628:	9209      	str	r2, [sp, #36]	; 0x24
 800b62a:	f89a 3000 	ldrb.w	r3, [sl]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	f000 80a1 	beq.w	800b776 <_svfiprintf_r+0x1c6>
 800b634:	2300      	movs	r3, #0
 800b636:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b63a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b63e:	f10a 0a01 	add.w	sl, sl, #1
 800b642:	9304      	str	r3, [sp, #16]
 800b644:	9307      	str	r3, [sp, #28]
 800b646:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b64a:	931a      	str	r3, [sp, #104]	; 0x68
 800b64c:	4654      	mov	r4, sl
 800b64e:	2205      	movs	r2, #5
 800b650:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b654:	4850      	ldr	r0, [pc, #320]	; (800b798 <_svfiprintf_r+0x1e8>)
 800b656:	f7f4 fdd3 	bl	8000200 <memchr>
 800b65a:	9a04      	ldr	r2, [sp, #16]
 800b65c:	b9d8      	cbnz	r0, 800b696 <_svfiprintf_r+0xe6>
 800b65e:	06d0      	lsls	r0, r2, #27
 800b660:	bf44      	itt	mi
 800b662:	2320      	movmi	r3, #32
 800b664:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b668:	0711      	lsls	r1, r2, #28
 800b66a:	bf44      	itt	mi
 800b66c:	232b      	movmi	r3, #43	; 0x2b
 800b66e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b672:	f89a 3000 	ldrb.w	r3, [sl]
 800b676:	2b2a      	cmp	r3, #42	; 0x2a
 800b678:	d015      	beq.n	800b6a6 <_svfiprintf_r+0xf6>
 800b67a:	9a07      	ldr	r2, [sp, #28]
 800b67c:	4654      	mov	r4, sl
 800b67e:	2000      	movs	r0, #0
 800b680:	f04f 0c0a 	mov.w	ip, #10
 800b684:	4621      	mov	r1, r4
 800b686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b68a:	3b30      	subs	r3, #48	; 0x30
 800b68c:	2b09      	cmp	r3, #9
 800b68e:	d94d      	bls.n	800b72c <_svfiprintf_r+0x17c>
 800b690:	b1b0      	cbz	r0, 800b6c0 <_svfiprintf_r+0x110>
 800b692:	9207      	str	r2, [sp, #28]
 800b694:	e014      	b.n	800b6c0 <_svfiprintf_r+0x110>
 800b696:	eba0 0308 	sub.w	r3, r0, r8
 800b69a:	fa09 f303 	lsl.w	r3, r9, r3
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	9304      	str	r3, [sp, #16]
 800b6a2:	46a2      	mov	sl, r4
 800b6a4:	e7d2      	b.n	800b64c <_svfiprintf_r+0x9c>
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	1d19      	adds	r1, r3, #4
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	9103      	str	r1, [sp, #12]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	bfbb      	ittet	lt
 800b6b2:	425b      	neglt	r3, r3
 800b6b4:	f042 0202 	orrlt.w	r2, r2, #2
 800b6b8:	9307      	strge	r3, [sp, #28]
 800b6ba:	9307      	strlt	r3, [sp, #28]
 800b6bc:	bfb8      	it	lt
 800b6be:	9204      	strlt	r2, [sp, #16]
 800b6c0:	7823      	ldrb	r3, [r4, #0]
 800b6c2:	2b2e      	cmp	r3, #46	; 0x2e
 800b6c4:	d10c      	bne.n	800b6e0 <_svfiprintf_r+0x130>
 800b6c6:	7863      	ldrb	r3, [r4, #1]
 800b6c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ca:	d134      	bne.n	800b736 <_svfiprintf_r+0x186>
 800b6cc:	9b03      	ldr	r3, [sp, #12]
 800b6ce:	1d1a      	adds	r2, r3, #4
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	9203      	str	r2, [sp, #12]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	bfb8      	it	lt
 800b6d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b6dc:	3402      	adds	r4, #2
 800b6de:	9305      	str	r3, [sp, #20]
 800b6e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b7a8 <_svfiprintf_r+0x1f8>
 800b6e4:	7821      	ldrb	r1, [r4, #0]
 800b6e6:	2203      	movs	r2, #3
 800b6e8:	4650      	mov	r0, sl
 800b6ea:	f7f4 fd89 	bl	8000200 <memchr>
 800b6ee:	b138      	cbz	r0, 800b700 <_svfiprintf_r+0x150>
 800b6f0:	9b04      	ldr	r3, [sp, #16]
 800b6f2:	eba0 000a 	sub.w	r0, r0, sl
 800b6f6:	2240      	movs	r2, #64	; 0x40
 800b6f8:	4082      	lsls	r2, r0
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	3401      	adds	r4, #1
 800b6fe:	9304      	str	r3, [sp, #16]
 800b700:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b704:	4825      	ldr	r0, [pc, #148]	; (800b79c <_svfiprintf_r+0x1ec>)
 800b706:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b70a:	2206      	movs	r2, #6
 800b70c:	f7f4 fd78 	bl	8000200 <memchr>
 800b710:	2800      	cmp	r0, #0
 800b712:	d038      	beq.n	800b786 <_svfiprintf_r+0x1d6>
 800b714:	4b22      	ldr	r3, [pc, #136]	; (800b7a0 <_svfiprintf_r+0x1f0>)
 800b716:	bb1b      	cbnz	r3, 800b760 <_svfiprintf_r+0x1b0>
 800b718:	9b03      	ldr	r3, [sp, #12]
 800b71a:	3307      	adds	r3, #7
 800b71c:	f023 0307 	bic.w	r3, r3, #7
 800b720:	3308      	adds	r3, #8
 800b722:	9303      	str	r3, [sp, #12]
 800b724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b726:	4433      	add	r3, r6
 800b728:	9309      	str	r3, [sp, #36]	; 0x24
 800b72a:	e768      	b.n	800b5fe <_svfiprintf_r+0x4e>
 800b72c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b730:	460c      	mov	r4, r1
 800b732:	2001      	movs	r0, #1
 800b734:	e7a6      	b.n	800b684 <_svfiprintf_r+0xd4>
 800b736:	2300      	movs	r3, #0
 800b738:	3401      	adds	r4, #1
 800b73a:	9305      	str	r3, [sp, #20]
 800b73c:	4619      	mov	r1, r3
 800b73e:	f04f 0c0a 	mov.w	ip, #10
 800b742:	4620      	mov	r0, r4
 800b744:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b748:	3a30      	subs	r2, #48	; 0x30
 800b74a:	2a09      	cmp	r2, #9
 800b74c:	d903      	bls.n	800b756 <_svfiprintf_r+0x1a6>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d0c6      	beq.n	800b6e0 <_svfiprintf_r+0x130>
 800b752:	9105      	str	r1, [sp, #20]
 800b754:	e7c4      	b.n	800b6e0 <_svfiprintf_r+0x130>
 800b756:	fb0c 2101 	mla	r1, ip, r1, r2
 800b75a:	4604      	mov	r4, r0
 800b75c:	2301      	movs	r3, #1
 800b75e:	e7f0      	b.n	800b742 <_svfiprintf_r+0x192>
 800b760:	ab03      	add	r3, sp, #12
 800b762:	9300      	str	r3, [sp, #0]
 800b764:	462a      	mov	r2, r5
 800b766:	4b0f      	ldr	r3, [pc, #60]	; (800b7a4 <_svfiprintf_r+0x1f4>)
 800b768:	a904      	add	r1, sp, #16
 800b76a:	4638      	mov	r0, r7
 800b76c:	f7fc fe00 	bl	8008370 <_printf_float>
 800b770:	1c42      	adds	r2, r0, #1
 800b772:	4606      	mov	r6, r0
 800b774:	d1d6      	bne.n	800b724 <_svfiprintf_r+0x174>
 800b776:	89ab      	ldrh	r3, [r5, #12]
 800b778:	065b      	lsls	r3, r3, #25
 800b77a:	f53f af2d 	bmi.w	800b5d8 <_svfiprintf_r+0x28>
 800b77e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b780:	b01d      	add	sp, #116	; 0x74
 800b782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b786:	ab03      	add	r3, sp, #12
 800b788:	9300      	str	r3, [sp, #0]
 800b78a:	462a      	mov	r2, r5
 800b78c:	4b05      	ldr	r3, [pc, #20]	; (800b7a4 <_svfiprintf_r+0x1f4>)
 800b78e:	a904      	add	r1, sp, #16
 800b790:	4638      	mov	r0, r7
 800b792:	f7fd f891 	bl	80088b8 <_printf_i>
 800b796:	e7eb      	b.n	800b770 <_svfiprintf_r+0x1c0>
 800b798:	0800c78c 	.word	0x0800c78c
 800b79c:	0800c796 	.word	0x0800c796
 800b7a0:	08008371 	.word	0x08008371
 800b7a4:	0800b4fd 	.word	0x0800b4fd
 800b7a8:	0800c792 	.word	0x0800c792

0800b7ac <__sfputc_r>:
 800b7ac:	6893      	ldr	r3, [r2, #8]
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	b410      	push	{r4}
 800b7b4:	6093      	str	r3, [r2, #8]
 800b7b6:	da08      	bge.n	800b7ca <__sfputc_r+0x1e>
 800b7b8:	6994      	ldr	r4, [r2, #24]
 800b7ba:	42a3      	cmp	r3, r4
 800b7bc:	db01      	blt.n	800b7c2 <__sfputc_r+0x16>
 800b7be:	290a      	cmp	r1, #10
 800b7c0:	d103      	bne.n	800b7ca <__sfputc_r+0x1e>
 800b7c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7c6:	f7fd bd3c 	b.w	8009242 <__swbuf_r>
 800b7ca:	6813      	ldr	r3, [r2, #0]
 800b7cc:	1c58      	adds	r0, r3, #1
 800b7ce:	6010      	str	r0, [r2, #0]
 800b7d0:	7019      	strb	r1, [r3, #0]
 800b7d2:	4608      	mov	r0, r1
 800b7d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7d8:	4770      	bx	lr

0800b7da <__sfputs_r>:
 800b7da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7dc:	4606      	mov	r6, r0
 800b7de:	460f      	mov	r7, r1
 800b7e0:	4614      	mov	r4, r2
 800b7e2:	18d5      	adds	r5, r2, r3
 800b7e4:	42ac      	cmp	r4, r5
 800b7e6:	d101      	bne.n	800b7ec <__sfputs_r+0x12>
 800b7e8:	2000      	movs	r0, #0
 800b7ea:	e007      	b.n	800b7fc <__sfputs_r+0x22>
 800b7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f0:	463a      	mov	r2, r7
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f7ff ffda 	bl	800b7ac <__sfputc_r>
 800b7f8:	1c43      	adds	r3, r0, #1
 800b7fa:	d1f3      	bne.n	800b7e4 <__sfputs_r+0xa>
 800b7fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b800 <_vfiprintf_r>:
 800b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b804:	460d      	mov	r5, r1
 800b806:	b09d      	sub	sp, #116	; 0x74
 800b808:	4614      	mov	r4, r2
 800b80a:	4698      	mov	r8, r3
 800b80c:	4606      	mov	r6, r0
 800b80e:	b118      	cbz	r0, 800b818 <_vfiprintf_r+0x18>
 800b810:	6a03      	ldr	r3, [r0, #32]
 800b812:	b90b      	cbnz	r3, 800b818 <_vfiprintf_r+0x18>
 800b814:	f7fd fc0e 	bl	8009034 <__sinit>
 800b818:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b81a:	07d9      	lsls	r1, r3, #31
 800b81c:	d405      	bmi.n	800b82a <_vfiprintf_r+0x2a>
 800b81e:	89ab      	ldrh	r3, [r5, #12]
 800b820:	059a      	lsls	r2, r3, #22
 800b822:	d402      	bmi.n	800b82a <_vfiprintf_r+0x2a>
 800b824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b826:	f7fd fe8c 	bl	8009542 <__retarget_lock_acquire_recursive>
 800b82a:	89ab      	ldrh	r3, [r5, #12]
 800b82c:	071b      	lsls	r3, r3, #28
 800b82e:	d501      	bpl.n	800b834 <_vfiprintf_r+0x34>
 800b830:	692b      	ldr	r3, [r5, #16]
 800b832:	b99b      	cbnz	r3, 800b85c <_vfiprintf_r+0x5c>
 800b834:	4629      	mov	r1, r5
 800b836:	4630      	mov	r0, r6
 800b838:	f7fd fd40 	bl	80092bc <__swsetup_r>
 800b83c:	b170      	cbz	r0, 800b85c <_vfiprintf_r+0x5c>
 800b83e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b840:	07dc      	lsls	r4, r3, #31
 800b842:	d504      	bpl.n	800b84e <_vfiprintf_r+0x4e>
 800b844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b848:	b01d      	add	sp, #116	; 0x74
 800b84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b84e:	89ab      	ldrh	r3, [r5, #12]
 800b850:	0598      	lsls	r0, r3, #22
 800b852:	d4f7      	bmi.n	800b844 <_vfiprintf_r+0x44>
 800b854:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b856:	f7fd fe75 	bl	8009544 <__retarget_lock_release_recursive>
 800b85a:	e7f3      	b.n	800b844 <_vfiprintf_r+0x44>
 800b85c:	2300      	movs	r3, #0
 800b85e:	9309      	str	r3, [sp, #36]	; 0x24
 800b860:	2320      	movs	r3, #32
 800b862:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b866:	f8cd 800c 	str.w	r8, [sp, #12]
 800b86a:	2330      	movs	r3, #48	; 0x30
 800b86c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ba20 <_vfiprintf_r+0x220>
 800b870:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b874:	f04f 0901 	mov.w	r9, #1
 800b878:	4623      	mov	r3, r4
 800b87a:	469a      	mov	sl, r3
 800b87c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b880:	b10a      	cbz	r2, 800b886 <_vfiprintf_r+0x86>
 800b882:	2a25      	cmp	r2, #37	; 0x25
 800b884:	d1f9      	bne.n	800b87a <_vfiprintf_r+0x7a>
 800b886:	ebba 0b04 	subs.w	fp, sl, r4
 800b88a:	d00b      	beq.n	800b8a4 <_vfiprintf_r+0xa4>
 800b88c:	465b      	mov	r3, fp
 800b88e:	4622      	mov	r2, r4
 800b890:	4629      	mov	r1, r5
 800b892:	4630      	mov	r0, r6
 800b894:	f7ff ffa1 	bl	800b7da <__sfputs_r>
 800b898:	3001      	adds	r0, #1
 800b89a:	f000 80a9 	beq.w	800b9f0 <_vfiprintf_r+0x1f0>
 800b89e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8a0:	445a      	add	r2, fp
 800b8a2:	9209      	str	r2, [sp, #36]	; 0x24
 800b8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	f000 80a1 	beq.w	800b9f0 <_vfiprintf_r+0x1f0>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8b8:	f10a 0a01 	add.w	sl, sl, #1
 800b8bc:	9304      	str	r3, [sp, #16]
 800b8be:	9307      	str	r3, [sp, #28]
 800b8c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8c4:	931a      	str	r3, [sp, #104]	; 0x68
 800b8c6:	4654      	mov	r4, sl
 800b8c8:	2205      	movs	r2, #5
 800b8ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8ce:	4854      	ldr	r0, [pc, #336]	; (800ba20 <_vfiprintf_r+0x220>)
 800b8d0:	f7f4 fc96 	bl	8000200 <memchr>
 800b8d4:	9a04      	ldr	r2, [sp, #16]
 800b8d6:	b9d8      	cbnz	r0, 800b910 <_vfiprintf_r+0x110>
 800b8d8:	06d1      	lsls	r1, r2, #27
 800b8da:	bf44      	itt	mi
 800b8dc:	2320      	movmi	r3, #32
 800b8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8e2:	0713      	lsls	r3, r2, #28
 800b8e4:	bf44      	itt	mi
 800b8e6:	232b      	movmi	r3, #43	; 0x2b
 800b8e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b8f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b8f2:	d015      	beq.n	800b920 <_vfiprintf_r+0x120>
 800b8f4:	9a07      	ldr	r2, [sp, #28]
 800b8f6:	4654      	mov	r4, sl
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	f04f 0c0a 	mov.w	ip, #10
 800b8fe:	4621      	mov	r1, r4
 800b900:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b904:	3b30      	subs	r3, #48	; 0x30
 800b906:	2b09      	cmp	r3, #9
 800b908:	d94d      	bls.n	800b9a6 <_vfiprintf_r+0x1a6>
 800b90a:	b1b0      	cbz	r0, 800b93a <_vfiprintf_r+0x13a>
 800b90c:	9207      	str	r2, [sp, #28]
 800b90e:	e014      	b.n	800b93a <_vfiprintf_r+0x13a>
 800b910:	eba0 0308 	sub.w	r3, r0, r8
 800b914:	fa09 f303 	lsl.w	r3, r9, r3
 800b918:	4313      	orrs	r3, r2
 800b91a:	9304      	str	r3, [sp, #16]
 800b91c:	46a2      	mov	sl, r4
 800b91e:	e7d2      	b.n	800b8c6 <_vfiprintf_r+0xc6>
 800b920:	9b03      	ldr	r3, [sp, #12]
 800b922:	1d19      	adds	r1, r3, #4
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	9103      	str	r1, [sp, #12]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	bfbb      	ittet	lt
 800b92c:	425b      	neglt	r3, r3
 800b92e:	f042 0202 	orrlt.w	r2, r2, #2
 800b932:	9307      	strge	r3, [sp, #28]
 800b934:	9307      	strlt	r3, [sp, #28]
 800b936:	bfb8      	it	lt
 800b938:	9204      	strlt	r2, [sp, #16]
 800b93a:	7823      	ldrb	r3, [r4, #0]
 800b93c:	2b2e      	cmp	r3, #46	; 0x2e
 800b93e:	d10c      	bne.n	800b95a <_vfiprintf_r+0x15a>
 800b940:	7863      	ldrb	r3, [r4, #1]
 800b942:	2b2a      	cmp	r3, #42	; 0x2a
 800b944:	d134      	bne.n	800b9b0 <_vfiprintf_r+0x1b0>
 800b946:	9b03      	ldr	r3, [sp, #12]
 800b948:	1d1a      	adds	r2, r3, #4
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	9203      	str	r2, [sp, #12]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	bfb8      	it	lt
 800b952:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b956:	3402      	adds	r4, #2
 800b958:	9305      	str	r3, [sp, #20]
 800b95a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ba30 <_vfiprintf_r+0x230>
 800b95e:	7821      	ldrb	r1, [r4, #0]
 800b960:	2203      	movs	r2, #3
 800b962:	4650      	mov	r0, sl
 800b964:	f7f4 fc4c 	bl	8000200 <memchr>
 800b968:	b138      	cbz	r0, 800b97a <_vfiprintf_r+0x17a>
 800b96a:	9b04      	ldr	r3, [sp, #16]
 800b96c:	eba0 000a 	sub.w	r0, r0, sl
 800b970:	2240      	movs	r2, #64	; 0x40
 800b972:	4082      	lsls	r2, r0
 800b974:	4313      	orrs	r3, r2
 800b976:	3401      	adds	r4, #1
 800b978:	9304      	str	r3, [sp, #16]
 800b97a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b97e:	4829      	ldr	r0, [pc, #164]	; (800ba24 <_vfiprintf_r+0x224>)
 800b980:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b984:	2206      	movs	r2, #6
 800b986:	f7f4 fc3b 	bl	8000200 <memchr>
 800b98a:	2800      	cmp	r0, #0
 800b98c:	d03f      	beq.n	800ba0e <_vfiprintf_r+0x20e>
 800b98e:	4b26      	ldr	r3, [pc, #152]	; (800ba28 <_vfiprintf_r+0x228>)
 800b990:	bb1b      	cbnz	r3, 800b9da <_vfiprintf_r+0x1da>
 800b992:	9b03      	ldr	r3, [sp, #12]
 800b994:	3307      	adds	r3, #7
 800b996:	f023 0307 	bic.w	r3, r3, #7
 800b99a:	3308      	adds	r3, #8
 800b99c:	9303      	str	r3, [sp, #12]
 800b99e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9a0:	443b      	add	r3, r7
 800b9a2:	9309      	str	r3, [sp, #36]	; 0x24
 800b9a4:	e768      	b.n	800b878 <_vfiprintf_r+0x78>
 800b9a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	2001      	movs	r0, #1
 800b9ae:	e7a6      	b.n	800b8fe <_vfiprintf_r+0xfe>
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	3401      	adds	r4, #1
 800b9b4:	9305      	str	r3, [sp, #20]
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	f04f 0c0a 	mov.w	ip, #10
 800b9bc:	4620      	mov	r0, r4
 800b9be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9c2:	3a30      	subs	r2, #48	; 0x30
 800b9c4:	2a09      	cmp	r2, #9
 800b9c6:	d903      	bls.n	800b9d0 <_vfiprintf_r+0x1d0>
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d0c6      	beq.n	800b95a <_vfiprintf_r+0x15a>
 800b9cc:	9105      	str	r1, [sp, #20]
 800b9ce:	e7c4      	b.n	800b95a <_vfiprintf_r+0x15a>
 800b9d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9d4:	4604      	mov	r4, r0
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e7f0      	b.n	800b9bc <_vfiprintf_r+0x1bc>
 800b9da:	ab03      	add	r3, sp, #12
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	462a      	mov	r2, r5
 800b9e0:	4b12      	ldr	r3, [pc, #72]	; (800ba2c <_vfiprintf_r+0x22c>)
 800b9e2:	a904      	add	r1, sp, #16
 800b9e4:	4630      	mov	r0, r6
 800b9e6:	f7fc fcc3 	bl	8008370 <_printf_float>
 800b9ea:	4607      	mov	r7, r0
 800b9ec:	1c78      	adds	r0, r7, #1
 800b9ee:	d1d6      	bne.n	800b99e <_vfiprintf_r+0x19e>
 800b9f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9f2:	07d9      	lsls	r1, r3, #31
 800b9f4:	d405      	bmi.n	800ba02 <_vfiprintf_r+0x202>
 800b9f6:	89ab      	ldrh	r3, [r5, #12]
 800b9f8:	059a      	lsls	r2, r3, #22
 800b9fa:	d402      	bmi.n	800ba02 <_vfiprintf_r+0x202>
 800b9fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9fe:	f7fd fda1 	bl	8009544 <__retarget_lock_release_recursive>
 800ba02:	89ab      	ldrh	r3, [r5, #12]
 800ba04:	065b      	lsls	r3, r3, #25
 800ba06:	f53f af1d 	bmi.w	800b844 <_vfiprintf_r+0x44>
 800ba0a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba0c:	e71c      	b.n	800b848 <_vfiprintf_r+0x48>
 800ba0e:	ab03      	add	r3, sp, #12
 800ba10:	9300      	str	r3, [sp, #0]
 800ba12:	462a      	mov	r2, r5
 800ba14:	4b05      	ldr	r3, [pc, #20]	; (800ba2c <_vfiprintf_r+0x22c>)
 800ba16:	a904      	add	r1, sp, #16
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f7fc ff4d 	bl	80088b8 <_printf_i>
 800ba1e:	e7e4      	b.n	800b9ea <_vfiprintf_r+0x1ea>
 800ba20:	0800c78c 	.word	0x0800c78c
 800ba24:	0800c796 	.word	0x0800c796
 800ba28:	08008371 	.word	0x08008371
 800ba2c:	0800b7db 	.word	0x0800b7db
 800ba30:	0800c792 	.word	0x0800c792

0800ba34 <__sflush_r>:
 800ba34:	898a      	ldrh	r2, [r1, #12]
 800ba36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba3a:	4605      	mov	r5, r0
 800ba3c:	0710      	lsls	r0, r2, #28
 800ba3e:	460c      	mov	r4, r1
 800ba40:	d458      	bmi.n	800baf4 <__sflush_r+0xc0>
 800ba42:	684b      	ldr	r3, [r1, #4]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	dc05      	bgt.n	800ba54 <__sflush_r+0x20>
 800ba48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	dc02      	bgt.n	800ba54 <__sflush_r+0x20>
 800ba4e:	2000      	movs	r0, #0
 800ba50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba56:	2e00      	cmp	r6, #0
 800ba58:	d0f9      	beq.n	800ba4e <__sflush_r+0x1a>
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ba60:	682f      	ldr	r7, [r5, #0]
 800ba62:	6a21      	ldr	r1, [r4, #32]
 800ba64:	602b      	str	r3, [r5, #0]
 800ba66:	d032      	beq.n	800bace <__sflush_r+0x9a>
 800ba68:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba6a:	89a3      	ldrh	r3, [r4, #12]
 800ba6c:	075a      	lsls	r2, r3, #29
 800ba6e:	d505      	bpl.n	800ba7c <__sflush_r+0x48>
 800ba70:	6863      	ldr	r3, [r4, #4]
 800ba72:	1ac0      	subs	r0, r0, r3
 800ba74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba76:	b10b      	cbz	r3, 800ba7c <__sflush_r+0x48>
 800ba78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba7a:	1ac0      	subs	r0, r0, r3
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4602      	mov	r2, r0
 800ba80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba82:	6a21      	ldr	r1, [r4, #32]
 800ba84:	4628      	mov	r0, r5
 800ba86:	47b0      	blx	r6
 800ba88:	1c43      	adds	r3, r0, #1
 800ba8a:	89a3      	ldrh	r3, [r4, #12]
 800ba8c:	d106      	bne.n	800ba9c <__sflush_r+0x68>
 800ba8e:	6829      	ldr	r1, [r5, #0]
 800ba90:	291d      	cmp	r1, #29
 800ba92:	d82b      	bhi.n	800baec <__sflush_r+0xb8>
 800ba94:	4a29      	ldr	r2, [pc, #164]	; (800bb3c <__sflush_r+0x108>)
 800ba96:	410a      	asrs	r2, r1
 800ba98:	07d6      	lsls	r6, r2, #31
 800ba9a:	d427      	bmi.n	800baec <__sflush_r+0xb8>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	6062      	str	r2, [r4, #4]
 800baa0:	04d9      	lsls	r1, r3, #19
 800baa2:	6922      	ldr	r2, [r4, #16]
 800baa4:	6022      	str	r2, [r4, #0]
 800baa6:	d504      	bpl.n	800bab2 <__sflush_r+0x7e>
 800baa8:	1c42      	adds	r2, r0, #1
 800baaa:	d101      	bne.n	800bab0 <__sflush_r+0x7c>
 800baac:	682b      	ldr	r3, [r5, #0]
 800baae:	b903      	cbnz	r3, 800bab2 <__sflush_r+0x7e>
 800bab0:	6560      	str	r0, [r4, #84]	; 0x54
 800bab2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bab4:	602f      	str	r7, [r5, #0]
 800bab6:	2900      	cmp	r1, #0
 800bab8:	d0c9      	beq.n	800ba4e <__sflush_r+0x1a>
 800baba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800babe:	4299      	cmp	r1, r3
 800bac0:	d002      	beq.n	800bac8 <__sflush_r+0x94>
 800bac2:	4628      	mov	r0, r5
 800bac4:	f7fe fbf6 	bl	800a2b4 <_free_r>
 800bac8:	2000      	movs	r0, #0
 800baca:	6360      	str	r0, [r4, #52]	; 0x34
 800bacc:	e7c0      	b.n	800ba50 <__sflush_r+0x1c>
 800bace:	2301      	movs	r3, #1
 800bad0:	4628      	mov	r0, r5
 800bad2:	47b0      	blx	r6
 800bad4:	1c41      	adds	r1, r0, #1
 800bad6:	d1c8      	bne.n	800ba6a <__sflush_r+0x36>
 800bad8:	682b      	ldr	r3, [r5, #0]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d0c5      	beq.n	800ba6a <__sflush_r+0x36>
 800bade:	2b1d      	cmp	r3, #29
 800bae0:	d001      	beq.n	800bae6 <__sflush_r+0xb2>
 800bae2:	2b16      	cmp	r3, #22
 800bae4:	d101      	bne.n	800baea <__sflush_r+0xb6>
 800bae6:	602f      	str	r7, [r5, #0]
 800bae8:	e7b1      	b.n	800ba4e <__sflush_r+0x1a>
 800baea:	89a3      	ldrh	r3, [r4, #12]
 800baec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baf0:	81a3      	strh	r3, [r4, #12]
 800baf2:	e7ad      	b.n	800ba50 <__sflush_r+0x1c>
 800baf4:	690f      	ldr	r7, [r1, #16]
 800baf6:	2f00      	cmp	r7, #0
 800baf8:	d0a9      	beq.n	800ba4e <__sflush_r+0x1a>
 800bafa:	0793      	lsls	r3, r2, #30
 800bafc:	680e      	ldr	r6, [r1, #0]
 800bafe:	bf08      	it	eq
 800bb00:	694b      	ldreq	r3, [r1, #20]
 800bb02:	600f      	str	r7, [r1, #0]
 800bb04:	bf18      	it	ne
 800bb06:	2300      	movne	r3, #0
 800bb08:	eba6 0807 	sub.w	r8, r6, r7
 800bb0c:	608b      	str	r3, [r1, #8]
 800bb0e:	f1b8 0f00 	cmp.w	r8, #0
 800bb12:	dd9c      	ble.n	800ba4e <__sflush_r+0x1a>
 800bb14:	6a21      	ldr	r1, [r4, #32]
 800bb16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb18:	4643      	mov	r3, r8
 800bb1a:	463a      	mov	r2, r7
 800bb1c:	4628      	mov	r0, r5
 800bb1e:	47b0      	blx	r6
 800bb20:	2800      	cmp	r0, #0
 800bb22:	dc06      	bgt.n	800bb32 <__sflush_r+0xfe>
 800bb24:	89a3      	ldrh	r3, [r4, #12]
 800bb26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb2a:	81a3      	strh	r3, [r4, #12]
 800bb2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb30:	e78e      	b.n	800ba50 <__sflush_r+0x1c>
 800bb32:	4407      	add	r7, r0
 800bb34:	eba8 0800 	sub.w	r8, r8, r0
 800bb38:	e7e9      	b.n	800bb0e <__sflush_r+0xda>
 800bb3a:	bf00      	nop
 800bb3c:	dfbffffe 	.word	0xdfbffffe

0800bb40 <_fflush_r>:
 800bb40:	b538      	push	{r3, r4, r5, lr}
 800bb42:	690b      	ldr	r3, [r1, #16]
 800bb44:	4605      	mov	r5, r0
 800bb46:	460c      	mov	r4, r1
 800bb48:	b913      	cbnz	r3, 800bb50 <_fflush_r+0x10>
 800bb4a:	2500      	movs	r5, #0
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	bd38      	pop	{r3, r4, r5, pc}
 800bb50:	b118      	cbz	r0, 800bb5a <_fflush_r+0x1a>
 800bb52:	6a03      	ldr	r3, [r0, #32]
 800bb54:	b90b      	cbnz	r3, 800bb5a <_fflush_r+0x1a>
 800bb56:	f7fd fa6d 	bl	8009034 <__sinit>
 800bb5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d0f3      	beq.n	800bb4a <_fflush_r+0xa>
 800bb62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb64:	07d0      	lsls	r0, r2, #31
 800bb66:	d404      	bmi.n	800bb72 <_fflush_r+0x32>
 800bb68:	0599      	lsls	r1, r3, #22
 800bb6a:	d402      	bmi.n	800bb72 <_fflush_r+0x32>
 800bb6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb6e:	f7fd fce8 	bl	8009542 <__retarget_lock_acquire_recursive>
 800bb72:	4628      	mov	r0, r5
 800bb74:	4621      	mov	r1, r4
 800bb76:	f7ff ff5d 	bl	800ba34 <__sflush_r>
 800bb7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb7c:	07da      	lsls	r2, r3, #31
 800bb7e:	4605      	mov	r5, r0
 800bb80:	d4e4      	bmi.n	800bb4c <_fflush_r+0xc>
 800bb82:	89a3      	ldrh	r3, [r4, #12]
 800bb84:	059b      	lsls	r3, r3, #22
 800bb86:	d4e1      	bmi.n	800bb4c <_fflush_r+0xc>
 800bb88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb8a:	f7fd fcdb 	bl	8009544 <__retarget_lock_release_recursive>
 800bb8e:	e7dd      	b.n	800bb4c <_fflush_r+0xc>

0800bb90 <fiprintf>:
 800bb90:	b40e      	push	{r1, r2, r3}
 800bb92:	b503      	push	{r0, r1, lr}
 800bb94:	4601      	mov	r1, r0
 800bb96:	ab03      	add	r3, sp, #12
 800bb98:	4805      	ldr	r0, [pc, #20]	; (800bbb0 <fiprintf+0x20>)
 800bb9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb9e:	6800      	ldr	r0, [r0, #0]
 800bba0:	9301      	str	r3, [sp, #4]
 800bba2:	f7ff fe2d 	bl	800b800 <_vfiprintf_r>
 800bba6:	b002      	add	sp, #8
 800bba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbac:	b003      	add	sp, #12
 800bbae:	4770      	bx	lr
 800bbb0:	200001d0 	.word	0x200001d0

0800bbb4 <__swhatbuf_r>:
 800bbb4:	b570      	push	{r4, r5, r6, lr}
 800bbb6:	460c      	mov	r4, r1
 800bbb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbbc:	2900      	cmp	r1, #0
 800bbbe:	b096      	sub	sp, #88	; 0x58
 800bbc0:	4615      	mov	r5, r2
 800bbc2:	461e      	mov	r6, r3
 800bbc4:	da0d      	bge.n	800bbe2 <__swhatbuf_r+0x2e>
 800bbc6:	89a3      	ldrh	r3, [r4, #12]
 800bbc8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bbcc:	f04f 0100 	mov.w	r1, #0
 800bbd0:	bf0c      	ite	eq
 800bbd2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bbd6:	2340      	movne	r3, #64	; 0x40
 800bbd8:	2000      	movs	r0, #0
 800bbda:	6031      	str	r1, [r6, #0]
 800bbdc:	602b      	str	r3, [r5, #0]
 800bbde:	b016      	add	sp, #88	; 0x58
 800bbe0:	bd70      	pop	{r4, r5, r6, pc}
 800bbe2:	466a      	mov	r2, sp
 800bbe4:	f000 f862 	bl	800bcac <_fstat_r>
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	dbec      	blt.n	800bbc6 <__swhatbuf_r+0x12>
 800bbec:	9901      	ldr	r1, [sp, #4]
 800bbee:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bbf2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bbf6:	4259      	negs	r1, r3
 800bbf8:	4159      	adcs	r1, r3
 800bbfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbfe:	e7eb      	b.n	800bbd8 <__swhatbuf_r+0x24>

0800bc00 <__smakebuf_r>:
 800bc00:	898b      	ldrh	r3, [r1, #12]
 800bc02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc04:	079d      	lsls	r5, r3, #30
 800bc06:	4606      	mov	r6, r0
 800bc08:	460c      	mov	r4, r1
 800bc0a:	d507      	bpl.n	800bc1c <__smakebuf_r+0x1c>
 800bc0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	6123      	str	r3, [r4, #16]
 800bc14:	2301      	movs	r3, #1
 800bc16:	6163      	str	r3, [r4, #20]
 800bc18:	b002      	add	sp, #8
 800bc1a:	bd70      	pop	{r4, r5, r6, pc}
 800bc1c:	ab01      	add	r3, sp, #4
 800bc1e:	466a      	mov	r2, sp
 800bc20:	f7ff ffc8 	bl	800bbb4 <__swhatbuf_r>
 800bc24:	9900      	ldr	r1, [sp, #0]
 800bc26:	4605      	mov	r5, r0
 800bc28:	4630      	mov	r0, r6
 800bc2a:	f7fe ff0f 	bl	800aa4c <_malloc_r>
 800bc2e:	b948      	cbnz	r0, 800bc44 <__smakebuf_r+0x44>
 800bc30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc34:	059a      	lsls	r2, r3, #22
 800bc36:	d4ef      	bmi.n	800bc18 <__smakebuf_r+0x18>
 800bc38:	f023 0303 	bic.w	r3, r3, #3
 800bc3c:	f043 0302 	orr.w	r3, r3, #2
 800bc40:	81a3      	strh	r3, [r4, #12]
 800bc42:	e7e3      	b.n	800bc0c <__smakebuf_r+0xc>
 800bc44:	89a3      	ldrh	r3, [r4, #12]
 800bc46:	6020      	str	r0, [r4, #0]
 800bc48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc4c:	81a3      	strh	r3, [r4, #12]
 800bc4e:	9b00      	ldr	r3, [sp, #0]
 800bc50:	6163      	str	r3, [r4, #20]
 800bc52:	9b01      	ldr	r3, [sp, #4]
 800bc54:	6120      	str	r0, [r4, #16]
 800bc56:	b15b      	cbz	r3, 800bc70 <__smakebuf_r+0x70>
 800bc58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	f000 f837 	bl	800bcd0 <_isatty_r>
 800bc62:	b128      	cbz	r0, 800bc70 <__smakebuf_r+0x70>
 800bc64:	89a3      	ldrh	r3, [r4, #12]
 800bc66:	f023 0303 	bic.w	r3, r3, #3
 800bc6a:	f043 0301 	orr.w	r3, r3, #1
 800bc6e:	81a3      	strh	r3, [r4, #12]
 800bc70:	89a3      	ldrh	r3, [r4, #12]
 800bc72:	431d      	orrs	r5, r3
 800bc74:	81a5      	strh	r5, [r4, #12]
 800bc76:	e7cf      	b.n	800bc18 <__smakebuf_r+0x18>

0800bc78 <memmove>:
 800bc78:	4288      	cmp	r0, r1
 800bc7a:	b510      	push	{r4, lr}
 800bc7c:	eb01 0402 	add.w	r4, r1, r2
 800bc80:	d902      	bls.n	800bc88 <memmove+0x10>
 800bc82:	4284      	cmp	r4, r0
 800bc84:	4623      	mov	r3, r4
 800bc86:	d807      	bhi.n	800bc98 <memmove+0x20>
 800bc88:	1e43      	subs	r3, r0, #1
 800bc8a:	42a1      	cmp	r1, r4
 800bc8c:	d008      	beq.n	800bca0 <memmove+0x28>
 800bc8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc96:	e7f8      	b.n	800bc8a <memmove+0x12>
 800bc98:	4402      	add	r2, r0
 800bc9a:	4601      	mov	r1, r0
 800bc9c:	428a      	cmp	r2, r1
 800bc9e:	d100      	bne.n	800bca2 <memmove+0x2a>
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcaa:	e7f7      	b.n	800bc9c <memmove+0x24>

0800bcac <_fstat_r>:
 800bcac:	b538      	push	{r3, r4, r5, lr}
 800bcae:	4d07      	ldr	r5, [pc, #28]	; (800bccc <_fstat_r+0x20>)
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	4604      	mov	r4, r0
 800bcb4:	4608      	mov	r0, r1
 800bcb6:	4611      	mov	r1, r2
 800bcb8:	602b      	str	r3, [r5, #0]
 800bcba:	f7f6 ffbe 	bl	8002c3a <_fstat>
 800bcbe:	1c43      	adds	r3, r0, #1
 800bcc0:	d102      	bne.n	800bcc8 <_fstat_r+0x1c>
 800bcc2:	682b      	ldr	r3, [r5, #0]
 800bcc4:	b103      	cbz	r3, 800bcc8 <_fstat_r+0x1c>
 800bcc6:	6023      	str	r3, [r4, #0]
 800bcc8:	bd38      	pop	{r3, r4, r5, pc}
 800bcca:	bf00      	nop
 800bccc:	20000690 	.word	0x20000690

0800bcd0 <_isatty_r>:
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	4d06      	ldr	r5, [pc, #24]	; (800bcec <_isatty_r+0x1c>)
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	4604      	mov	r4, r0
 800bcd8:	4608      	mov	r0, r1
 800bcda:	602b      	str	r3, [r5, #0]
 800bcdc:	f7f6 ffbd 	bl	8002c5a <_isatty>
 800bce0:	1c43      	adds	r3, r0, #1
 800bce2:	d102      	bne.n	800bcea <_isatty_r+0x1a>
 800bce4:	682b      	ldr	r3, [r5, #0]
 800bce6:	b103      	cbz	r3, 800bcea <_isatty_r+0x1a>
 800bce8:	6023      	str	r3, [r4, #0]
 800bcea:	bd38      	pop	{r3, r4, r5, pc}
 800bcec:	20000690 	.word	0x20000690

0800bcf0 <_sbrk_r>:
 800bcf0:	b538      	push	{r3, r4, r5, lr}
 800bcf2:	4d06      	ldr	r5, [pc, #24]	; (800bd0c <_sbrk_r+0x1c>)
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	4604      	mov	r4, r0
 800bcf8:	4608      	mov	r0, r1
 800bcfa:	602b      	str	r3, [r5, #0]
 800bcfc:	f7f6 ffc6 	bl	8002c8c <_sbrk>
 800bd00:	1c43      	adds	r3, r0, #1
 800bd02:	d102      	bne.n	800bd0a <_sbrk_r+0x1a>
 800bd04:	682b      	ldr	r3, [r5, #0]
 800bd06:	b103      	cbz	r3, 800bd0a <_sbrk_r+0x1a>
 800bd08:	6023      	str	r3, [r4, #0]
 800bd0a:	bd38      	pop	{r3, r4, r5, pc}
 800bd0c:	20000690 	.word	0x20000690

0800bd10 <abort>:
 800bd10:	b508      	push	{r3, lr}
 800bd12:	2006      	movs	r0, #6
 800bd14:	f000 f870 	bl	800bdf8 <raise>
 800bd18:	2001      	movs	r0, #1
 800bd1a:	f7f6 ff5b 	bl	8002bd4 <_exit>

0800bd1e <_calloc_r>:
 800bd1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd20:	fba1 2402 	umull	r2, r4, r1, r2
 800bd24:	b94c      	cbnz	r4, 800bd3a <_calloc_r+0x1c>
 800bd26:	4611      	mov	r1, r2
 800bd28:	9201      	str	r2, [sp, #4]
 800bd2a:	f7fe fe8f 	bl	800aa4c <_malloc_r>
 800bd2e:	9a01      	ldr	r2, [sp, #4]
 800bd30:	4605      	mov	r5, r0
 800bd32:	b930      	cbnz	r0, 800bd42 <_calloc_r+0x24>
 800bd34:	4628      	mov	r0, r5
 800bd36:	b003      	add	sp, #12
 800bd38:	bd30      	pop	{r4, r5, pc}
 800bd3a:	220c      	movs	r2, #12
 800bd3c:	6002      	str	r2, [r0, #0]
 800bd3e:	2500      	movs	r5, #0
 800bd40:	e7f8      	b.n	800bd34 <_calloc_r+0x16>
 800bd42:	4621      	mov	r1, r4
 800bd44:	f7fd fb12 	bl	800936c <memset>
 800bd48:	e7f4      	b.n	800bd34 <_calloc_r+0x16>

0800bd4a <_realloc_r>:
 800bd4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd4e:	4680      	mov	r8, r0
 800bd50:	4614      	mov	r4, r2
 800bd52:	460e      	mov	r6, r1
 800bd54:	b921      	cbnz	r1, 800bd60 <_realloc_r+0x16>
 800bd56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd5a:	4611      	mov	r1, r2
 800bd5c:	f7fe be76 	b.w	800aa4c <_malloc_r>
 800bd60:	b92a      	cbnz	r2, 800bd6e <_realloc_r+0x24>
 800bd62:	f7fe faa7 	bl	800a2b4 <_free_r>
 800bd66:	4625      	mov	r5, r4
 800bd68:	4628      	mov	r0, r5
 800bd6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd6e:	f000 f85f 	bl	800be30 <_malloc_usable_size_r>
 800bd72:	4284      	cmp	r4, r0
 800bd74:	4607      	mov	r7, r0
 800bd76:	d802      	bhi.n	800bd7e <_realloc_r+0x34>
 800bd78:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd7c:	d812      	bhi.n	800bda4 <_realloc_r+0x5a>
 800bd7e:	4621      	mov	r1, r4
 800bd80:	4640      	mov	r0, r8
 800bd82:	f7fe fe63 	bl	800aa4c <_malloc_r>
 800bd86:	4605      	mov	r5, r0
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	d0ed      	beq.n	800bd68 <_realloc_r+0x1e>
 800bd8c:	42bc      	cmp	r4, r7
 800bd8e:	4622      	mov	r2, r4
 800bd90:	4631      	mov	r1, r6
 800bd92:	bf28      	it	cs
 800bd94:	463a      	movcs	r2, r7
 800bd96:	f7fd fbd6 	bl	8009546 <memcpy>
 800bd9a:	4631      	mov	r1, r6
 800bd9c:	4640      	mov	r0, r8
 800bd9e:	f7fe fa89 	bl	800a2b4 <_free_r>
 800bda2:	e7e1      	b.n	800bd68 <_realloc_r+0x1e>
 800bda4:	4635      	mov	r5, r6
 800bda6:	e7df      	b.n	800bd68 <_realloc_r+0x1e>

0800bda8 <_raise_r>:
 800bda8:	291f      	cmp	r1, #31
 800bdaa:	b538      	push	{r3, r4, r5, lr}
 800bdac:	4604      	mov	r4, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	d904      	bls.n	800bdbc <_raise_r+0x14>
 800bdb2:	2316      	movs	r3, #22
 800bdb4:	6003      	str	r3, [r0, #0]
 800bdb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bdba:	bd38      	pop	{r3, r4, r5, pc}
 800bdbc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bdbe:	b112      	cbz	r2, 800bdc6 <_raise_r+0x1e>
 800bdc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdc4:	b94b      	cbnz	r3, 800bdda <_raise_r+0x32>
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f000 f830 	bl	800be2c <_getpid_r>
 800bdcc:	462a      	mov	r2, r5
 800bdce:	4601      	mov	r1, r0
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdd6:	f000 b817 	b.w	800be08 <_kill_r>
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d00a      	beq.n	800bdf4 <_raise_r+0x4c>
 800bdde:	1c59      	adds	r1, r3, #1
 800bde0:	d103      	bne.n	800bdea <_raise_r+0x42>
 800bde2:	2316      	movs	r3, #22
 800bde4:	6003      	str	r3, [r0, #0]
 800bde6:	2001      	movs	r0, #1
 800bde8:	e7e7      	b.n	800bdba <_raise_r+0x12>
 800bdea:	2400      	movs	r4, #0
 800bdec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	4798      	blx	r3
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	e7e0      	b.n	800bdba <_raise_r+0x12>

0800bdf8 <raise>:
 800bdf8:	4b02      	ldr	r3, [pc, #8]	; (800be04 <raise+0xc>)
 800bdfa:	4601      	mov	r1, r0
 800bdfc:	6818      	ldr	r0, [r3, #0]
 800bdfe:	f7ff bfd3 	b.w	800bda8 <_raise_r>
 800be02:	bf00      	nop
 800be04:	200001d0 	.word	0x200001d0

0800be08 <_kill_r>:
 800be08:	b538      	push	{r3, r4, r5, lr}
 800be0a:	4d07      	ldr	r5, [pc, #28]	; (800be28 <_kill_r+0x20>)
 800be0c:	2300      	movs	r3, #0
 800be0e:	4604      	mov	r4, r0
 800be10:	4608      	mov	r0, r1
 800be12:	4611      	mov	r1, r2
 800be14:	602b      	str	r3, [r5, #0]
 800be16:	f7f6 fecd 	bl	8002bb4 <_kill>
 800be1a:	1c43      	adds	r3, r0, #1
 800be1c:	d102      	bne.n	800be24 <_kill_r+0x1c>
 800be1e:	682b      	ldr	r3, [r5, #0]
 800be20:	b103      	cbz	r3, 800be24 <_kill_r+0x1c>
 800be22:	6023      	str	r3, [r4, #0]
 800be24:	bd38      	pop	{r3, r4, r5, pc}
 800be26:	bf00      	nop
 800be28:	20000690 	.word	0x20000690

0800be2c <_getpid_r>:
 800be2c:	f7f6 beba 	b.w	8002ba4 <_getpid>

0800be30 <_malloc_usable_size_r>:
 800be30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be34:	1f18      	subs	r0, r3, #4
 800be36:	2b00      	cmp	r3, #0
 800be38:	bfbc      	itt	lt
 800be3a:	580b      	ldrlt	r3, [r1, r0]
 800be3c:	18c0      	addlt	r0, r0, r3
 800be3e:	4770      	bx	lr

0800be40 <_init>:
 800be40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be42:	bf00      	nop
 800be44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be46:	bc08      	pop	{r3}
 800be48:	469e      	mov	lr, r3
 800be4a:	4770      	bx	lr

0800be4c <_fini>:
 800be4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be4e:	bf00      	nop
 800be50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be52:	bc08      	pop	{r3}
 800be54:	469e      	mov	lr, r3
 800be56:	4770      	bx	lr
