Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 26 20:51:28 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EOUT_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FOUT_P (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GOUT_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HOUT_P (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: clk_5M_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 902 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.926        0.000                      0                10479        0.052        0.000                      0                10479        2.565        0.000                       0                  4863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_10M_my_clk_generator                                                                  {0.000 50.000}       100.000         10.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.418        0.000                      0                  923        0.061        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_10M_my_clk_generator                                                                       95.596        0.000                      0                   99        0.130        0.000                      0                   99       49.600        0.000                       0                    63  
  clk_150M_my_clk_generator                                                                       1.796        0.000                      0                 8885        0.052        0.000                      0                 8885        2.565        0.000                       0                  4316  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_10M_my_clk_generator         2.114        0.000                      0                   57        0.173        0.000                      0                   57  
clk_10M_my_clk_generator   clk_150M_my_clk_generator        2.131        0.000                      0                    4        0.606        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_10M_my_clk_generator                                                                    clk_10M_my_clk_generator                                                                         97.085        0.000                      0                   43        0.285        0.000                      0                   43  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_10M_my_clk_generator                                                                          3.611        0.000                      0                   29        0.172        0.000                      0                   29  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         0.926        0.000                      0                  414        0.253        0.000                      0                  414  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.145        0.000                      0                  100        0.265        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.431ns (14.470%)  route 2.548ns (85.530%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.386     8.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X46Y242        FDRE (Setup_fdre_C_R)       -0.281    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.431ns (14.470%)  route 2.548ns (85.530%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.386     8.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X46Y242        FDRE (Setup_fdre_C_R)       -0.281    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.431ns (14.470%)  route 2.548ns (85.530%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.386     8.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y242        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X46Y242        FDRE (Setup_fdre_C_R)       -0.281    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 29.418    

Slack (MET) :             29.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.431ns (14.898%)  route 2.462ns (85.102%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X46Y241        FDRE (Setup_fdre_C_R)       -0.281    38.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 29.503    

Slack (MET) :             29.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.431ns (14.898%)  route 2.462ns (85.102%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X46Y241        FDRE (Setup_fdre_C_R)       -0.281    38.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 29.503    

Slack (MET) :             29.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.431ns (14.898%)  route 2.462ns (85.102%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT4 (Prop_lut4_I1_O)        0.043     7.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.363     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y241        LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.301     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X46Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X46Y241        FDRE (Setup_fdre_C_R)       -0.281    38.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 29.503    

Slack (MET) :             29.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.716ns (21.628%)  route 2.594ns (78.372%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 37.877 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y258        FDRE (Prop_fdre_C_Q)         0.204     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.119     7.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X46Y256        LUT4 (Prop_lut4_I3_O)        0.126     7.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.550     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X50Y256        LUT6 (Prop_lut6_I3_O)        0.043     7.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X50Y256        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X50Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.925     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X43Y259        LUT5 (Prop_lut5_I2_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X43Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.366    37.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.783    38.660    
                         clock uncertainty           -0.035    38.624    
    SLICE_X43Y259        FDRE (Setup_fdre_C_D)        0.033    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 29.639    

Slack (MET) :             29.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.392ns (15.424%)  route 2.150ns (84.576%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT5 (Prop_lut5_I2_O)        0.047     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.351     8.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X43Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X43Y241        FDRE (Setup_fdre_C_R)       -0.395    37.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.989    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 29.740    

Slack (MET) :             29.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.392ns (15.424%)  route 2.150ns (84.576%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.625     7.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT5 (Prop_lut5_I0_O)        0.043     7.115 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.736     7.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y241        LUT5 (Prop_lut5_I2_O)        0.047     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.351     8.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X43Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X43Y241        FDRE (Setup_fdre_C_R)       -0.395    37.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         37.989    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 29.740    

Slack (MET) :             29.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.716ns (22.478%)  route 2.469ns (77.522%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 37.877 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y258        FDRE (Prop_fdre_C_Q)         0.204     5.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.119     7.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X46Y256        LUT4 (Prop_lut4_I3_O)        0.126     7.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=3, routed)           0.550     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X50Y256        LUT6 (Prop_lut6_I3_O)        0.043     7.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X50Y256        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X50Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.800     8.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X43Y259        LUT5 (Prop_lut5_I2_O)        0.043     8.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X43Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.366    37.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.783    38.660    
                         clock uncertainty           -0.035    38.624    
    SLICE_X43Y259        FDRE (Setup_fdre_C_D)        0.034    38.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 29.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y232        FDCE (Prop_fdce_C_Q)         0.100     2.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X42Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.596     2.874    
    SLICE_X42Y232        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y231        FDCE (Prop_fdce_C_Q)         0.091     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.061     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X42Y231        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     3.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y231        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.596     2.873    
    SLICE_X42Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.265%)  route 0.098ns (51.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y231        FDCE (Prop_fdce_C_Q)         0.091     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.098     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.595     2.873    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.674%)  route 0.100ns (52.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y232        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X42Y231        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     3.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y231        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.595     2.874    
    SLICE_X42Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.886%)  route 0.107ns (54.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y231        FDCE (Prop_fdce_C_Q)         0.091     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.107     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.595     2.873    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.346%)  route 0.242ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X37Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.242     3.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.576     2.892    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.346%)  route 0.242ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X37Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.242     3.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.576     2.892    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.346%)  route 0.242ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X37Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.242     3.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.576     2.892    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.346%)  route 0.242ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X37Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.242     3.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.576     2.892    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.346%)  route 0.242ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.625     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X37Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y231        FDCE (Prop_fdce_C_Q)         0.091     2.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.242     3.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.576     2.892    
    SLICE_X42Y230        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X51Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X51Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X52Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y230  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y230  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       95.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.596ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.994ns (23.765%)  route 3.189ns (76.235%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.598    -1.169    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.707 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.461    -0.246    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X50Y291        LUT6 (Prop_lut6_I1_O)        0.043    -0.203 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.348     0.145    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X51Y291        LUT5 (Prop_lut5_I0_O)        0.051     0.196 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.257     0.453    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X47Y291        LUT5 (Prop_lut5_I1_O)        0.136     0.589 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.665     1.255    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -0.731    97.025    
                         clock uncertainty           -0.153    96.872    
    SLICE_X47Y290        FDPE (Setup_fdpe_C_D)       -0.022    96.850    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.850    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 95.596    

Slack (MET) :             95.616ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.994ns (23.765%)  route 3.189ns (76.235%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.598    -1.169    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.707 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.461    -0.246    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X50Y291        LUT6 (Prop_lut6_I1_O)        0.043    -0.203 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.348     0.145    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X51Y291        LUT5 (Prop_lut5_I0_O)        0.051     0.196 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.257     0.453    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X47Y291        LUT5 (Prop_lut5_I1_O)        0.136     0.589 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.665     1.255    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -0.731    97.025    
                         clock uncertainty           -0.153    96.872    
    SLICE_X46Y290        FDCE (Setup_fdce_C_D)       -0.002    96.870    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         96.870    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 95.616    

Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.992ns (25.197%)  route 2.945ns (74.803%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279     0.646    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.689 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320     1.009    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.693    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.992ns (25.197%)  route 2.945ns (74.803%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279     0.646    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.689 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320     1.009    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.693    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.992ns (25.197%)  route 2.945ns (74.803%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279     0.646    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.689 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320     1.009    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.693    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.992ns (25.197%)  route 2.945ns (74.803%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279     0.646    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.689 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320     1.009    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.693    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.992ns (24.164%)  route 3.113ns (75.837%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.466     0.833    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y292        LUT5 (Prop_lut5_I2_O)        0.043     0.876 r  spi4adc/spi/delay_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.301     1.177    spi4adc/spi/delay_cnt[0]_C_i_1_n_0
    SLICE_X48Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X48Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -0.731    97.025    
                         clock uncertainty           -0.153    96.872    
    SLICE_X48Y292        FDCE (Setup_fdce_C_D)        0.011    96.883    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.883    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 95.706    

Slack (MET) :             95.784ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.999ns (26.171%)  route 2.818ns (73.829%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.732    -1.034    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y293        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.565 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.419    -0.146    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X47Y291        LUT3 (Prop_lut3_I1_O)        0.049    -0.097 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.207     0.110    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X46Y292        LUT6 (Prop_lut6_I4_O)        0.136     0.246 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.308     0.555    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y295        LUT2 (Prop_lut2_I0_O)        0.043     0.598 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.292     0.889    spi4adc/spi/dout_r2_out
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -0.731    97.027    
                         clock uncertainty           -0.153    96.874    
    SLICE_X43Y295        FDRE (Setup_fdre_C_CE)      -0.201    96.673    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         96.673    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 95.784    

Slack (MET) :             95.801ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.992ns (24.740%)  route 3.018ns (75.260%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.368     0.735    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I1_O)        0.043     0.778 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.303     1.082    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X48Y291        FDCE (Setup_fdce_C_D)        0.011    96.882    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                         96.882    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 95.801    

Slack (MET) :             95.818ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.992ns (25.924%)  route 2.835ns (74.076%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    -1.261    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.799 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    -0.171    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    -0.122 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353     0.231    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136     0.367 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279     0.646    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043     0.689 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.209     0.899    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X52Y292        FDCE (Setup_fdce_C_CE)      -0.178    96.716    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.716    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 95.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 spi4adc/status_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/reset_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.154%)  route 0.100ns (43.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X53Y293        FDCE                                         r  spi4adc/status_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/status_r_reg/Q
                         net (fo=14, routed)          0.100    -0.772    spi4adc/status
    SLICE_X52Y293        LUT6 (Prop_lut6_I2_O)        0.028    -0.744 r  spi4adc/reset_r_i_1/O
                         net (fo=1, routed)           0.000    -0.744    spi4adc/reset_r_i_1_n_0
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism              0.119    -0.961    
    SLICE_X52Y293        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.898%)  route 0.109ns (46.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X45Y292        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y292        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/dat_cnt_reg[2]_P/Q
                         net (fo=4, routed)           0.109    -0.763    spi4adc/spi/dat_cnt_reg[2]_P_n_0
    SLICE_X46Y292        LUT6 (Prop_lut6_I0_O)        0.028    -0.735 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.735    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X46Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.121    -0.958    
    SLICE_X46Y292        FDCE (Hold_fdce_C_D)         0.087    -0.871    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.053%)  route 0.113ns (46.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y291        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 f  spi4adc/spi/dat_cnt_reg[0]_P/Q
                         net (fo=5, routed)           0.113    -0.759    spi4adc/spi/dat_cnt_reg[0]_P_n_0
    SLICE_X50Y290        LUT4 (Prop_lut4_I1_O)        0.028    -0.731 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.731    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.122    -0.958    
    SLICE_X50Y290        FDCE (Hold_fdce_C_D)         0.087    -0.871    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.394%)  route 0.116ns (47.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y295        FDCE (Prop_fdce_C_Q)         0.100    -0.871 r  spi4adc/spi/d_cnt_reg[1]/Q
                         net (fo=14, routed)          0.116    -0.755    spi4adc/spi/d_cnt_reg__0[1]
    SLICE_X46Y295        LUT6 (Prop_lut6_I3_O)        0.028    -0.727 r  spi4adc/spi/d_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.727    spi4adc/spi/d_cnt0[5]
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism              0.118    -0.960    
    SLICE_X46Y295        FDPE (Hold_fdpe_C_D)         0.087    -0.873    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.344%)  route 0.117ns (47.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y292        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/reset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.117    -0.755    spi4adc/reset_cnt_reg_n_0_[0]
    SLICE_X50Y292        LUT4 (Prop_lut4_I0_O)        0.028    -0.727 r  spi4adc/reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.727    spi4adc/reset_cnt[1]_i_1_n_0
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X50Y292        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 spi4adc/reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.919%)  route 0.119ns (48.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y292        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/reset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.119    -0.753    spi4adc/reset_cnt_reg_n_0_[0]
    SLICE_X50Y292        LUT5 (Prop_lut5_I1_O)        0.028    -0.725 r  spi4adc/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.725    spi4adc/reset_cnt[2]_i_1_n_0
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[2]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X50Y292        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 spi4adc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.965%)  route 0.128ns (50.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X53Y293        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.744    spi4adc/spi/out[1]
    SLICE_X52Y293        LUT5 (Prop_lut5_I2_O)        0.028    -0.716 r  spi4adc/spi/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.716    spi4adc/spi_n_2
    SLICE_X52Y293        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.119    -0.961    
    SLICE_X52Y293        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi4adc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/en_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.578%)  route 0.130ns (50.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X53Y293        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.742    spi4adc/spi/out[1]
    SLICE_X52Y293        LUT6 (Prop_lut6_I3_O)        0.028    -0.714 r  spi4adc/spi/en_r_i_1/O
                         net (fo=1, routed)           0.000    -0.714    spi4adc/spi_n_3
    SLICE_X52Y293        FDCE                                         r  spi4adc/en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/en_r_reg/C
                         clock pessimism              0.119    -0.961    
    SLICE_X52Y293        FDCE (Hold_fdce_C_D)         0.087    -0.874    spi4adc/en_r_reg
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.231%)  route 0.127ns (49.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X49Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y291        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/spi/dat_cnt_reg[3]_C/Q
                         net (fo=5, routed)           0.127    -0.745    spi4adc/spi/dat_cnt_reg[3]_C_n_0
    SLICE_X47Y291        LUT6 (Prop_lut6_I1_O)        0.028    -0.717 r  spi4adc/spi/dat_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.717    spi4adc/spi/dat_cnt[5]
    SLICE_X47Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.141    -0.938    
    SLICE_X47Y291        FDCE (Hold_fdce_C_D)         0.060    -0.878    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 spi4adc/spi/delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.220%)  route 0.089ns (37.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.706    -0.973    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y292        FDCE (Prop_fdce_C_Q)         0.118    -0.855 r  spi4adc/spi/delay_cnt_reg[3]/Q
                         net (fo=6, routed)           0.089    -0.766    spi4adc/spi/delay_cnt[3]
    SLICE_X53Y292        LUT3 (Prop_lut3_I2_O)        0.028    -0.738 r  spi4adc/spi/delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.738    spi4adc/spi/p_2_in[4]
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism              0.119    -0.962    
    SLICE_X53Y292        FDCE (Hold_fdce_C_D)         0.061    -0.901    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_my_clk_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y17   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X1Y239     cnt_1M_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y291    spi4adc/spi/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y295    spi4adc/spi/d_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y294    spi4adc/spi/d_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X48Y292    spi4adc/spi/delay_cnt_reg[0]_C/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X53Y292    spi4adc/spi/delay_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y239     cnt_1M_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X50Y291    spi4adc/spi/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X53Y292    spi4adc/spi/delay_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X48Y291    spi4adc/spi/sclk_rdy_reg_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         50.000      49.600     SLICE_X49Y291    spi4adc/spi/sclk_rdy_reg_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X50Y291    spi4adc/spi/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y291    spi4adc/spi/clk_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y239     clk_1M_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y292    spi4adc/spi/dat_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X46Y292    spi4adc/spi/dat_cnt_reg[2]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X45Y292    spi4adc/spi/dat_cnt_reg[2]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y291    spi4adc/spi/dat_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y291    spi4adc/spi/dat_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y292    spi4adc/spi/dat_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.259ns (5.736%)  route 4.257ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.320ns = ( 4.347 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.257     1.592    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X22Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.288     4.347    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.841     3.506    
                         clock uncertainty           -0.087     3.418    
    SLICE_X22Y216        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     3.387    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          3.387    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.204ns (5.240%)  route 3.689ns (94.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.423ns = ( 4.244 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.085ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.407    -3.085    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X37Y207        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y207        FDRE (Prop_fdre_C_Q)         0.204    -2.881 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/Q
                         net (fo=35, routed)          3.689     0.808    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ADDRBWRADDR[6]
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.185     4.244    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.871     3.373    
                         clock uncertainty           -0.087     3.286    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.496     2.790    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.259ns (6.624%)  route 3.651ns (93.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.420ns = ( 4.247 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.031ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.461    -3.031    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X20Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y214        FDRE (Prop_fdre_C_Q)         0.259    -2.772 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=34, routed)          3.651     0.879    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][11]
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.188     4.247    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/out
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.871     3.376    
                         clock uncertainty           -0.087     3.289    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     2.873    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.302ns (7.077%)  route 3.965ns (92.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.379ns = ( 4.288 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         3.965     1.300    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X32Y217        LUT3 (Prop_lut3_I1_O)        0.043     1.343 r  ltc2271/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X32Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.229     4.288    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.841     3.447    
                         clock uncertainty           -0.087     3.359    
    SLICE_X32Y217        FDRE (Setup_fdre_C_D)        0.066     3.425    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.425    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.223ns (5.767%)  route 3.644ns (94.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.423ns = ( 4.244 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.085ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.407    -3.085    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X37Y207        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y207        FDRE (Prop_fdre_C_Q)         0.223    -2.862 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/Q
                         net (fo=35, routed)          3.644     0.782    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ADDRBWRADDR[3]
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.185     4.244    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y36         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.871     3.373    
                         clock uncertainty           -0.087     3.286    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     2.870    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.870    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.266ns (6.077%)  route 4.111ns (93.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 4.345 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.028ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.464    -3.028    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X24Y202        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.805 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          4.111     1.306    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X8Y222         LUT6 (Prop_lut6_I4_O)        0.043     1.349 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.349    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[20]
    SLICE_X8Y222         FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.286     4.345    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X8Y222         FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]/C
                         clock pessimism             -0.761     3.584    
                         clock uncertainty           -0.087     3.496    
    SLICE_X8Y222         FDRE (Setup_fdre_C_D)        0.066     3.562    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.266ns (6.088%)  route 4.103ns (93.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 4.345 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.028ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.464    -3.028    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X24Y202        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y202        FDRE (Prop_fdre_C_Q)         0.223    -2.805 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          4.103     1.298    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X8Y222         LUT6 (Prop_lut6_I4_O)        0.043     1.341 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.341    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[18]
    SLICE_X8Y222         FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.286     4.345    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X8Y222         FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]/C
                         clock pessimism             -0.761     3.584    
                         clock uncertainty           -0.087     3.496    
    SLICE_X8Y222         FDRE (Setup_fdre_C_D)        0.066     3.562    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.204ns (5.622%)  route 3.424ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.419ns = ( 4.248 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.085ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.407    -3.085    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X37Y207        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y207        FDRE (Prop_fdre_C_Q)         0.204    -2.881 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/Q
                         net (fo=35, routed)          3.424     0.543    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/ADDRBWRADDR[6]
    RAMB36_X0Y37         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.189     4.248    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y37         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.871     3.377    
                         clock uncertainty           -0.087     3.290    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.496     2.794    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.362ns (9.628%)  route 3.398ns (90.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.480ns = ( 4.187 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.463    -3.029    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X30Y204        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y204        FDRE (Prop_fdre_C_Q)         0.236    -2.793 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=14, routed)          0.975    -1.818    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X20Y200        LUT2 (Prop_lut2_I0_O)        0.126    -1.692 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          2.423     0.731    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/E[0]
    RAMB36_X3Y39         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.128     4.187    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X3Y39         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.871     3.316    
                         clock uncertainty           -0.087     3.229    
    RAMB36_X3Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     2.986    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.986    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.259ns (7.106%)  route 3.386ns (92.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.417ns = ( 4.250 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.031ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.461    -3.031    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X20Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y214        FDRE (Prop_fdre_C_Q)         0.259    -2.772 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=34, routed)          3.386     0.614    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][11]
    RAMB36_X0Y37         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.191     4.250    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/out
    RAMB36_X0Y37         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.871     3.379    
                         clock uncertainty           -0.087     3.292    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     2.876    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.876    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X49Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDRE (Prop_fdre_C_Q)         0.100    -0.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y228        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y228        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.142    -1.049    
    SLICE_X50Y228        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.918    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.283ns (65.888%)  route 0.147ns (34.112%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y249        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[12]
    SLICE_X26Y249        LUT5 (Prop_lut5_I4_O)        0.027    -0.725 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.725    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.628 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.586 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.586    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1_n_7
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.295ns (66.815%)  route 0.147ns (33.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y249        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[12]
    SLICE_X26Y249        LUT5 (Prop_lut5_I4_O)        0.027    -0.725 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.725    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.628 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.574 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.574    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1_n_5
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[18]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.712%)  route 0.101ns (50.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y293        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y293        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.769    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X38Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.141    -0.936    
    SLICE_X38Y293        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.834    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.834    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.302ns (67.333%)  route 0.147ns (32.667%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y249        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[12]
    SLICE_X26Y249        LUT5 (Prop_lut5_I4_O)        0.027    -0.725 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.725    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.628 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.567 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.567    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1_n_6
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[17]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (55.011%)  route 0.097ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X48Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        FDRE (Prop_fdre_C_Q)         0.118    -0.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X50Y228        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.842    -1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y228        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.142    -1.049    
    SLICE_X50Y228        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.315%)  route 0.107ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y292        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y292        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.764    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y291        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y291        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.141    -0.937    
    SLICE_X38Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.838    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.623%)  route 0.146ns (55.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y292        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y292        FDRE (Prop_fdre_C_Q)         0.118    -0.852 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.146    -0.706    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y291        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y291        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.141    -0.937    
    SLICE_X34Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.783    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.309ns (67.835%)  route 0.147ns (32.165%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y249        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[12]
    SLICE_X26Y249        LUT5 (Prop_lut5_I4_O)        0.027    -0.725 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.725    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.628 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.560 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.560    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1_n_4
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y250        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.310ns (67.905%)  route 0.147ns (32.095%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.663    -1.016    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y249        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.898 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[12]/Q
                         net (fo=3, routed)           0.146    -0.752    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[12]
    SLICE_X26Y249        LUT5 (Prop_lut5_I4_O)        0.027    -0.725 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.725    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_5_n_0
    SLICE_X26Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097    -0.628 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.627    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1_n_0
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.600 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.600    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1_n_0
    SLICE_X26Y251        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.559 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.559    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[23]_i_1_n_7
    SLICE_X26Y251        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.977    -1.056    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y251        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[20]/C
                         clock pessimism              0.326    -0.730    
    SLICE_X26Y251        FDRE (Hold_fdre_C_D)         0.092    -0.638    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y38     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y38     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X0Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X0Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y244    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X50Y228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.683ns  (logic 0.956ns (25.957%)  route 2.727ns (74.043%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320    94.091    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.205    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.205    
                         arrival time                         -94.091    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.683ns  (logic 0.956ns (25.957%)  route 2.727ns (74.043%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320    94.091    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.205    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.205    
                         arrival time                         -94.091    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.683ns  (logic 0.956ns (25.957%)  route 2.727ns (74.043%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320    94.091    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.205    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.205    
                         arrival time                         -94.091    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.683ns  (logic 0.956ns (25.957%)  route 2.727ns (74.043%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.320    94.091    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y292        FDCE (Setup_fdce_C_CE)      -0.201    96.205    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.205    
                         arrival time                         -94.091    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.856ns  (logic 0.958ns (24.845%)  route 2.898ns (75.155%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.598    91.841    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    92.303 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.461    92.764    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X50Y291        LUT6 (Prop_lut6_I1_O)        0.043    92.807 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.348    93.155    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X51Y291        LUT5 (Prop_lut5_I0_O)        0.051    93.206 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.257    93.463    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X47Y291        LUT5 (Prop_lut5_I1_O)        0.136    93.599 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.665    94.264    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X47Y290        FDPE (Setup_fdpe_C_D)       -0.022    96.385    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.385    
                         arrival time                         -94.264    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.856ns  (logic 0.958ns (24.845%)  route 2.898ns (75.155%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.598    91.841    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    92.303 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.461    92.764    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X50Y291        LUT6 (Prop_lut6_I1_O)        0.043    92.807 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.348    93.155    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X51Y291        LUT5 (Prop_lut5_I0_O)        0.051    93.206 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.257    93.463    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X47Y291        LUT5 (Prop_lut5_I1_O)        0.136    93.599 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.665    94.264    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X46Y290        FDCE (Setup_fdce_C_D)       -0.002    96.405    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         96.405    
                         arrival time                         -94.264    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.851ns  (logic 0.956ns (24.822%)  route 2.895ns (75.178%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.466    93.916    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y292        LUT5 (Prop_lut5_I2_O)        0.043    93.959 r  spi4adc/spi/delay_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.301    94.260    spi4adc/spi/delay_cnt[0]_C_i_1_n_0
    SLICE_X48Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X48Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X48Y292        FDCE (Setup_fdce_C_D)        0.011    96.418    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.418    
                         arrival time                         -94.260    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.573ns  (logic 0.956ns (26.759%)  route 2.617ns (73.241%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.209    93.981    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X52Y292        FDCE (Setup_fdce_C_CE)      -0.178    96.228    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.228    
                         arrival time                         -93.981    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.573ns  (logic 0.956ns (26.759%)  route 2.617ns (73.241%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.279    93.729    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y292        LUT2 (Prop_lut2_I0_O)        0.043    93.772 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.209    93.981    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X52Y292        FDCE (Setup_fdce_C_CE)      -0.178    96.228    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.228    
                         arrival time                         -93.981    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.756ns  (logic 0.956ns (25.454%)  route 2.800ns (74.546%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.583    91.821    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.462    92.283 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.628    92.911    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X49Y292        LUT3 (Prop_lut3_I1_O)        0.049    92.961 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.353    93.313    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y292        LUT5 (Prop_lut5_I3_O)        0.136    93.449 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.368    93.818    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I1_O)        0.043    93.861 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.303    94.164    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X48Y291        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X48Y291        FDCE (Setup_fdce_C_D)        0.011    96.417    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                         96.417    
                         arrival time                         -94.164    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.207ns (24.515%)  route 0.637ns (75.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y296        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.323    -0.548    spi4adc/spi/spi_data[29]
    SLICE_X44Y296        LUT6 (Prop_lut6_I1_O)        0.028    -0.520 r  spi4adc/spi/dout_r_i_9/O
                         net (fo=1, routed)           0.315    -0.206    spi4adc/spi/dout_r_i_9_n_0
    SLICE_X43Y295        LUT6 (Prop_lut6_I0_O)        0.028    -0.178 r  spi4adc/spi/dout_r_i_4/O
                         net (fo=1, routed)           0.000    -0.178    spi4adc/spi/dout_r_i_4_n_0
    SLICE_X43Y295        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.127 r  spi4adc/spi/dout_r_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.127    spi4adc/spi/dout_r_reg_i_2_n_0
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.273    -0.369    
    SLICE_X43Y295        FDRE (Hold_fdre_C_D)         0.070    -0.299    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.128ns (15.213%)  route 0.713ns (84.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.381    -0.490    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT5 (Prop_lut5_I0_O)        0.028    -0.462 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.332    -0.130    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X47Y290        FDPE (Hold_fdpe_C_D)         0.040    -0.330    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.128ns (15.213%)  route 0.713ns (84.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.381    -0.490    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT5 (Prop_lut5_I0_O)        0.028    -0.462 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.332    -0.130    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y290        FDCE (Hold_fdce_C_D)         0.037    -0.333    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.333ns (28.106%)  route 0.852ns (71.894%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.272    -0.277    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X46Y291        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.102 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.285     0.184    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X47Y292        LUT5 (Prop_lut5_I3_O)        0.030     0.214 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    spi4adc/spi/dat_cnt[1]
    SLICE_X47Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X47Y292        FDCE (Hold_fdce_C_D)         0.070    -0.300    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.331ns (27.472%)  route 0.874ns (72.528%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.272    -0.277    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X46Y291        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.102 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.308     0.206    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X46Y292        LUT6 (Prop_lut6_I1_O)        0.028     0.234 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.234    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X46Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y292        FDCE (Hold_fdce_C_D)         0.087    -0.283    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.331ns (27.997%)  route 0.851ns (72.003%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.272    -0.277    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X46Y291        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.102 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.285     0.183    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X45Y292        LUT6 (Prop_lut6_I0_O)        0.028     0.211 r  spi4adc/spi/dat_cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.211    spi4adc/spi/dat_cnt[2]_P_i_1_n_0
    SLICE_X45Y292        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X45Y292        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X45Y292        FDPE (Hold_fdpe_C_D)         0.060    -0.310    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.327ns (26.868%)  route 0.890ns (73.132%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.286    -0.263    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.092 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.310     0.218    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X52Y292        LUT6 (Prop_lut6_I3_O)        0.028     0.246 r  spi4adc/spi/delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    spi4adc/spi/p_2_in[3]
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.273    -0.372    
    SLICE_X52Y292        FDCE (Hold_fdce_C_D)         0.087    -0.285    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.327ns (26.802%)  route 0.893ns (73.198%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.286    -0.263    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y293        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.092 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.313     0.221    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X52Y292        LUT4 (Prop_lut4_I1_O)        0.028     0.249 r  spi4adc/spi/delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.249    spi4adc/spi/p_2_in[1]
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.436    -0.645    
                         clock uncertainty            0.273    -0.372    
    SLICE_X52Y292        FDCE (Hold_fdce_C_D)         0.087    -0.285    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.331ns (27.858%)  route 0.857ns (72.142%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.272    -0.277    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X46Y291        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.102 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.196     0.094    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X48Y291        LUT5 (Prop_lut5_I3_O)        0.028     0.122 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.095     0.217    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X49Y291        FDPE (Hold_fdpe_C_D)         0.047    -0.324    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.331ns (27.481%)  route 0.873ns (72.519%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.028    -0.549 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.366    -0.183    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y293        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.008 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.213     0.205    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X47Y291        LUT5 (Prop_lut5_I3_O)        0.028     0.233 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.233    spi4adc/spi/dat_cnt[4]
    SLICE_X47Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X47Y291        FDCE (Hold_fdce_C_D)         0.060    -0.310    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.807ns (21.360%)  route 2.971ns (78.640%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.337    -2.332    spi4adc/spi/reset_r_reg
    SLICE_X46Y291        LUT2 (Prop_lut2_I0_O)        0.043    -2.289 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.402    -1.887    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X45Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    -1.425 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.192    -1.234    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X46Y290        LUT3 (Prop_lut3_I1_O)        0.043    -1.191 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           2.041     0.850    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.297     4.356    ltc2271/inst/ila_core_inst/out
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism             -1.076     3.280    
                         clock uncertainty           -0.273     3.007    
    SLICE_X14Y209        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     2.981    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.807ns (23.063%)  route 2.692ns (76.937%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.325ns = ( 4.342 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.337    -2.332    spi4adc/spi/reset_r_reg
    SLICE_X46Y291        LUT2 (Prop_lut2_I0_O)        0.043    -2.289 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.402    -1.887    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X45Y290        LDCE (SetClr_ldce_CLR_Q)     0.462    -1.425 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.192    -1.234    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X46Y290        LUT3 (Prop_lut3_I1_O)        0.043    -1.191 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.762     0.571    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X23Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.283     4.342    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076     3.266    
                         clock uncertainty           -0.273     2.993    
    SLICE_X23Y221        FDRE (Setup_fdre_C_D)       -0.022     2.971    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.223ns (7.129%)  route 2.905ns (92.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 4.356 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.567    -2.925    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y295        FDRE (Prop_fdre_C_Q)         0.223    -2.702 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           2.905     0.203    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.297     4.356    ltc2271/inst/ila_core_inst/out
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -1.076     3.280    
                         clock uncertainty           -0.273     3.007    
    SLICE_X14Y209        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     2.971    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                          2.971    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.223ns (9.331%)  route 2.167ns (90.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.326ns = ( 4.341 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.567    -2.925    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y295        FDRE (Prop_fdre_C_Q)         0.223    -2.702 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           2.167    -0.535    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X23Y227        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.282     4.341    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y227        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076     3.265    
                         clock uncertainty           -0.273     2.992    
    SLICE_X23Y227        FDRE (Setup_fdre_C_D)       -0.009     2.983    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.983    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  3.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.128ns (10.910%)  route 1.045ns (89.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y290        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.081    -0.791    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X46Y290        LUT3 (Prop_lut3_I0_O)        0.028    -0.763 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.965     0.201    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X23Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.880    -1.153    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.717    
                         clock uncertainty            0.273    -0.444    
    SLICE_X23Y221        FDRE (Hold_fdre_C_D)         0.040    -0.404    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.128ns (9.822%)  route 1.175ns (90.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y290        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.081    -0.791    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X46Y290        LUT3 (Prop_lut3_I0_O)        0.028    -0.763 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.095     0.331    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.893    -1.140    ltc2271/inst/ila_core_inst/out
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.436    -0.704    
                         clock uncertainty            0.273    -0.431    
    SLICE_X14Y209        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.332    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.100ns (7.635%)  route 1.210ns (92.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.210     0.340    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X23Y227        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.879    -1.154    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y227        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.718    
                         clock uncertainty            0.273    -0.445    
    SLICE_X23Y227        FDRE (Hold_fdre_C_D)         0.032    -0.413    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.100ns (5.852%)  route 1.609ns (94.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/spi/clk
    SLICE_X43Y295        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.609     0.739    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.893    -1.140    ltc2271/inst/ila_core_inst/out
    SLICE_X14Y209        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.436    -0.704    
                         clock uncertainty            0.273    -0.431    
    SLICE_X14Y209        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.337    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  1.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       97.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.085ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.302ns (11.903%)  route 2.235ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.376    -0.391    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X49Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -0.731    97.025    
                         clock uncertainty           -0.153    96.872    
    SLICE_X49Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.694    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.694    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                 97.085    

Slack (MET) :             97.085ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.302ns (11.903%)  route 2.235ns (88.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.376    -0.391    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X49Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -0.731    97.025    
                         clock uncertainty           -0.153    96.872    
    SLICE_X49Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.694    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.694    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                 97.085    

Slack (MET) :             97.445ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.302ns (13.724%)  route 1.899ns (86.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.116    -0.727    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X50Y290        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X50Y290        FDCE (Recov_fdce_C_CLR)     -0.154    96.717    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.717    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                 97.445    

Slack (MET) :             97.475ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.302ns (14.056%)  route 1.847ns (85.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.987    -0.779    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X45Y292        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X45Y292        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -0.731    97.026    
                         clock uncertainty           -0.153    96.873    
    SLICE_X45Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.695    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.695    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                 97.475    

Slack (MET) :             97.490ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.302ns (14.401%)  route 1.795ns (85.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    -0.831    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X49Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.659    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.659    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                 97.490    

Slack (MET) :             97.490ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.302ns (14.401%)  route 1.795ns (85.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    -0.831    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X49Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.659    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.659    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                 97.490    

Slack (MET) :             97.524ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.302ns (14.401%)  route 1.795ns (85.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    -0.831    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X49Y291        FDPE (Recov_fdpe_C_PRE)     -0.178    96.693    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                 97.524    

Slack (MET) :             97.524ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.302ns (14.401%)  route 1.795ns (85.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.859    -1.810    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.767 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    -0.831    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X49Y291        FDPE (Recov_fdpe_C_PRE)     -0.178    96.693    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.693    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                 97.524    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.302ns (15.559%)  route 1.639ns (84.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.857    -0.987    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y291        FDPE                                         f  spi4adc/spi/clk_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X48Y291        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X48Y291        FDPE (Recov_fdpe_C_PRE)     -0.187    96.684    spi4adc/spi/clk_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.684    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                 97.671    

Slack (MET) :             97.671ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.302ns (15.559%)  route 1.639ns (84.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.564    -2.928    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.259    -2.669 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.782    -1.887    spi4adc/spi/reset_r_reg
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.844 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.857    -0.987    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y291        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X48Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -0.731    97.024    
                         clock uncertainty           -0.153    96.871    
    SLICE_X48Y291        FDPE (Recov_fdpe_C_PRE)     -0.187    96.684    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         96.684    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                 97.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/finished_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.056%)  route 0.133ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.133    -0.721    spi4adc/spi/reset_r_reg
    SLICE_X47Y293        FDCE                                         f  spi4adc/spi/finished_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X47Y293        FDCE                                         r  spi4adc/spi/finished_r_reg/C
                         clock pessimism              0.141    -0.937    
    SLICE_X47Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -1.006    spi4adc/spi/finished_r_reg
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X52Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X52Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X52Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X52Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X52Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -1.009    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.009    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X53Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X53Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -1.028    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X53Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X53Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -1.028    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X53Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X53Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -1.028    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.371%)  route 0.160ns (57.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.160    -0.694    spi4adc/spi/reset_r_reg
    SLICE_X53Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism              0.122    -0.959    
    SLICE_X53Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -1.028    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.085%)  route 0.228ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.228    -0.626    spi4adc/spi/reset_r_reg
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/clk_cnt_reg[0]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.085%)  route 0.228ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.228    -0.626    spi4adc/spi/reset_r_reg
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/clk_cnt_reg[1]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.085%)  route 0.228ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/clk
    SLICE_X52Y293        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDCE (Prop_fdce_C_Q)         0.118    -0.854 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.228    -0.626    spi4adc/spi/reset_r_reg
    SLICE_X50Y291        FDCE                                         f  spi4adc/spi/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y291        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.141    -0.939    
    SLICE_X50Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.989    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.210ns  (logic 0.266ns (12.034%)  route 1.944ns (87.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.376    92.619    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X49Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X49Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.229    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.229    
                         arrival time                         -92.619    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.210ns  (logic 0.266ns (12.034%)  route 1.944ns (87.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.376    92.619    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X49Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X49Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.229    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.229    
                         arrival time                         -92.619    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.947ns  (logic 0.266ns (13.665%)  route 1.681ns (86.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.564    91.196    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.043    91.239 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.116    92.355    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X50Y290        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X50Y290        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X50Y290        FDCE (Recov_fdce_C_CLR)     -0.154    96.252    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.252    
                         arrival time                         -92.355    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.822ns  (logic 0.266ns (14.600%)  route 1.556ns (85.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.987    92.230    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X45Y292        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X45Y292        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X45Y292        FDPE (Recov_fdpe_C_PRE)     -0.178    96.230    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.230    
                         arrival time                         -92.230    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.773ns  (logic 0.223ns (12.576%)  route 1.550ns (87.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          1.550    92.182    spi4adc/rst
    SLICE_X53Y293        FDCE                                         f  spi4adc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/clk
    SLICE_X53Y293        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y293        FDCE (Recov_fdce_C_CLR)     -0.212    96.194    spi4adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.194    
                         arrival time                         -92.182    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/status_r_reg/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.773ns  (logic 0.223ns (12.576%)  route 1.550ns (87.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          1.550    92.182    spi4adc/rst
    SLICE_X53Y293        FDCE                                         f  spi4adc/status_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/clk
    SLICE_X53Y293        FDCE                                         r  spi4adc/status_r_reg/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X53Y293        FDCE (Recov_fdce_C_CLR)     -0.212    96.194    spi4adc/status_r_reg
  -------------------------------------------------------------------
                         required time                         96.194    
                         arrival time                         -92.182    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.770ns  (logic 0.266ns (15.025%)  route 1.504ns (84.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    92.179    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X49Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.194    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.194    
                         arrival time                         -92.179    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.770ns  (logic 0.266ns (15.025%)  route 1.504ns (84.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    92.179    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X49Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.194    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.194    
                         arrival time                         -92.179    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.770ns  (logic 0.266ns (15.025%)  route 1.504ns (84.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    92.179    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X49Y291        FDPE (Recov_fdpe_C_PRE)     -0.178    96.228    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.228    
                         arrival time                         -92.179    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.770ns  (logic 0.266ns (15.025%)  route 1.504ns (84.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.569    91.200    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I0_O)        0.043    91.243 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.936    92.179    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y291        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X49Y291        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X49Y291        FDPE (Recov_fdpe_C_PRE)     -0.178    96.228    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.228    
                         arrival time                         -92.179    
  -------------------------------------------------------------------
                         slack                                  4.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.235%)  route 0.603ns (85.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.603    -0.268    spi4adc/rst
    SLICE_X51Y292        FDCE                                         f  spi4adc/reset_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/reset_cnt_reg[0]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X51Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -0.440    spi4adc/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.341%)  route 0.610ns (82.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.294    -0.577    spi4adc/spi/spi_cpha
    SLICE_X46Y293        LUT2 (Prop_lut2_I1_O)        0.028    -0.549 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.316    -0.233    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X46Y292        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y292        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -0.420    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.128ns (17.847%)  route 0.589ns (82.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.275    -0.596    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT2 (Prop_lut2_I0_O)        0.028    -0.568 f  spi4adc/spi/sclk_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.314    -0.254    spi4adc/spi/sclk_r_reg_LDC_i_1_n_0
    SLICE_X47Y290        FDPE                                         f  spi4adc/spi/sclk_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y290        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X47Y290        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.442    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.100ns (12.480%)  route 0.701ns (87.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.701    -0.170    spi4adc/rst
    SLICE_X50Y293        FDCE                                         f  spi4adc/reset_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/clk
    SLICE_X50Y293        FDCE                                         r  spi4adc/reset_cnt_reg[6]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X50Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.420    spi4adc/reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.100ns (12.480%)  route 0.701ns (87.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.701    -0.170    spi4adc/rst
    SLICE_X50Y293        FDCE                                         f  spi4adc/reset_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/clk
    SLICE_X50Y293        FDCE                                         r  spi4adc/reset_cnt_reg[7]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X50Y293        FDCE (Remov_fdce_C_CLR)     -0.050    -0.420    spi4adc/reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.100ns (12.409%)  route 0.706ns (87.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.706    -0.165    spi4adc/rst
    SLICE_X50Y292        FDCE                                         f  spi4adc/reset_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[1]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -0.421    spi4adc/reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.100ns (12.409%)  route 0.706ns (87.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.706    -0.165    spi4adc/rst
    SLICE_X50Y292        FDCE                                         f  spi4adc/reset_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[2]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -0.421    spi4adc/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.100ns (12.409%)  route 0.706ns (87.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.706    -0.165    spi4adc/rst
    SLICE_X50Y292        FDCE                                         f  spi4adc/reset_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/reset_cnt_reg[3]/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -0.421    spi4adc/reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.724%)  route 0.686ns (84.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.257    -0.614    spi4adc/spi/spi_cpol
    SLICE_X46Y291        LUT2 (Prop_lut2_I1_O)        0.028    -0.586 f  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.429    -0.157    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X46Y290        FDCE                                         f  spi4adc/spi/sclk_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y290        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y290        FDCE (Remov_fdce_C_CLR)     -0.050    -0.420    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.100ns (12.480%)  route 0.701ns (87.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.701    -0.170    spi4adc/rst
    SLICE_X51Y293        FDCE                                         f  spi4adc/reset_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/clk
    SLICE_X51Y293        FDCE                                         r  spi4adc/reset_cnt_reg[4]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X51Y293        FDCE (Remov_fdce_C_CLR)     -0.069    -0.439    spi4adc/reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[60]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[60]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.187     3.236    mem_test_m0/wr_burst_data_reg_reg[60]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[7]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.187     3.236    mem_test_m0/wr_burst_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[8]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.187     3.236    mem_test_m0/wr_burst_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[9]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.187     3.236    mem_test_m0/wr_burst_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[0]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.154     3.269    mem_test_m0/wr_burst_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.269    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[11]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.154     3.269    mem_test_m0/wr_burst_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.269    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[1]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.154     3.269    mem_test_m0/wr_burst_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.269    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[58]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.259ns (4.948%)  route 4.975ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( 4.352 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.975     2.310    mem_test_m0/rst
    SLICE_X16Y236        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.293     4.352    mem_test_m0/mem_clk
    SLICE_X16Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[58]/C
                         clock pessimism             -0.841     3.511    
                         clock uncertainty           -0.087     3.423    
    SLICE_X16Y236        FDCE (Recov_fdce_C_CLR)     -0.154     3.269    mem_test_m0/wr_burst_data_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          3.269    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.259ns (5.121%)  route 4.799ns (94.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( 4.346 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.799     2.134    mem_test_m0/rst
    SLICE_X25Y235        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.287     4.346    mem_test_m0/mem_clk
    SLICE_X25Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[34]/C
                         clock pessimism             -0.841     3.505    
                         clock uncertainty           -0.087     3.417    
    SLICE_X25Y235        FDCE (Recov_fdce_C_CLR)     -0.212     3.205    mem_test_m0/wr_burst_data_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.259ns (5.121%)  route 4.799ns (94.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( 4.346 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.924ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.568    -2.924    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y294        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y294        FDRE (Prop_fdre_C_Q)         0.259    -2.665 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.799     2.134    mem_test_m0/rst
    SLICE_X25Y235        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.287     4.346    mem_test_m0/mem_clk
    SLICE_X25Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[3]/C
                         clock pessimism             -0.841     3.505    
                         clock uncertainty           -0.087     3.417    
    SLICE_X25Y235        FDCE (Recov_fdce_C_CLR)     -0.212     3.205    mem_test_m0/wr_burst_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.624    -1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y233        FDPE (Prop_fdpe_C_Q)         0.100    -0.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.848    -1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X40Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.142    -1.043    
    SLICE_X40Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.112    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.624    -1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y233        FDPE (Prop_fdpe_C_Q)         0.100    -0.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.848    -1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X40Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.142    -1.043    
    SLICE_X40Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          1.112    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.624    -1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y233        FDPE (Prop_fdpe_C_Q)         0.100    -0.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.848    -1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X40Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.142    -1.043    
    SLICE_X40Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.112    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.979%)  route 0.096ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.624    -1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y233        FDPE (Prop_fdpe_C_Q)         0.100    -0.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096    -0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.848    -1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X40Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.142    -1.043    
    SLICE_X40Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          1.112    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDCE (Remov_fdce_C_CLR)     -0.050    -1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDCE (Remov_fdce_C_CLR)     -0.050    -1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDCE (Remov_fdce_C_CLR)     -0.050    -1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDCE (Remov_fdce_C_CLR)     -0.050    -1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDCE (Remov_fdce_C_CLR)     -0.050    -1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.591%)  route 0.147ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.618    -1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y231        FDPE (Prop_fdpe_C_Q)         0.118    -0.943 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X52Y230        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.843    -1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y230        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.161    -1.029    
    SLICE_X52Y230        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.081    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X43Y242        FDCE (Recov_fdce_C_CLR)     -0.212    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.145    

Slack (MET) :             30.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X43Y242        FDCE (Recov_fdce_C_CLR)     -0.212    38.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.145    

Slack (MET) :             30.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X42Y242        FDCE (Recov_fdce_C_CLR)     -0.154    38.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.203    

Slack (MET) :             30.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X42Y242        FDCE (Recov_fdce_C_CLR)     -0.154    38.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.203    

Slack (MET) :             30.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X42Y242        FDCE (Recov_fdce_C_CLR)     -0.154    38.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.203    

Slack (MET) :             30.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.388ns (16.721%)  route 1.932ns (83.279%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 37.748 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.450     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.237    37.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.673    38.421    
                         clock uncertainty           -0.035    38.385    
    SLICE_X42Y242        FDCE (Recov_fdce_C_CLR)     -0.154    38.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.203    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.388ns (17.394%)  route 1.843ns (82.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X42Y241        FDCE (Recov_fdce_C_CLR)     -0.154    38.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.388ns (17.394%)  route 1.843ns (82.606%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X42Y241        FDCE (Recov_fdce_C_CLR)     -0.154    38.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.388ns (18.121%)  route 1.753ns (81.879%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     7.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X42Y240        FDCE (Recov_fdce_C_CLR)     -0.154    38.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                 30.381    

Slack (MET) :             30.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.388ns (18.121%)  route 1.753ns (81.879%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 37.747 - 33.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.048     4.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.567     5.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y259        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_fdre_C_Q)         0.259     5.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     6.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X42Y259        LUT6 (Prop_lut6_I4_O)        0.043     6.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.623     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y255        LUT4 (Prop_lut4_I0_O)        0.043     7.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.422     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y246        LUT1 (Prop_lut1_I0_O)        0.043     7.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.271     7.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.428    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    36.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.236    37.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.673    38.420    
                         clock uncertainty           -0.035    38.384    
    SLICE_X42Y240        FDCE (Recov_fdce_C_CLR)     -0.154    38.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                 30.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.595     2.871    
    SLICE_X54Y232        FDCE (Remov_fdce_C_CLR)     -0.050     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.595     2.871    
    SLICE_X54Y232        FDCE (Remov_fdce_C_CLR)     -0.050     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y232        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.595     2.871    
    SLICE_X54Y232        FDPE (Remov_fdpe_C_PRE)     -0.052     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y232        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.595     2.871    
    SLICE_X54Y232        FDPE (Remov_fdpe_C_PRE)     -0.052     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y232        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.595     2.871    
    SLICE_X54Y232        FDPE (Remov_fdpe_C_PRE)     -0.052     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.584%)  route 0.140ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.595     2.875    
    SLICE_X38Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.584%)  route 0.140ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.595     2.875    
    SLICE_X38Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.584%)  route 0.140ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.595     2.875    
    SLICE_X38Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.305%)  route 0.108ns (47.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X54Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y233        FDPE (Prop_fdpe_C_Q)         0.118     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.108     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X55Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X55Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.595     2.871    
    SLICE_X55Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.693%)  route 0.146ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.212     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y233        FDPE (Prop_fdpe_C_Q)         0.100     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X36Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.591     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.849     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X36Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.595     2.875    
    SLICE_X36Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.286    





