Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov  1 18:17:20 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  128          inf        0.000                      0                  128           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RW_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 4.116ns (60.314%)  route 2.708ns (39.686%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDPE                         0.000     0.000 r  LCD_RW_reg/C
    SLICE_X85Y153        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  LCD_RW_reg/Q
                         net (fo=1, routed)           2.708     3.127    LCD_RW_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.697     6.823 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     6.823    LCD_RW
    D6                                                                r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 3.985ns (58.957%)  route 2.774ns (41.043%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X85Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           2.774     3.230    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     6.759 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.759    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.079ns (61.113%)  route 2.595ns (38.887%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDCE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.595     3.113    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.674 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.674    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 4.042ns (61.201%)  route 2.563ns (38.799%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDRE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X84Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.563     3.081    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     6.605 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.605    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 3.972ns (60.928%)  route 2.547ns (39.072%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_RS_reg/Q
                         net (fo=1, routed)           2.547     3.003    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     6.520 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.520    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 3.997ns (61.545%)  route 2.497ns (38.455%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE                         0.000     0.000 r  LED_out_reg[0]/C
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[0]/Q
                         net (fo=1, routed)           2.497     2.953    LED_out_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.494 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.494    LED_out[0]
    N5                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 4.061ns (63.266%)  route 2.358ns (36.734%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE                         0.000     0.000 r  LED_out_reg[5]/C
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[5]/Q
                         net (fo=1, routed)           2.358     2.876    LED_out_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.543     6.418 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.418    LED_out[5]
    M2                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.021ns (63.574%)  route 2.304ns (36.426%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X85Y148        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.304     2.760    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.325 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.325    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 4.042ns (63.939%)  route 2.280ns (36.061%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE                         0.000     0.000 r  LED_out_reg[3]/C
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[3]/Q
                         net (fo=1, routed)           2.280     2.798    LED_out_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         3.524     6.322 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.322    LED_out[3]
    M7                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.060%)  route 0.164ns (43.940%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=56, routed)          0.164     0.328    state[2]
    SLICE_X81Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    cnt[0]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.364%)  route 0.191ns (50.636%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=36, routed)          0.191     0.332    cnt_reg_n_0_[3]
    SLICE_X80Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.377 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    state__0[2]
    SLICE_X80Y149        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.614%)  route 0.197ns (51.386%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[2]/Q
                         net (fo=30, routed)          0.197     0.338    cnt_reg_n_0_[2]
    SLICE_X84Y148        LUT6 (Prop_lut6_I2_O)        0.045     0.383 r  LCD_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.383    LCD_DATA[7]_i_1_n_0
    SLICE_X84Y148        FDCE                                         r  LCD_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.209ns (50.665%)  route 0.204ns (49.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X80Y148        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.204     0.368    state[1]
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.413    cnt[2]
    SLICE_X81Y148        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.209ns (48.002%)  route 0.226ns (51.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=56, routed)          0.226     0.390    state[2]
    SLICE_X81Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.435 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.435    cnt[16]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=30, routed)          0.278     0.419    cnt_reg_n_0_[2]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.045     0.464 r  LCD_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.464    LCD_DATA[4]_i_1_n_0
    SLICE_X85Y148        FDCE                                         r  LCD_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.703%)  route 0.259ns (55.297%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=56, routed)          0.259     0.423    state[2]
    SLICE_X85Y149        LUT6 (Prop_lut6_I4_O)        0.045     0.468 r  LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    LCD_DATA[5]_i_1_n_0
    SLICE_X85Y149        FDCE                                         r  LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.231ns (47.557%)  route 0.255ns (52.443%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=36, routed)          0.199     0.340    cnt_reg_n_0_[3]
    SLICE_X80Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.056     0.441    FSM_sequential_state[1]_i_4_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.045     0.486 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.486    state__0[1]
    SLICE_X80Y148        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.186ns (36.333%)  route 0.326ns (63.667%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=30, routed)          0.326     0.467    cnt_reg_n_0_[2]
    SLICE_X85Y147        LUT6 (Prop_lut6_I4_O)        0.045     0.512 r  LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    LCD_DATA[1]_i_1_n_0
    SLICE_X85Y147        FDCE                                         r  LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.209ns (40.008%)  route 0.313ns (59.992%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[2]/Q
                         net (fo=56, routed)          0.313     0.477    state[2]
    SLICE_X81Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.522    cnt[7]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





