// Seed: 3424543982
module module_0 ();
  wire id_1;
  module_3();
endmodule
macromodule module_1;
  assign id_1 = id_1;
  module_0();
  wand id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  xor (id_2, id_5, id_7, id_8);
  module_0();
  assign id_2[1] = id_1;
endmodule
module module_3;
  wire id_1;
endmodule
