<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

</twCmdLine><twDesign>xillydemo.ncd</twDesign><twDesignPath>xillydemo.ncd</twDesignPath><twPCF>xillydemo.pcf</twPCF><twPcfPath>xillydemo.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.02 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X30Y119.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.098</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.033</twDel><twSUTime>0.030</twSUTime><twTotPathDel>1.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y119.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X30Y119.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.088</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.040</twDel><twSUTime>0.013</twSUTime><twTotPathDel>1.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y119.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>1.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X30Y119.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMinDelay" ><twTotDel>0.250</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.338</twDel><twSUTime>0.053</twSUTime><twTotPathDel>0.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y119.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.053</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X30Y119.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.276</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.340</twDel><twSUTime>0.064</twSUTime><twTotPathDel>0.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y119.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y119.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.064</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.138</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="15" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y147.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.094</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.978</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y147.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y147.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.079</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.983</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.044</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y147.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>1.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y147.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMinDelay" ><twTotDel>0.254</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.355</twDel><twSUTime>0.066</twSUTime><twTotPathDel>0.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y147.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y147.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y147.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.075</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y147.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMinDelay" ><twTotDel>0.285</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.355</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y147.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y147.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.070</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>124515</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17975</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.819</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4 (SLICE_X97Y99.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.181</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twTotPathDel>8.570</twTotPathDel><twClkSkew dest = "1.417" src = "1.631">0.214</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.939</twRouteDel><twTotDel>8.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.321</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twTotPathDel>8.429</twTotPathDel><twClkSkew dest = "1.417" src = "1.632">0.215</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.798</twRouteDel><twTotDel>8.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.554</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twTotPathDel>8.206</twTotPathDel><twClkSkew dest = "1.417" src = "1.622">0.205</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_4</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.575</twRouteDel><twTotDel>8.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5 (SLICE_X97Y99.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.181</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twTotPathDel>8.570</twTotPathDel><twClkSkew dest = "1.417" src = "1.631">0.214</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.939</twRouteDel><twTotDel>8.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.321</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twTotPathDel>8.429</twTotPathDel><twClkSkew dest = "1.417" src = "1.632">0.215</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.798</twRouteDel><twTotDel>8.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.554</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twTotPathDel>8.206</twTotPathDel><twClkSkew dest = "1.417" src = "1.622">0.205</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_5</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.575</twRouteDel><twTotDel>8.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6 (SLICE_X97Y99.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.181</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twTotPathDel>8.570</twTotPathDel><twClkSkew dest = "1.417" src = "1.631">0.214</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y145.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.939</twRouteDel><twTotDel>8.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.321</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twTotPathDel>8.429</twTotPathDel><twClkSkew dest = "1.417" src = "1.632">0.215</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.798</twRouteDel><twTotDel>8.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.554</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twTotPathDel>8.206</twTotPathDel><twClkSkew dest = "1.417" src = "1.622">0.205</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/N18</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y141.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y141.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.241</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[7]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_6</twBEL></twPathDel><twLogDel>1.631</twLogDel><twRouteDel>6.575</twRouteDel><twTotDel>8.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.DIBDI6), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_24</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.297</twTotPathDel><twClkSkew dest = "0.797" src = "0.510">-0.287</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_24</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data[27]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_24</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.429</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data[24]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y39.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>-44.4</twPctLog><twPctRoute>144.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_10 (SLICE_X26Y101.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_10</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_10</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.897" src = "0.533">-0.364</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_10</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[11]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[10]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.024</twDelInfo><twComp>xillybus_ins/M_AXI_AWADDR&lt;11&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1066_rs_lut[10]</twBEL><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1066_rs_cy[11]</twBEL><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_10</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state_2 (SLICE_X50Y76.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/client_last</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state_2</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew dest = "0.708" src = "0.493">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/client_last</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/client_last</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/client_last</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/client_last</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state[2]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state[2]_GND_11_o_wide_mux_37_OUT[2]1</twBEL><twBEL>xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/state_2</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" locationPin="RAMB18_X2Y37.CLKARDCLK" clockNet="bus_clk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" locationPin="RAMB18_X2Y37.CLKBWRCLK" clockNet="bus_clk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X0Y3.CLKARDCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/audio_mclk (OLOGIC_X0Y20.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.033</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/audio_mclk</twDest><twTotPathDel>1.842</twTotPathDel><twClkSkew dest = "0.828" src = "0.918">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/audio_mclk</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>audio_ins/audio_mclk</twComp><twBEL>audio_ins/audio_mclk</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>1.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.733</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.862</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>1.103</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>1.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="7.845" period="10.000" constraintValue="10.000" deviceLimit="2.155" freqLimit="464.037" physResource="clk_100_BUFGP/BUFG/I0" logResource="clk_100_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="clk_100_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.347</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;2&gt; (AB21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>0.153</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;2&gt;</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y33.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>AB21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.898</twDelInfo><twComp>vga4_green&lt;2&gt;</twComp><twBEL>vga4_green_2_OBUF</twBEL><twBEL>vga4_green&lt;2&gt;</twBEL></twPathDel><twLogDel>5.346</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.347</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;0&gt; (AB22.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>0.155</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;0&gt;</twDest><twTotPathDel>5.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y35.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_0_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>AB22.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_0_OBUF</twComp></twPathDel><twPathDel><twSite>AB22.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>vga4_green&lt;0&gt;</twComp><twBEL>vga4_green_0_OBUF</twBEL><twBEL>vga4_green&lt;0&gt;</twBEL></twPathDel><twLogDel>5.344</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.345</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_vsync (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>0.158</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType="PAD">vga_vsync</twDest><twTotPathDel>5.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType='PAD'>vga_vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y28.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga_vsync_OBUF</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.893</twDelInfo><twComp>vga_vsync</twComp><twBEL>vga_vsync_OBUF</twBEL><twBEL>vga_vsync</twBEL></twPathDel><twLogDel>5.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.342</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;2&gt; (V19.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="77"><twSlack>1.556</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y37.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>V19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_2_OBUF</twComp></twPathDel><twPathDel><twSite>V19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.378</twDelInfo><twComp>vga4_red&lt;2&gt;</twComp><twBEL>vga4_red_2_OBUF</twBEL><twBEL>vga4_red&lt;2&gt;</twBEL></twPathDel><twLogDel>1.555</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.556</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;1&gt; (U20.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="78"><twSlack>1.561</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y40.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_1_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>U20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_1_OBUF</twComp></twPathDel><twPathDel><twSite>U20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.383</twDelInfo><twComp>vga4_red&lt;1&gt;</twComp><twBEL>vga4_red_1_OBUF</twBEL><twBEL>vga4_red&lt;1&gt;</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.561</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;3&gt; (V18.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="79"><twSlack>1.574</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;3&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y38.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_3_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>V18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_3_OBUF</twComp></twPathDel><twPathDel><twSite>V18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>vga4_red&lt;3&gt;</twComp><twBEL>vga4_red_3_OBUF</twBEL><twBEL>vga4_red&lt;3&gt;</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.574</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP         &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP
        &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="22.845" period="25.000" constraintValue="25.000" deviceLimit="2.155" freqLimit="464.037" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="CP_CLK_40MHz_FROM_CP_EXT_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;</twConstName><twItemCnt>3952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1038</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.810</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.RSTRAMB), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.574</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "2.413" src = "9.305">6.892</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.362</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.RSTRAMB</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y39.CLKBWRCLK</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">bus_clk</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.ENARDEN), 6 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.446</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>5.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X3Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y39.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y39.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.145</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.056</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.945</twTotPathDel><twClkSkew dest = "1.392" src = "1.654">0.262</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X83Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X83Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y39.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>2.798</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.567</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.437</twTotPathDel><twClkSkew dest = "1.392" src = "1.651">0.259</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X80Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X80Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y39.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>2.290</twRouteDel><twTotDel>3.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X61Y97.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.522</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>5.668</twTotPathDel><twClkSkew dest = "0.803" src = "0.876">0.073</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X3Y39.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y39.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>3.143</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>5.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.166</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>3.796</twTotPathDel><twClkSkew dest = "1.353" src = "1.654">0.301</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X83Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X83Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>2.651</twRouteDel><twTotDel>3.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.677</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>3.288</twTotPathDel><twClkSkew dest = "1.353" src = "1.651">0.298</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X80Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X80Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>2.143</twRouteDel><twTotDel>3.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0 (SLICE_X62Y99.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0</twDest><twTotPathDel>0.205</twTotPathDel><twClkSkew dest = "0.759" src = "0.637">-0.122</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y99.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;4&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[8]_reduce_xor_131_xo&lt;0&gt;</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.RSTRAMARSTRAM), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.798" src = "0.637">-0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y39.RSTRAMARSTRAM</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y39.CLKARDCLK</twSite><twDelType>Trckc_RSTRAM</twDelType><twDelInfo twEdge="twFalling">-0.189</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.048</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-17.8</twPctLog><twPctRoute>117.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1 (SLICE_X63Y99.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.759" src = "0.637">-0.122</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X61Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q&lt;2&gt;&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[8]_reduce_xor_121_xo&lt;0&gt;</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" locationPin="RAMB18_X5Y50.RDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y39.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKB" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y39.CLKBWRCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.155</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="112" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="22.845" period="25.000" constraintValue="25.000" deviceLimit="2.155" freqLimit="464.037" physResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0" logResource="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_UNBUF"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tockper" slack="23.526" period="25.000" constraintValue="25.000" deviceLimit="1.474" freqLimit="678.426" physResource="CP_TX_DAC_CLK_EXT_OBUF/CLK" logResource="RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/CK" locationPin="OLOGIC_X1Y128.CLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_180_DEG"/><twPinLimit anchorID="114" type="MINHIGHPULSE" name="Tospwh" slack="23.526" period="25.000" constraintValue="12.500" deviceLimit="0.737" physResource="CP_TX_DAC_CLK_EXT_OBUF/SR" logResource="RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/SR" locationPin="OLOGIC_X1Y128.SR" clockNet="RF_TX_TOP_INST/NOT_CLK_GEN_PLL_LOCKED"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;</twConstName><twItemCnt>1772</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>895</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.532</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y13.RSTRAMB), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.468</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew dest = "2.406" src = "5.649">3.243</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.191" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.297</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X61Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y13.RSTRAMB</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y13.CLKBWRCLK</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">bus_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4 (SLICE_X56Y12.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.578</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twTotPathDel>5.282</twTotPathDel><twClkSkew dest = "0.797" src = "0.832">0.035</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twBEL></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.081</twRouteDel><twTotDel>5.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.483</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twTotPathDel>4.389</twTotPathDel><twClkSkew dest = "0.797" src = "0.820">0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X70Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>4.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.509</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew dest = "0.797" src = "0.820">0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X70Y27.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_4</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>3.088</twRouteDel><twTotDel>4.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5 (SLICE_X56Y12.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.578</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twTotPathDel>5.282</twTotPathDel><twClkSkew dest = "0.797" src = "0.832">0.035</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X62Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twBEL></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.081</twRouteDel><twTotDel>5.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.483</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twTotPathDel>4.389</twTotPathDel><twClkSkew dest = "0.797" src = "0.820">0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X70Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>4.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.509</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twSrc><twDest BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew dest = "0.797" src = "0.820">0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twSrc><twDest BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X70Y27.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;3&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0341_inv</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n021711</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n02171</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y12.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.580</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/_n0217</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y12.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut&lt;7&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut_5</twBEL></twPathDel><twLogDel>1.275</twLogDel><twRouteDel>3.088</twRouteDel><twTotDel>4.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y3.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_8</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.083</twTotPathDel><twClkSkew dest = "0.384" src = "0.340">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_8</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X31Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;11&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_8</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y3.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y3.CLKBWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.155</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-186.7</twPctLog><twPctRoute>286.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y3.DIBDI9), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_25</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.091</twTotPathDel><twClkSkew dest = "0.384" src = "0.340">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_25</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X30Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;27&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_25</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y3.DIBDI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y3.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-145.1</twPctLog><twPctRoute>245.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y3.DIBDI10), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_26</twSrc><twDest BELType="RAM">RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.092</twTotPathDel><twClkSkew dest = "0.384" src = "0.340">-0.044</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_26</twSrc><twDest BELType='RAM'>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twSrcClk><twPathDel><twSite>SLICE_X30Y8.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;27&gt;</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_26</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y3.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y3.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">RF_TX_TOP_INST/CLK_40MHz_0_DEG</twDestClk><twPctLog>-143.5</twPctLog><twPctRoute>243.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y13.CLKARDCLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_0_DEG"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKB" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y13.CLKBWRCLK" clockNet="bus_clk"/><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKB" slack="22.424" period="25.000" constraintValue="25.000" deviceLimit="2.576" freqLimit="388.199" physResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y3.CLKBWRCLK" clockNet="RF_TX_TOP_INST/CLK_40MHz_0_DEG"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="140"><twConstRollup name="TS_gclk" fullName="TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="5.726" errors="0" errorRollup="0" items="4" itemsRollup="3952"/><twConstRollup name="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0" fullName="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="8.810" actualRollup="N/A" errors="0" errorRollup="0" items="3952" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="141"><twConstRollup name="TS_CP_CLK_40MHz_FROM_CP_EXT" fullName="TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP         &quot;CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP&quot; 40 MHz HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="5.532" errors="0" errorRollup="0" items="0" itemsRollup="1772"/><twConstRollup name="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF" fullName="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.155" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF" fullName="TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP         &quot;RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF&quot;         TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="5.532" actualRollup="N/A" errors="0" errorRollup="0" items="1772" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="142">0</twUnmetConstCnt><twDataSheet anchorID="143" twNameLen="24"><twClk2OutList anchorID="144" twDestWidth="13" twPhaseWidth="20"><twSrc>clk_100</twSrc><twClk2Out  twOutPad = "vga4_blue&lt;0&gt;" twMinTime = "5.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;1&gt;" twMinTime = "5.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;2&gt;" twMinTime = "5.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;3&gt;" twMinTime = "5.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;0&gt;" twMinTime = "5.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;1&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;2&gt;" twMinTime = "5.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;3&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;0&gt;" twMinTime = "5.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;1&gt;" twMinTime = "5.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;2&gt;" twMinTime = "5.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;3&gt;" twMinTime = "5.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_hsync" twMinTime = "5.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_vsync" twMinTime = "5.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="145" twDestWidth="24"><twDest>CP_CLK_40MHz_FROM_CP_EXT</twDest><twClk2SU><twSrc>CP_CLK_40MHz_FROM_CP_EXT</twSrc><twRiseRise>5.422</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="146" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>5.938</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="147"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>130261</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20967</twConnCnt></twConstCov><twStats anchorID="148"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>5.347</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat May 25 14:36:41 2013 </twTimestamp></twFoot><twClientInfo anchorID="149"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 673 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
