# Verilog-simulation-of-data-encryption-
This is a Naive simulation through verilog of data encryption for digital logic and design project. We took 4 bits as input and through series of operation encrypted the data bits.  
