# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/Product_basic_generator.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/SE.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/SPT.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/SST.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/product_generator.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/multiplier.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/generator+_sim.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/register_n.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/twoscompliment.vhd" \
"../../../../Proiect_CircuitInmultirePipeline.srcs/sources_1/new/multiplier_sim.vhd" \

# Do not sort compile order
nosort
