# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proyecto_RGB.srcs/sim_1/new/cntr_tb.vhd" \

# Do not sort compile order
nosort
