0.6
2019.1
May 24 2019
15:06:07
C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/Lab6_final/Lab6_final.sim/sim_1/synth/timing/xsim/bram_tb_time_synth.v,1666358410,verilog,,C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/lab6_studentcode/bram_tb.v,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_3;blk_mem_gen_0_blk_mem_gen_v8_4_3_synth;blk_mem_gen_1;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_wrapper;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_3;blk_mem_gen_1_blk_mem_gen_v8_4_3_synth;bram_top;glbl,,,,,,,,
C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/lab6_studentcode/bram_tb.v,1666287979,verilog,,,,bram_tb,,,,,,,,
