From 47fa2440ff02bdc03e1ab180ef954b4b24526041 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Thu, 16 May 2019 14:59:22 +0200
Subject: [PATCH] change-clock-from-internal-to-external-on ugea

---
 fdts/stm32mp157a-ugeast-mx.dts | 39 +++++++++++++++++++---------------
 1 file changed, 22 insertions(+), 17 deletions(-)

diff --git a/fdts/stm32mp157a-ugeast-mx.dts b/fdts/stm32mp157a-ugeast-mx.dts
index 4e81219..4623239 100644
--- a/fdts/stm32mp157a-ugeast-mx.dts
+++ b/fdts/stm32mp157a-ugeast-mx.dts
@@ -146,6 +146,7 @@ clocks {
     };
 };
 
+
 &rcc {
     st,hsi-cal;
     st,csi-cal;
@@ -153,9 +154,9 @@ clocks {
     st,clksrc = <
         CLK_MPU_PLL1P
         CLK_AXI_PLL2P
-        CLK_MCU_HSI
-        CLK_PLL12_HSI
-        CLK_PLL3_HSI
+        CLK_MCU_PLL3P
+        CLK_PLL12_HSE
+        CLK_PLL3_HSE
         CLK_PLL4_HSE
         CLK_RTC_LSE
         CLK_MCO1_DISABLED
@@ -165,9 +166,9 @@ clocks {
         1         /*MPU*/
         1         /*AXI*/
         0         /*MCU*/
-        0         /*APB1*/
-        0         /*APB2*/
-        0         /*APB3*/
+        1         /*APB1*/
+        1         /*APB2*/
+        1         /*APB3*/
         1         /*APB4*/
         1         /*APB5*/
         0         /*RTC*/
@@ -175,7 +176,7 @@ clocks {
         0         /*MCO2*/
     >;
     st,pkcs = <
-        CLK_CKPER_HSI
+        CLK_CKPER_DISABLED
         CLK_FMC_ACLK
         CLK_ETH_PLL4P
         CLK_SDMMC12_HSI
@@ -186,35 +187,39 @@ clocks {
         CLK_SPI45_DISABLED
         CLK_SPI6_DISABLED
         CLK_I2C46_CSI
-        CLK_SDMMC3_HCLK2
+        CLK_SDMMC3_DISABLED
         CLK_USBO_USBPHY
         CLK_ADC_PLL3Q
         CLK_CEC_DISABLED
-        CLK_I2C12_PCLK1
+        CLK_I2C12_HSI
         CLK_I2C35_DISABLED
         CLK_UART1_HSI
-        CLK_UART24_HSI
-        CLK_UART35_HSI
+        CLK_UART24_HSE
+        CLK_UART35_PCLK1
         CLK_UART6_PCLK2
-        CLK_UART78_HSI
-        CLK_SPDIF_PLL4P
+        CLK_UART78_PCLK1
+        CLK_SPDIF_DISABLED
         CLK_FDCAN_HSE
         CLK_SAI1_DISABLED
-        CLK_SAI2_SPDIF
+        CLK_SAI2_PLL3Q
         CLK_SAI3_DISABLED
         CLK_SAI4_DISABLED
+        CLK_RNG1_CSI
         CLK_LPTIM1_DISABLED
         CLK_LPTIM23_DISABLED
         CLK_LPTIM45_DISABLED
     >;
     pll1:st,pll@0 {
-        cfg = < 3 39 0 1 1 1>;
+        cfg = < 1 53 0 1 1 1>;
     };
     pll2:st,pll@1 {
-        cfg = < 3 32 1 0 0 7>;
+        cfg = < 1 43 1 0 0 7>;
+    };
+    pll3:st,pll@2 {
+        cfg = < 1 50 2 33 1 3>;
     };
     pll4:st,pll@3 {
-        cfg = < 1 49 11 10 1 7>;
+        cfg = < 1 49 11 10 1 3>;
     };
 };
 
-- 
2.17.1

