pipelinedregs
decode_pipe
decoder
mips_core
muxb_ctl_reg_clr_cls
r32_reg_clr_cls
rf_stage
wb_mux
fwd_mux
alu_muxb
reg_array
mips_sys
ext_ctl_reg_clr_cls
alu_muxa
ext
muxa_ctl_reg_clr_cls
exec_stage
alu_func_reg_clr_cls
muldiv_ff
mips_alu
shifter_tak
alu
pipelinedregs/input_muxa_ctl_i
decoder/always_1/block_1
decoder/always_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decode_pipe/wire_muxb_ctl_o
decode_pipe/wire_muxa_ctl_o
alu_muxa/input_ctl
reg_array/always_1
mips_core/inst_decoder_pipe
decode_pipe/inst_pipereg
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
reg_array/always_1/if_1
reg_array/always_1/if_1/block_1
reg_array/always_1/if_1/block_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_2
mips_core/wire_BUS24839
mips_core/wire_BUS7101
mips_core/inst_rs_reg
decoder/always_1/block_1/case_1/block_10
decode_pipe/inst_idecoder
pipelinedregs/wire_alu_func_o
pipelinedregs/inst_U16
pipelinedregs/inst_U26
pipelinedregs/wire_BUS5674
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/always_1/if_1
mips_sys/input_zz_ins_i
mips_core/input_zz_ins_i
alu_muxa/reg_a_o
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1/block_1
alu_muxa/always_1
alu_muxa/always_1/block_1/case_1/stmt_1
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/always_1/block_1/case_1/block_1/case_1/block_20
mips_sys/inst_i_mips_core
decoder/wire_inst_op
decoder/assign_1_inst_op
alu/always_1/block_1/case_1/stmt_10
decoder/always_1/block_1/case_1/block_1/case_1/block_22
pipelinedregs/wire_muxb_ctl_o
pipelinedregs/wire_BUS5483
pipelinedregs/inst_U1
pipelinedregs/input_alu_func_i
decode_pipe/wire_BUS2040
decode_pipe/wire_BUS2086
decode_pipe/wire_BUS2072
ext_ctl_reg_clr_cls/input_cls
mips_core/wire_BUS7231
mips_core/wire_BUS7219
mips_core/wire_BUS117
mips_core/inst_ext_reg
rf_stage/input_wb_din_i
reg_array/reg_r_data
mips_core/inst_wb_mux
mips_core/wire_BUS15471
reg_array/input_data
reg_array/wire_qa
rf_stage/inst_rs_fwd_rs
rf_stage/wire_BUS6061
shifter_tak/always_1/case_1/stmt_1
shifter_tak/always_1/case_1/block_1/case_1/stmt_2
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_10/stmt_1
muldiv_ff/assign_2_res
muldiv_ff/wire_res
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
decoder/reg_muxa_ctl
shifter_tak/always_1/case_1/block_2
shifter_tak/always_1/case_1/block_2/case_1
shifter_tak/always_1/case_1/block_2/case_1/stmt_4
shifter_tak/input_a
rf_stage/wire_BUS6095
reg_array/wire_qb
muxa_ctl_reg_clr_cls/input_cls
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_7
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_6
shifter_tak/always_1/case_1/block_1/case_1/stmt_3
exec_stage/input_alu_func
decode_pipe/wire_alu_func_o
mips_alu/input_ctl
mips_core/wire_BUS6275
decoder/reg_alu_func
decoder/assign_2_inst_func
decoder/wire_inst_func
rf_stage/input_ext_ctl_i
rf_stage/input_fw_mem_i
fwd_mux/always_1/case_1/stmt_1
fwd_mux/input_fw_alu
mips_core/inst_iRF_stage
mips_core/wire_BUS7160
mips_core/wire_BUS422
mips_core/wire_BUS9589
mips_core/inst_iexec_stage
rf_stage/inst_reg_bank
muldiv_ff/always_1
muldiv_ff/always_1/block_1/if_1
muldiv_ff/always_1/block_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2
muldiv_ff/always_1/block_1/if_1/block_2/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_2/if_1
muldiv_ff/always_1/block_1/if_1/block_2/if_1/if_1/if_1/block_1/if_1/if_1/block_2
muldiv_ff/reg_hilo
pipelinedregs/inst_U14
exec_stage/input_muxb_ctl_i
decoder/reg_muxb_ctl
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_6
mips_core/wire_BUS5840
mips_sys/wire_cop_addr
r32_reg_clr_cls/input_cls
alu_muxb/always_1/case_1/stmt_1
alu_muxb/input_ext
pipelinedregs/input_ext_ctl_i
exec_stage/input_ext_i
decoder/reg_ext_ctl
wb_mux/always_1/if_1/stmt_2
wb_mux/input_alu_i
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_7
ext/always_1/case_1/stmt_1
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_alu/wire_mul_div_c
mips_alu/inst_muldiv_ff
exec_stage/input_fw_dmem
rf_stage/wire_rt_o
rf_stage/inst_rf_fwd_rt
fwd_mux/input_fw_dmem
fwd_mux/always_1/case_1/stmt_2
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
ext_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
mips_core/wire_BUS5832
decode_pipe/wire_BUS2094
alu_muxb/input_ctl
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
muxb_ctl_reg_clr_cls/always_1
shifter_tak/always_1/case_1/block_1/case_1
shifter_tak/always_1/case_1/block_1
alu/always_1/block_1/case_1/stmt_4
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_8
alu_muxa/input_fw_mem
alu_muxa/input_fw_alu
ext/input_ctl
rf_stage/wire_ext_o
rf_stage/inst_i_ext
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/inst_U17
exec_stage/input_rt_i
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
decode_pipe/wire_ext_ctl_o
ext/always_1
ext/always_1/case_1
ext/reg_res
alu/always_1/block_1/case_1/stmt_3
alu_muxa/input_rs
exec_stage/input_rs_i
rf_stage/wire_rs_o
alu/input_a
r32_reg_clr_cls/always_1
exec_stage/input_muxa_ctl_i
mips_alu/input_a
exec_stage/inst_i_alu_muxa
exec_stage/wire_BUS476
wb_mux/always_1
wb_mux/always_1/if_1
wb_mux/reg_wb_o
alu/always_1/block_1
alu/always_1
alu/always_1/block_1/case_1
muldiv_ff/input_op_type
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1
muxa_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
mips_alu/wire_shift_c
mips_alu/inst_mips_shifter
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/always_1/if_1
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
alu/input_b
mips_core/inst_alu_pass1
alu/input_alu_func
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
exec_stage/input_fw_alu
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_core/inst_rt_reg
mips_core/wire_BUS7117
alu/reg_alu_out
mips_core/wire_cop_addr_o
mips_core/inst_alu_pass0
mips_alu/wire_c
mips_alu/assign_1_c
alu_muxb/always_1/case_1/stmt_2
alu_muxb/input_rt
exec_stage/inst_dmem_fw_mux
exec_stage/wire_dmem_data_ur_o
mips_alu/input_b
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
alu_muxb/always_1/case_1
alu_muxb/always_1
alu_muxb/reg_b_o
fwd_mux/always_1/case_1/stmt_3
fwd_mux/input_din
fwd_mux/always_1/case_1
fwd_mux/always_1
fwd_mux/reg_dout
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
decoder/always_1/block_1/case_1/cond
pipelinedregs/inst_U7/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
muldiv_ff/assign_2_res/expr_1
mips_alu/assign_1_c/expr_1/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
alu/always_1/block_1/case_1/stmt_4/expr_1/expr_1/expr_1
alu_muxb/always_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu/always_1/block_1/case_1/stmt_4/expr_1
alu/always_1/block_1/case_1/stmt_4/expr_1/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
mips_alu/assign_1_c/expr_1
alu/always_1/block_1/case_1/cond
