Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:41:48 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_22/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.619      -15.066                     36                 1138       -0.134       -0.583                     21                 1138        1.725        0.000                       0                  1119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.619      -15.066                     36                 1138       -0.134       -0.583                     21                 1138        1.725        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           36  Failing Endpoints,  Worst Slack       -0.619ns,  Total Violation      -15.066ns
Hold  :           21  Failing Endpoints,  Worst Slack       -0.134ns,  Total Violation       -0.583ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 genblk1[15].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.047ns (46.449%)  route 2.360ns (53.551%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 5.613 - 4.000 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.132ns (routing 0.210ns, distribution 0.922ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.190ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.132     2.078    genblk1[15].reg_in/clk_IBUF_BUFG
    SLICE_X125Y531       FDRE                                         r  genblk1[15].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y531       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.156 r  genblk1[15].reg_in/reg_out_reg[3]/Q
                         net (fo=6, estimated)        0.120     2.276    genblk1[15].reg_in/x_reg[15][3]
    SLICE_X125Y532       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.399 r  genblk1[15].reg_in/z__0_carry_i_8/O
                         net (fo=1, routed)           0.022     2.421    conv/mul09/reg_out[0]_i_121_0[2]
    SLICE_X125Y532       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.580 r  conv/mul09/z__0_carry/CO[7]
                         net (fo=1, estimated)        0.026     2.606    conv/mul09/z__0_carry_n_0
    SLICE_X125Y533       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.662 r  conv/mul09/z__0_carry__0/O[0]
                         net (fo=1, estimated)        0.202     2.864    conv/add000066/tmp00[9]_0[7]
    SLICE_X127Y533       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.903 r  conv/add000066/reg_out[0]_i_114/O
                         net (fo=1, routed)           0.015     2.918    conv/add000066/reg_out[0]_i_114_n_0
    SLICE_X127Y533       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.035 r  conv/add000066/reg_out_reg[0]_i_42/CO[7]
                         net (fo=1, estimated)        0.026     3.061    conv/add000066/reg_out_reg[0]_i_42_n_0
    SLICE_X127Y534       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.117 r  conv/add000066/reg_out_reg[0]_i_184/O[0]
                         net (fo=2, estimated)        0.177     3.294    conv/add000066/reg_out_reg[0]_i_184_n_15
    SLICE_X127Y535       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.333 r  conv/add000066/reg_out[0]_i_185/O
                         net (fo=1, routed)           0.015     3.348    conv/add000066/reg_out[0]_i_185_n_0
    SLICE_X127Y535       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.465 r  conv/add000066/reg_out_reg[0]_i_92/CO[7]
                         net (fo=1, estimated)        0.026     3.491    conv/add000066/reg_out_reg[0]_i_92_n_0
    SLICE_X127Y536       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.567 r  conv/add000066/reg_out_reg[21]_i_57/O[1]
                         net (fo=2, estimated)        0.223     3.790    conv/add000066/reg_out_reg[21]_i_57_n_14
    SLICE_X126Y536       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.826 r  conv/add000066/reg_out[21]_i_64/O
                         net (fo=1, routed)           0.009     3.835    conv/add000066/reg_out[21]_i_64_n_0
    SLICE_X126Y536       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.068 r  conv/add000066/reg_out_reg[21]_i_42/O[5]
                         net (fo=1, estimated)        0.300     4.368    conv/add000066/reg_out_reg[21]_i_42_n_10
    SLICE_X132Y534       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.404 r  conv/add000066/reg_out[17]_i_30/O
                         net (fo=1, routed)           0.010     4.414    conv/add000066/reg_out[17]_i_30_n_0
    SLICE_X132Y534       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.529 r  conv/add000066/reg_out_reg[17]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     4.555    conv/add000066/reg_out_reg[17]_i_20_n_0
    SLICE_X132Y535       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.631 r  conv/add000066/reg_out_reg[21]_i_14/O[1]
                         net (fo=2, estimated)        0.220     4.851    conv/add000066/reg_out_reg[21]_i_14_n_14
    SLICE_X131Y534       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.903 r  conv/add000066/reg_out[21]_i_17/O
                         net (fo=1, routed)           0.016     4.919    conv/add000066/reg_out[21]_i_17_n_0
    SLICE_X131Y534       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.036 r  conv/add000066/reg_out_reg[21]_i_9/O[2]
                         net (fo=2, estimated)        0.291     5.327    conv/add000066/reg_out_reg[21]_i_9_n_13
    SLICE_X132Y529       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.417 r  conv/add000066/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.009     5.426    conv/add000066/reg_out[21]_i_12_n_0
    SLICE_X132Y529       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.635 r  conv/add000066/reg_out_reg[21]_i_3/CO[4]
                         net (fo=1, estimated)        0.212     5.847    conv/add000066/reg_out_reg[21]_i_3_n_3
    SLICE_X131Y529       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.884 r  conv/add000066/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     5.909    conv/add000066/reg_out[21]_i_5_n_0
    SLICE_X131Y529       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     6.058 r  conv/add000066/reg_out_reg[21]_i_2/O[4]
                         net (fo=3, estimated)        0.128     6.186    reg_out/a[20]
    SLICE_X131Y530       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.223 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.262     6.485    reg_out/reg_out[21]_i_1_n_0
    SLICE_X132Y529       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     0.957     5.613    reg_out/clk_IBUF_BUFG
    SLICE_X132Y529       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.363     5.976    
                         clock uncertainty           -0.035     5.940    
    SLICE_X132Y529       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     5.866    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 -0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (arrival time - required time)
  Source:                 demux/genblk1[47].z_reg[47][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[47].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.957ns (routing 0.190ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.210ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     0.957     1.613    demux/clk_IBUF_BUFG
    SLICE_X132Y539       FDRE                                         r  demux/genblk1[47].z_reg[47][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y539       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.674 r  demux/genblk1[47].z_reg[47][7]/Q
                         net (fo=1, estimated)        0.067     1.741    genblk1[47].reg_in/D[7]
    SLICE_X132Y540       FDRE                                         r  genblk1[47].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.177     2.123    genblk1[47].reg_in/clk_IBUF_BUFG
    SLICE_X132Y540       FDRE                                         r  genblk1[47].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.311     1.812    
    SLICE_X132Y540       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.874    genblk1[47].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                 -0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X135Y529  genblk1[81].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y532  demux/genblk1[36].z_reg[36][7]/C



