`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/05/12 13:49:14
// Design Name: 
// Module Name: ID_reg_Ex
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module ID_reg_Ex( 
        input clk_IDEX, //å¯„å­˜å™¨æ—¶é’?
        input rst_IDEX, //å¯„å­˜å™¨å¤ä½?
        input en_IDEX, //å¯„å­˜å™¨ä½¿èƒ?

		input NOP_IDEX,			/*æ’å…¥NOPä½¿èƒ½*/
		input valid_in_IDEX,	/*æœ‰æ•ˆ*/
		input [31:0] inst_in_IDEX,/*æŒ‡ä»¤è¾“å…¥*/

        input[31:0] PC_in_IDEX, //PCè¾“å…¥
        input[4:0] Rd_addr_IDEX, //å†™ç›®çš„åœ°å?è¾“å…¥
        input[31:0] Rs1_in_IDEX,//æ“ä½œæ•?1è¾“å…¥
        input[31:0] Rs2_in_IDEX, //æ“ä½œæ•?2è¾“å¦‚
        input[31:0] Imm_in_IDEX , //ç«‹å³æ•°è¾“å…?
        input ALUSrc_B_in_IDEX , //ALU Bè¾“å…¥é€‰æ‹©
        input[3:0] ALU_control_in_IDEX, //ALUé€‰æ‹©æ§åˆ¶
        input Branch_in_IDEX, //Beq
        input BranchN_in_IDEX, //Bne
        input MemRW_in_IDEX, //å­˜å‚¨å™¨è¯»å†?
        input[1:0] Jump_in_IDEX, //Jal
        input[1:0] MemtoReg_in_IDEX, //å†™å›é€‰æ‹©
        input RegWrite_in_IDEX, //å¯„å­˜å™¨å †è¯»å†™

		output reg[31:0] inst_out_IDEX,	//instè¾“å‡º
		output reg valid_out_IDEX,			//æœ‰æ•ˆ

		output reg [31:0] PC_out_IDEX,//PCè¾“å‡º
        output reg[4:0] Rd_addr_out_IDEX,//ç›®çš„åœ°å€è¾“å‡º
        output reg[31:0] Rs1_out_IDEX,//æ“ä½œæ•?1è¾“å‡º
        output reg[31:0] Rs2_out_IDEX, //æ“ä½œæ•?2è¾“å‡º
        output reg[31:0] Imm_out_IDEX , //ç«‹å³æ•°è¾“å‡?
        output reg ALUSrc_B_out_IDEX , //ALU Bé€‰æ‹©
        output reg[3:0] ALU_control_out_IDEX, //ALUæ§åˆ¶
        output reg Branch_out_IDEX, //Beq
        output reg BranchN_out_IDEX, //Bne
        output reg MemRW_out_IDEX, //å­˜å‚¨å™¨è¯»å†?
        output reg [1:0]Jump_out_IDEX, //Jal
        output reg [1:0] MemtoReg_out_IDEX, //å†™å›
        output reg RegWrite_out_IDEX //å¯„å­˜å™¨å †è¯»å†™
    ); 
	
    always @(posedge clk_IDEX or posedge rst_IDEX) begin
		if (rst_IDEX==1)  begin 
			PC_out_IDEX <= 0;	//PCå¯„å­˜å™?
			Rs1_out_IDEX <= 0;	//Rs1å¯„å­˜å™?
			Rs2_out_IDEX <= 0;	//Rs2å¯„å­˜å™?
			Imm_out_IDEX <= 0;	//Immå¯„å­˜å™?
			Rd_addr_out_IDEX <= 0;		//Rd_addrå¯„å­˜å™?
			ALUSrc_B_out_IDEX <= 0;		//ALUSrc_B
			ALU_control_out_IDEX <= 0;	//ALUControl
			Branch_out_IDEX <= 0;		//Branch
			BranchN_out_IDEX <= 0;		//BranchN
			MemRW_out_IDEX <= 0;		//MemRW
			Jump_out_IDEX <= 0;			//Jump
			MemtoReg_out_IDEX <= 0;		//MemtoReg
			RegWrite_out_IDEX <= 0;		//RegWrite
			inst_out_IDEX <= 0;			//instè¾“å‡º
			valid_out_IDEX <= 0;		//æœ‰æ•ˆ
		end
		else if (en_IDEX) begin
			if(NOP_IDEX) begin		/*insert nop and disable RegWrite ,MemRw*/
				PC_out_IDEX <= 0;		//PCå¯„å­˜å™?
				Rs1_out_IDEX <= 0;	//Rs1å¯„å­˜å™?
				Rs2_out_IDEX <= 0;	//Rs2å¯„å­˜å™?
				Imm_out_IDEX <= 0;	//Immå¯„å­˜å™?
				Rd_addr_out_IDEX <= 0;		//Rd_addrå¯„å­˜å™?
				ALUSrc_B_out_IDEX <= 0;		//ALUSrc_B
				ALU_control_out_IDEX <= 0;//ALUControl
				Branch_out_IDEX <= 0;			//Branch
				BranchN_out_IDEX <= 0;		//BranchN
				MemRW_out_IDEX <= 0;						//MemRW
				Jump_out_IDEX <= 0;				//Jump
				MemtoReg_out_IDEX <= 0;		//MemtoReg
				RegWrite_out_IDEX <= 0;					//RegWrite
				inst_out_IDEX <= 32'h00000013;			//instè¾“å‡º
				valid_out_IDEX <= 0;		//æœ‰æ•ˆ
			end else begin
				PC_out_IDEX <= PC_in_IDEX;	//PCå¯„å­˜å™?
				Rs1_out_IDEX <= Rs1_in_IDEX;//Rs1å¯„å­˜å™?
				Rs2_out_IDEX <= Rs2_in_IDEX;//Rs2å¯„å­˜å™?
				Imm_out_IDEX <= Imm_in_IDEX;//Immå¯„å­˜å™?
				Rd_addr_out_IDEX <= Rd_addr_IDEX;			//Rd_addrå¯„å­˜å™?
				ALUSrc_B_out_IDEX <= ALUSrc_B_in_IDEX;		//ALUSrc_B
				ALU_control_out_IDEX <= ALU_control_in_IDEX;//ALUControl
				Branch_out_IDEX <= Branch_in_IDEX;			//Branch
				BranchN_out_IDEX <= BranchN_in_IDEX;		//BranchN
				MemRW_out_IDEX <= MemRW_in_IDEX;			//MemRW
				Jump_out_IDEX <= Jump_in_IDEX;				//Jump
				MemtoReg_out_IDEX <= MemtoReg_in_IDEX;		//MemtoReg
				RegWrite_out_IDEX <= RegWrite_in_IDEX;		//RegWrite
				inst_out_IDEX <= inst_in_IDEX;				//instè¾“å‡º
				valid_out_IDEX <= valid_in_IDEX;			//æœ‰æ•ˆ
			end
		end
	end

endmodule

