/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [13:0] _05_;
  reg [4:0] _06_;
  reg [3:0] _07_;
  wire [3:0] _08_;
  wire [22:0] _09_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [21:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_62z;
  wire [17:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_69z = ~((celloutsig_0_14z[2] | _02_) & celloutsig_0_20z);
  assign celloutsig_0_28z = ~((celloutsig_0_23z[12] | celloutsig_0_0z) & _03_);
  assign celloutsig_0_2z = ~((_00_ | _01_) & celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_23z[15] | celloutsig_0_0z) & celloutsig_0_16z);
  reg [2:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_7z[8:6];
  assign { _02_, _04_[1:0] } = _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 14'h0000;
    else _05_ <= celloutsig_0_46z[20:7];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 5'h00;
    else _06_ <= in_data[55:51];
  reg [22:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 23'h000000;
    else _17_ <= { in_data[21:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _09_[22:13], _00_, _09_[11:2], _01_, _09_[0] } = _17_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 4'h0;
    else _07_ <= { celloutsig_0_7z[10], celloutsig_0_11z };
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= celloutsig_0_10z[12:9];
  assign { _03_, _08_[2:0] } = _19_;
  assign celloutsig_0_40z = celloutsig_0_9z[13:8] / { 1'h1, celloutsig_0_23z[10:6] };
  assign celloutsig_1_16z = celloutsig_1_12z / { 1'h1, celloutsig_1_2z[16], celloutsig_1_5z };
  assign celloutsig_0_26z = celloutsig_0_14z[13:5] / { 1'h1, _07_[2:1], _03_, _08_[2:0], celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_30z = celloutsig_0_22z[7:5] / { 1'h1, _00_, _09_[11] };
  assign celloutsig_1_1z = in_data[180:169] == in_data[143:132];
  assign celloutsig_0_8z = in_data[63:60] == { celloutsig_0_4z[5:3], celloutsig_0_6z };
  assign celloutsig_0_25z = celloutsig_0_4z[7:0] == celloutsig_0_10z[14:7];
  assign celloutsig_0_0z = in_data[83:47] === in_data[69:33];
  assign celloutsig_0_45z = { celloutsig_0_23z[16:1], celloutsig_0_10z } === { celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[127:115] === in_data[130:118];
  assign celloutsig_0_16z = { celloutsig_0_14z[19:9], celloutsig_0_6z } === celloutsig_0_14z[14:3];
  assign celloutsig_1_4z = in_data[154:138] && { celloutsig_1_2z[19:8], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_2z[20:15] && { in_data[160:156], celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_13z[3:1] && celloutsig_1_12z;
  assign celloutsig_0_17z = { _09_[14:13], _00_, _09_[11:9] } && celloutsig_0_7z[11:6];
  assign celloutsig_0_54z = ! { celloutsig_0_11z[1], celloutsig_0_44z };
  assign celloutsig_1_14z = ! celloutsig_1_6z[5:3];
  assign celloutsig_0_12z = ! { celloutsig_0_10z[9:2], celloutsig_0_6z };
  assign celloutsig_0_36z = in_data[94:87] % { 1'h1, celloutsig_0_21z[2:0], _03_, _08_[2:0] };
  assign celloutsig_0_39z = celloutsig_0_23z[14:8] % { 1'h1, celloutsig_0_26z[5:0] };
  assign celloutsig_1_19z = { celloutsig_1_10z[11:4], celloutsig_1_12z, celloutsig_1_14z } % { 1'h1, in_data[124:119], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_10z = { in_data[41:37], celloutsig_0_4z } % { 1'h1, celloutsig_0_9z[14:0], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_7z[10:6], celloutsig_0_3z } % { 1'h1, _09_[7:3] };
  assign celloutsig_0_41z = { celloutsig_0_9z[8], celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_37z } * { _07_, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_35z };
  assign celloutsig_0_46z = { celloutsig_0_14z[20:0], celloutsig_0_20z } * { celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_24z };
  assign celloutsig_0_73z = { celloutsig_0_10z[1:0], celloutsig_0_58z, celloutsig_0_3z, celloutsig_0_69z, celloutsig_0_36z, celloutsig_0_40z, celloutsig_0_35z, celloutsig_0_52z, celloutsig_0_47z, celloutsig_0_58z, celloutsig_0_62z } * { celloutsig_0_68z[16:1], celloutsig_0_20z, celloutsig_0_39z };
  assign celloutsig_1_2z = in_data[173:153] * { in_data[127:108], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z } * in_data[131:107];
  assign celloutsig_1_12z = celloutsig_1_6z[4:2] * celloutsig_1_10z[11:9];
  assign celloutsig_0_7z = { _06_[3:1], celloutsig_0_4z } * { _09_[17:13], _00_, _09_[11:3] };
  assign celloutsig_0_9z = { celloutsig_0_4z[3:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } * { _09_[21:13], _00_, _09_[11:4] };
  assign celloutsig_0_14z = in_data[21:0] * { in_data[17:1], _06_ };
  assign celloutsig_0_21z = { celloutsig_0_10z[16:12], celloutsig_0_12z } * { _06_[4:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_23z = { celloutsig_0_14z[8:5], celloutsig_0_22z, celloutsig_0_3z } * { in_data[86:80], celloutsig_0_15z, _03_, _08_[2:0] };
  assign celloutsig_0_31z = ~ { in_data[30:27], celloutsig_0_25z };
  assign celloutsig_1_6z = ~ in_data[177:170];
  assign celloutsig_1_13z = ~ in_data[179:176];
  assign celloutsig_0_22z = ~ { celloutsig_0_10z[10:4], celloutsig_0_3z, _07_ };
  assign celloutsig_0_35z = | { celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_3z, _09_[19:15] };
  assign celloutsig_0_37z = | { celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_3z, _09_[19:15], _09_[6:3] };
  assign celloutsig_0_59z = | { celloutsig_0_46z[7:5], celloutsig_0_40z };
  assign celloutsig_0_62z = | { celloutsig_0_47z, celloutsig_0_26z[8:1], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_74z = | _05_[13:1];
  assign celloutsig_0_13z = | _09_[19:15];
  assign celloutsig_0_3z = ^ { _09_[19:13], _00_, _09_[11:5], celloutsig_0_2z };
  assign celloutsig_0_47z = ^ { celloutsig_0_31z[4:2], celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_49z = ^ { celloutsig_0_11z[2], celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_52z = ^ { _09_[18:15], celloutsig_0_4z, celloutsig_0_49z, celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[10], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ^ { celloutsig_1_2z[8:7], celloutsig_1_1z };
  assign celloutsig_1_18z = ^ { celloutsig_1_13z[0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_20z = ^ celloutsig_0_14z[7:4];
  assign celloutsig_0_27z = ^ { celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_30z[1], celloutsig_0_11z } >> { celloutsig_0_24z[6:4], celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_32z[1], celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_20z } >> celloutsig_0_15z[3:0];
  assign celloutsig_0_44z = { celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_27z } >> { celloutsig_0_30z, celloutsig_0_17z };
  assign celloutsig_0_68z = { celloutsig_0_39z[5:3], celloutsig_0_41z, celloutsig_0_54z, celloutsig_0_21z, celloutsig_0_47z } >> { in_data[61:46], celloutsig_0_59z, celloutsig_0_27z };
  assign celloutsig_0_24z = { celloutsig_0_21z[1:0], celloutsig_0_0z, _06_ } >> { celloutsig_0_22z[11:8], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_32z = { _09_[3:2], celloutsig_0_2z } >> celloutsig_0_7z[2:0];
  assign celloutsig_0_4z = in_data[56:45] >> { in_data[69:59], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z[16], celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_7z[5:4], celloutsig_0_3z };
  assign celloutsig_0_33z = ~((_08_[2] & celloutsig_0_9z[3]) | celloutsig_0_8z);
  assign celloutsig_0_58z = ~((celloutsig_0_38z[1] & celloutsig_0_34z[2]) | celloutsig_0_22z[11]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_4z[9]) | in_data[38]);
  assign _04_[2] = _02_;
  assign _08_[3] = _03_;
  assign { _09_[12], _09_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[107:96], out_data[55:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
