{:input (genetic.crossover/dumb-crossover 1754452213 (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , \\wire1_9_:missing_11 , \\wire2_:missing_11 , \\wire3_:missing , wire4_20, \\wire:missing_edge , wire29_42);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire wire10_12;\n  wire wire13_20;\n  wire \\wire13_:missing_1 ;\n  wire \\wire13_:missing_15 ;\n  wire wire16;\n  wire wire18;\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  wire wire21_42;\n  wire wire22;\n  wire wire23_27;\n  wire wire25;\n  wire wire26;\n  output wire29_42;\n  wire wire29_42;\n  input \\wire2_:missing_11 ;\n  wire \\wire2_:missing_11 ;\n  wire \\wire30_:missing ;\n  wire wire31_48_51_52_53;\n  wire wire33_40;\n  wire \\wire33_:missing ;\n  wire wire34_41;\n  wire wire34_42;\n  wire wire35_42;\n  wire wire37_50;\n  wire wire38_44_55;\n  wire wire38_54;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire43_44;\n  output wire4_20;\n  wire wire4_20;\n  wire wire51;\n  wire wire52;\n  wire wire53;\n  wire wire54;\n  wire wire55;\n  wire wire55_10;\n  wire wire55_12;\n  wire wire55_14;\n  wire wire55_15;\n  wire wire55_42;\n  wire wire55_46;\n  wire wire55_47;\n  wire \\wire55_:missing_39_40 ;\n  wire \\wire55_:missing_39_41 ;\n  wire wire5_17_22_24;\n  wire \\wire6_18_:missing_25_26 ;\n  wire wire8_19;\n  wire wire8_23;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_14_19 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43_45 ;\n  wire \\wire:missing_43_46 ;\n  wire \\wire:missing_44_49 ;\n  wire \\wire:missing_50 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> wire5_17_22_24;\n  assign wire8_19 = 2'h1 >> wire8_23;\n  assign \\wire33_:missing  = 2'h1 >> wire33_40;\n  assign wire34_42 = 2'h1 >> wire34_41;\n  assign \\wire:missing_edge  = 2'h1 >> wire35_42;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire37_50 = 2'h1 >> \\wire:missing_edge ;\n  assign wire38_54 = 2'h1 >> wire38_44_55;\n  assign \\wire:missing_39  = 4'h8 >> { \\wire55_:missing_39_41 , \\wire55_:missing_39_40  };\n  assign wire33_40 = 4'h8 >> { \\wire:missing_edge , \\wire55_:missing_39_40  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire1_9_:missing_11 , \\wire0_9_:missing  };\n  assign wire34_41 = 4'h8 >> { \\wire:missing_edge , \\wire55_:missing_39_41  };\n  assign \\wire:missing_42  = 4'h8 >> { wire34_42, wire55_42 };\n  assign wire43_44 = 4'h8 >> { \\wire:missing_43_46 , \\wire:missing_43_45  };\n  assign wire38_44_55 = 4'h8 >> { \\wire:missing_44_49 , wire43_44 };\n  assign wire10_12 = 4'h8 >> { wire55_10, \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire2_:missing_11 , \\wire1_9_:missing_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire55_12, wire10_12 };\n  assign wire13_20 = 4'h6 >> { \\wire13_:missing_1 , \\wire13_:missing_15  };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_14_19 , wire55_14 };\n  assign wire5_17_22_24 = 1'h1;\n  assign \\wire6_18_:missing_25_26  = 1'h1;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire31_48_51_52_53 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire55 = wire38_44_55;\n  assign wire54 = wire38_54;\n  assign wire53 = wire31_48_51_52_53;\n  assign wire52 = wire31_48_51_52_53;\n  assign wire51 = wire31_48_51_52_53;\n  assign \\wire:missing_50  = wire37_50;\n  assign \\wire:missing_44_49  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire31_48_51_52_53;\n  assign \\wire:missing_edge  = wire55_47;\n  assign \\wire:missing_43_46  = wire55_46;\n  assign \\wire:missing_43_45  = \\wire:missing_edge ;\n  assign wire23_27 = \\wire:missing_edge ;\n  assign wire26 = \\wire6_18_:missing_25_26 ;\n  assign wire25 = \\wire6_18_:missing_25_26 ;\n  assign \\wire:missing_edge  = wire5_17_22_24;\n  assign wire8_23 = wire23_27;\n  assign wire22 = wire5_17_22_24;\n  assign \\wire:missing_21  = wire21_42;\n  assign wire4_20 = wire13_20;\n  assign \\wire:missing_14_19  = wire8_19;\n  assign wire18 = \\wire6_18_:missing_25_26 ;\n  assign wire16 = \\wire:missing_edge ;\n  assign \\wire13_:missing_15  = wire55_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:3.1-120.10\" *)\nmodule postsynth(\\wire0_9_:missing , \\wire1_9_:missing_11 , \\wire2_:missing_11 , \\wire3_:missing , wire4_20, \\wire:missing_edge , wire29_42);\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:8.8-8.17\" *)\n  wire wire13_20;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:9.8-9.26\" *)\n  wire \\wire13_:missing_1 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:10.8-10.27\" *)\n  wire \\wire13_:missing_15 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:11.8-11.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:12.8-12.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:13.9-13.29\" *)\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:17.8-17.17\" *)\n  wire wire23_27;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:18.8-18.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:19.8-19.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:20.10-20.19\" *)\n  output wire29_42;\n  wire wire29_42;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:22.9-22.27\" *)\n  input \\wire2_:missing_11 ;\n  wire \\wire2_:missing_11 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:24.8-24.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:25.8-25.26\" *)\n  wire wire31_48_51_52_53;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:31.8-31.17\" *)\n  wire wire37_50;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:34.9-34.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:37.10-37.18\" *)\n  output wire4_20;\n  wire wire4_20;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:39.8-39.14\" *)\n  wire wire51;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:40.8-40.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:41.8-41.14\" *)\n  wire wire53;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:47.8-47.17\" *)\n  wire wire55_15;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:50.8-50.17\" *)\n  wire wire55_47;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:53.8-53.22\" *)\n  wire wire5_17_22_24;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:54.8-54.32\" *)\n  wire \\wire6_18_:missing_25_26 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:55.8-55.16\" *)\n  wire wire8_19;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:56.8-56.16\" *)\n  wire wire8_23;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:60.8-60.27\" *)\n  wire \\wire:missing_14_19 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:64.8-64.27\" *)\n  wire \\wire:missing_43_45 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:66.8-66.27\" *)\n  wire \\wire:missing_44_49 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:67.8-67.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount6020635C/D92B9C80.v:68.9-68.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_20 = 1'hx;\n  assign \\wire13_:missing_1  = 1'hx;\n  assign \\wire13_:missing_15  = 1'hx;\n  assign wire16 = 1'h1;\n  assign wire18 = 1'h1;\n  assign wire22 = 1'h1;\n  assign wire23_27 = 1'h1;\n  assign wire25 = 1'h1;\n  assign wire26 = 1'h1;\n  assign wire29_42 = 1'hx;\n  assign \\wire30_:missing  = 1'h1;\n  assign wire31_48_51_52_53 = 1'h1;\n  assign wire37_50 = 1'h0;\n  assign wire4_20 = 1'hx;\n  assign wire51 = 1'h1;\n  assign wire52 = 1'h1;\n  assign wire53 = 1'h1;\n  assign wire55_15 = 1'hx;\n  assign wire55_47 = 1'h1;\n  assign wire5_17_22_24 = 1'h1;\n  assign \\wire6_18_:missing_25_26  = 1'h1;\n  assign wire8_19 = 1'h0;\n  assign wire8_23 = 1'h1;\n  assign \\wire:missing_14_19  = 1'h0;\n  assign \\wire:missing_43_45  = 1'h1;\n  assign \\wire:missing_44_49  = 1'h1;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:55:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_/src/top.v'.\nSBY 12:55:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] Copy '/tmp/fuzzmount6020635C/D92B9C80.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_/src/D92B9C80.v'.\nSBY 12:55:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] Copy '/tmp/fuzzmount6020635C/D92B9C80.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_/src/D92B9C80.post.v'.\nSBY 12:55:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: abc pdr\nSBY 12:55:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:55:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: /tmp/fuzzmount6020635C/top.v:13: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:55:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: Warning: Wire presynth.\\wire29_42 is used but has no driver.\nSBY 12:55:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: Warning: Wire presynth.\\wire13_:missing_1 is used but has no driver.\nSBY 12:55:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: Warning: Wire presynth.\\wire13_:missing_15 is used but has no driver.\nSBY 12:55:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] base: finished (returncode=0)\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: Warning: Wire presynth.\\wire29_42 is used but has no driver.\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: Warning: Wire presynth.\\wire13_:missing_1 is used but has no driver.\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: Warning: Wire presynth.\\wire13_:missing_15 is used but has no driver.\nSBY 12:55:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] aig: finished (returncode=0)\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: Warning: The network has no constraints.\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: finished (returncode=0)\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] engine_0: Status returned by engine: FAIL\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_'.\nSBY 12:55:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxcguveq_] DONE (FAIL, rc=2)\n", :err ""}}}