Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 22:42:53 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (54)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (54)
----------------------
 There are 54 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.586   -10906.800                    422                 1352        0.169        0.000                      0                 1352        4.500        0.000                       0                   486  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -30.586   -10906.800                    422                 1352        0.169        0.000                      0                 1352        4.500        0.000                       0                   486  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          422  Failing Endpoints,  Worst Slack      -30.586ns,  Total Violation   -10906.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.586ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_i_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.481ns  (logic 9.529ns (23.540%)  route 30.952ns (76.460%))
  Logic Levels:           52  (CARRY4=7 LUT2=3 LUT3=3 LUT4=8 LUT5=8 LUT6=23)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.323    43.226    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    43.350 f  betaCPU/control_unit/M_guess_3_letter_4_q[6]_i_2/O
                         net (fo=14, routed)          0.726    44.077    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124    44.201 r  betaCPU/control_unit/M_input_i_q[4]_i_2/O
                         net (fo=3, routed)           0.600    44.801    betaCPU/control_unit/M_input_i_q[4]_i_2_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    44.925 r  betaCPU/control_unit/M_i_q[2]_i_2/O
                         net (fo=3, routed)           0.629    45.554    betaCPU/r/M_i_d
    SLICE_X48Y86         LUT6 (Prop_lut6_I4_O)        0.124    45.678 r  betaCPU/r/M_i_q[1]_i_1/O
                         net (fo=1, routed)           0.000    45.678    betaCPU/r/M_i_q[1]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  betaCPU/r/M_i_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.436    14.840    betaCPU/r/clk_IBUF_BUFG
    SLICE_X48Y86         FDRE                                         r  betaCPU/r/M_i_q_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.029    15.092    betaCPU/r/M_i_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -45.678    
  -------------------------------------------------------------------
                         slack                                -30.586    

Slack (VIOLATED) :        -30.555ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_i_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.503ns  (logic 9.529ns (23.527%)  route 30.974ns (76.473%))
  Logic Levels:           52  (CARRY4=7 LUT2=3 LUT3=4 LUT4=8 LUT5=8 LUT6=22)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.323    43.226    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    43.350 f  betaCPU/control_unit/M_guess_3_letter_4_q[6]_i_2/O
                         net (fo=14, routed)          0.726    44.077    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124    44.201 r  betaCPU/control_unit/M_input_i_q[4]_i_2/O
                         net (fo=3, routed)           0.600    44.801    betaCPU/control_unit/M_input_i_q[4]_i_2_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    44.925 r  betaCPU/control_unit/M_i_q[2]_i_2/O
                         net (fo=3, routed)           0.651    45.576    betaCPU/control_unit/M_i_d
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    45.700 r  betaCPU/control_unit/M_i_q[2]_i_1/O
                         net (fo=1, routed)           0.000    45.700    betaCPU/r/M_i_q_reg[2]_2
    SLICE_X50Y86         FDRE                                         r  betaCPU/r/M_i_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.437    14.841    betaCPU/r/clk_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  betaCPU/r/M_i_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.081    15.145    betaCPU/r/M_i_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -45.700    
  -------------------------------------------------------------------
                         slack                                -30.555    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_i_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.492ns  (logic 9.529ns (23.533%)  route 30.963ns (76.467%))
  Logic Levels:           52  (CARRY4=7 LUT2=3 LUT3=3 LUT4=8 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.323    43.226    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    43.350 f  betaCPU/control_unit/M_guess_3_letter_4_q[6]_i_2/O
                         net (fo=14, routed)          0.726    44.077    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124    44.201 r  betaCPU/control_unit/M_input_i_q[4]_i_2/O
                         net (fo=3, routed)           0.600    44.801    betaCPU/control_unit/M_input_i_q[4]_i_2_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    44.925 r  betaCPU/control_unit/M_i_q[2]_i_2/O
                         net (fo=3, routed)           0.640    45.565    betaCPU/control_unit/M_i_d
    SLICE_X54Y85         LUT5 (Prop_lut5_I3_O)        0.124    45.689 r  betaCPU/control_unit/M_i_q[0]_i_1/O
                         net (fo=1, routed)           0.000    45.689    betaCPU/r/M_i_q_reg[0]_0
    SLICE_X54Y85         FDRE                                         r  betaCPU/r/M_i_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.437    14.841    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  betaCPU/r/M_i_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)        0.077    15.141    betaCPU/r/M_i_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -45.689    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    

Slack (VIOLATED) :        -30.548ns  (required time - arrival time)
  Source:                 keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        40.248ns  (logic 9.405ns (23.367%)  route 30.843ns (76.633%))
  Logic Levels:           51  (CARRY4=7 LUT2=4 LUT3=2 LUT4=8 LUT5=7 LUT6=23)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.613     5.197    keyboard_controller/c_/button_cond/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  keyboard_controller/c_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.818     6.471    keyboard_controller/c_/button_cond/M_ctr_q_reg[9]
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.595 f  keyboard_controller/c_/button_cond/M_last_q_i_4/O
                         net (fo=2, routed)           1.086     7.680    keyboard_controller/c_/button_cond/M_last_q_i_4_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.804 f  keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3/O
                         net (fo=1, routed)           0.493     8.298    keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[31]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.422 f  keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1/O
                         net (fo=19, routed)          0.923     9.345    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_3
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.469 f  betaCPU/control_unit/i__carry_i_127/O
                         net (fo=1, routed)           1.007    10.476    betaCPU/control_unit/i__carry_i_127_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  betaCPU/control_unit/i__carry_i_98/O
                         net (fo=1, routed)           0.837    11.437    betaCPU/control_unit/i__carry_i_98_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.561 r  betaCPU/control_unit/i__carry_i_63/O
                         net (fo=10, routed)          1.749    13.310    betaCPU/control_unit/M_stage_q_reg[3]_5
    SLICE_X57Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.434 r  betaCPU/control_unit/i__carry__0_i_19/O
                         net (fo=2, routed)           0.526    13.960    betaCPU/control_unit/i__carry__0_i_19_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.124    14.084 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8/O
                         net (fo=7, routed)           0.308    14.392    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.516 r  betaCPU/control_unit/out1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.516    betaCPU/game_alu/S[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.124 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=1, routed)           0.658    15.783    betaCPU/game_alu/out1_carry__0_n_4
    SLICE_X53Y84         LUT4 (Prop_lut4_I2_O)        0.307    16.090 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4/O
                         net (fo=4, routed)           0.520    16.610    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.124    16.734 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18/O
                         net (fo=2, routed)           0.308    17.042    betaCPU/control_unit/i__carry_i_45_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124    17.166 f  betaCPU/control_unit/i__carry__1_i_7/O
                         net (fo=5, routed)           0.330    17.496    betaCPU/control_unit/i__carry__1_i_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.124    17.620 r  betaCPU/control_unit/i__carry__0_i_25/O
                         net (fo=5, routed)           0.447    18.067    betaCPU/control_unit/i__carry__0_i_25_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.191 f  betaCPU/control_unit/i__carry_i_94/O
                         net (fo=1, routed)           0.515    18.706    betaCPU/control_unit/i__carry_i_94_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.830 r  betaCPU/control_unit/i__carry_i_41/O
                         net (fo=1, routed)           0.149    18.979    betaCPU/control_unit/i__carry_i_41_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.103 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=1, routed)           0.433    19.536    betaCPU/control_unit/i__carry_i_14_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.124    19.660 r  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.446    20.106    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X52Y83         LUT4 (Prop_lut4_I1_O)        0.124    20.230 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.230    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[3]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.485 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=2, routed)           0.840    21.326    betaCPU/control_unit/i__carry_i_22[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I4_O)        0.307    21.633 r  betaCPU/control_unit/i__carry_i_64/O
                         net (fo=11, routed)          0.853    22.486    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.610 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=1, routed)           1.457    24.067    betaCPU/control_unit/i__carry_i_50_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    24.191 f  betaCPU/control_unit/i__carry_i_17/O
                         net (fo=1, routed)           0.306    24.497    betaCPU/r/M_matrix2_letter_address_dff_q_reg[2]_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I3_O)        0.124    24.621 r  betaCPU/r/i__carry_i_2/O
                         net (fo=8, routed)           0.305    24.927    betaCPU/control_unit/M_word_index_q_reg[5][2]
    SLICE_X52Y83         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    25.051    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[2]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.431 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.431    betaCPU/game_alu/out1_carry_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.650 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.310    25.959    betaCPU/control_unit/i__carry_i_10[0]
    SLICE_X51Y84         LUT5 (Prop_lut5_I1_O)        0.295    26.254 r  betaCPU/control_unit/i__carry_i_13/O
                         net (fo=15, routed)          0.372    26.626    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X48Y84         LUT2 (Prop_lut2_I1_O)        0.124    26.750 f  betaCPU/control_unit/i__carry__0_i_10/O
                         net (fo=14, routed)          1.578    28.328    betaCPU/control_unit/i__carry__0_i_10_n_0
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.124    28.452 f  betaCPU/control_unit/i__carry_i_104/O
                         net (fo=1, routed)           0.656    29.108    betaCPU/control_unit/i__carry_i_104_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    29.232 f  betaCPU/control_unit/i__carry_i_78/O
                         net (fo=2, routed)           0.431    29.663    betaCPU/r/i__carry_i_4_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    29.787 r  betaCPU/r/i__carry_i_26/O
                         net (fo=1, routed)           0.151    29.938    betaCPU/r/i__carry_i_26_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I4_O)        0.124    30.062 r  betaCPU/r/i__carry_i_4/O
                         net (fo=8, routed)           0.921    30.984    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X52Y83         LUT3 (Prop_lut3_I1_O)        0.124    31.108 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.000    31.108    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[22]_i_2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.535 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.329    31.863    betaCPU/control_unit/i__carry_i_22[0]
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.306    32.169 r  betaCPU/control_unit/i__carry_i_92/O
                         net (fo=1, routed)           0.456    32.626    betaCPU/control_unit/i__carry_i_92_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124    32.750 f  betaCPU/control_unit/i__carry_i_37/O
                         net (fo=6, routed)           1.717    34.467    reset_cond/i__carry_i_50
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.124    34.591 r  reset_cond/i__carry_i_32/O
                         net (fo=65, routed)          1.740    36.332    betaCPU/r/M_num_correct_q[1]_i_2_1
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    36.456 r  betaCPU/r/i__carry__0_i_60/O
                         net (fo=1, routed)           1.383    37.838    betaCPU/r/i__carry__0_i_60_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.962 f  betaCPU/r/i__carry__0_i_43/O
                         net (fo=1, routed)           0.556    38.518    betaCPU/control_unit/i__carry__0_i_6_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    38.642 r  betaCPU/control_unit/i__carry__0_i_22/O
                         net (fo=3, routed)           0.575    39.217    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.124    39.341 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    39.341    betaCPU/game_alu/S[2]
    SLICE_X52Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.721 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.721    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.044 f  betaCPU/game_alu/out1_carry__1/O[1]
                         net (fo=2, routed)           0.744    40.788    betaCPU/game_alu/out1_carry__1_n_6
    SLICE_X50Y83         LUT4 (Prop_lut4_I2_O)        0.306    41.094 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6/O
                         net (fo=1, routed)           0.496    41.590    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.124    41.714 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5/O
                         net (fo=3, routed)           0.490    42.204    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124    42.328 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2/O
                         net (fo=9, routed)           0.452    42.779    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[26]_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.903 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4/O
                         net (fo=2, routed)           0.275    43.178    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124    43.302 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=13, routed)          0.384    43.686    reset_cond/M_correct_letter_4_q_reg[4]_1
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124    43.810 f  reset_cond/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=22, routed)          1.172    44.982    reset_cond/M_stage_q_reg[3]_5
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.106 r  reset_cond/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.339    45.445    betaCPU/r/M_guess_2_letter_3_q_reg[0]_0[0]
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         1.440    14.844    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X52Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.898    betaCPU/r/M_guess_2_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -45.445    
  -------------------------------------------------------------------
                         slack                                -30.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.589     1.533    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.798    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.048     1.846 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[3]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.857     2.047    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.131     1.677    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.562     1.506    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.771    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I1_O)        0.048     1.819 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.819    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2_n_0
    SLICE_X56Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.829     2.019    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.131     1.650    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.589     1.533    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.798    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[2]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.857     2.047    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.121     1.667    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.562     1.506    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.771    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X56Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.816 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.816    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2_n_0
    SLICE_X56Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.829     2.019    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.121     1.640    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.768%)  route 0.133ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.586     1.530    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.133     1.804    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.049     1.853 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[2]_i_1__1_n_0
    SLICE_X62Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.854     2.044    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.107     1.650    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.252%)  route 0.133ns (41.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.586     1.530    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.133     1.804    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q[1]_i_1__1_n_0
    SLICE_X62Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.854     2.044    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.092     1.635    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.589     1.533    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.116     1.813    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[0]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.858    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]_i_1__1_n_0
    SLICE_X65Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.857     2.047    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.091     1.637    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.562     1.506    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.116     1.786    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[0]
    SLICE_X57Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.831    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]_i_1__2_n_0
    SLICE_X57Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.829     2.019    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091     1.610    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.365%)  route 0.133ns (41.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.591     1.535    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.133     1.808    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[0]
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0_n_0
    SLICE_X61Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.860     2.050    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.092     1.627    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.589     1.533    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.149     1.846    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.891    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=485, routed)         0.857     2.047    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.121     1.654    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   M_panel_debugger_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_panel_debugger_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   M_panel_debugger_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_panel_debugger_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   M_panel_debugger_q_reg[4]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   betaCPU/r/M_g_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   betaCPU/r/M_guess_3_letter_1_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   betaCPU/r/M_guess_3_letter_1_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   betaCPU/r/M_guess_3_letter_1_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   betaCPU/r/M_guess_3_letter_1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[4]/C



