{:input (genetic.crossover/dumb-crossover 1243020974 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_12_13_:missing , wire2_17, wire3_16, \\wire25_37_38_:missing , \\wire27_:missing , wire28_16);\n  wire \\:missing_edge ;\n  wire wire10_16;\n  wire \\wire10_:missing ;\n  wire wire11_16_24;\n  wire \\wire11_:missing ;\n  wire \\wire12_:missing ;\n  wire \\wire14_:missing ;\n  wire wire15_12;\n  wire \\wire15_20_22_:missing_23 ;\n  wire wire15_39;\n  wire \\wire15_:missing_13 ;\n  wire \\wire15_:missing_50 ;\n  wire wire18;\n  input \\wire1_12_13_:missing ;\n  wire \\wire1_12_13_:missing ;\n  wire wire20;\n  wire wire21;\n  wire wire23;\n  input \\wire25_37_38_:missing ;\n  wire \\wire25_37_38_:missing ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  output wire28_16;\n  wire wire28_16;\n  wire \\wire29_:missing_48 ;\n  input wire2_17;\n  wire wire2_17;\n  wire wire30_16;\n  wire wire30_39;\n  wire wire31_16;\n  wire wire32_16_52;\n  wire \\wire32_:missing ;\n  wire wire33_45;\n  wire wire33_49;\n  wire \\wire34_:missing ;\n  wire wire35_16;\n  wire wire35_46;\n  wire \\wire36_43_:missing ;\n  wire \\wire39_:missing ;\n  output wire3_16;\n  wire wire3_16;\n  wire wire40_41_42_44;\n  wire wire40_41_42_50;\n  wire \\wire40_:missing ;\n  wire wire47_16;\n  wire wire49_52;\n  wire wire5;\n  wire wire6_13;\n  wire wire7_16;\n  wire \\wire8_16_:missing ;\n  wire wire8_18;\n  wire \\wire:missing_15_16_17 ;\n  wire \\wire:missing_15_16_50 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_43_45 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_13;\n  assign \\wire15_:missing_13  = 4'h8 >> { \\wire:missing_15_16_17 , \\wire:missing_15_16_50  };\n  assign wire7_16 = 4'h8 >> { \\wire:missing_15_16_17 , \\wire:missing_15_16_50  };\n  assign wire23 = 2'hx >> \\wire15_20_22_:missing_23 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_16;\n  assign wire30_39 = 2'h1 >> wire30_16;\n  assign \\wire:missing_edge  = 2'h1 >> wire31_16;\n  assign \\wire32_:missing  = 2'h1 >> wire32_16_52;\n  assign wire33_45 = 2'h1 >> wire33_49;\n  assign \\wire34_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire35_46 = 2'h1 >> wire35_16;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire36_43_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , \\wire25_37_38_:missing  };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire:missing_edge , \\wire25_37_38_:missing  };\n  assign \\wire39_:missing  = 4'h8 >> { wire30_39, wire15_39 };\n  assign wire8_18 = 2'h1 >> \\wire8_16_:missing ;\n  assign \\wire40_:missing  = 4'h2 >> { wire40_41_42_50, wire40_41_42_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire40_41_42_50, wire40_41_42_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire40_41_42_50, wire40_41_42_44 };\n  assign \\wire36_43_:missing  = 4'h8 >> { \\wire:missing_43_45 , \\wire:missing_edge  };\n  assign \\wire:missing_9  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 2'h1 >> wire10_16;\n  assign \\wire11_:missing  = 2'h1 >> wire11_16_24;\n  assign \\wire12_:missing  = 4'h6 >> { \\wire1_12_13_:missing , wire15_12 };\n  assign wire6_13 = 4'h8 >> { \\wire1_12_13_:missing , \\wire15_:missing_13  };\n  assign \\wire14_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire5 = 1'h0;\n  assign \\wire29_:missing_48  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire49_52 = wire32_16_52;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_15_16_50  = \\wire15_:missing_50 ;\n  assign wire33_49 = wire49_52;\n  assign \\wire:missing_edge  = \\wire29_:missing_48 ;\n  assign \\wire:missing_edge  = wire47_16;\n  assign \\wire:missing_edge  = wire35_46;\n  assign \\wire:missing_43_45  = wire33_45;\n  assign wire40_41_42_44 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire11_16_24;\n  assign \\wire:missing_edge  = \\wire15_20_22_:missing_23 ;\n  assign wire21 = \\wire:missing_edge ;\n  assign wire20 = \\wire15_20_22_:missing_23 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire18 = wire8_18;\n  assign \\wire:missing_15_16_17  = wire2_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:3.1-108.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_12_13_:missing , wire2_17, wire3_16, \\wire25_37_38_:missing , \\wire27_:missing , wire28_16);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:7.8-7.20\" *)\n  wire wire11_16_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:8.8-8.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:10.8-10.24\" *)\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:12.8-12.33\" *)\n  wire \\wire15_20_22_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:17.9-17.30\" *)\n  input \\wire1_12_13_:missing ;\n  wire \\wire1_12_13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:19.8-19.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:20.8-20.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:21.8-21.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:22.9-22.31\" *)\n  input \\wire25_37_38_:missing ;\n  wire \\wire25_37_38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:24.9-24.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:26.10-26.19\" *)\n  output wire28_16;\n  wire wire28_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:28.8-28.27\" *)\n  wire \\wire29_:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:29.9-29.17\" *)\n  input wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:38.8-38.24\" *)\n  wire \\wire34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:40.8-40.17\" *)\n  wire wire35_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:43.10-43.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:45.8-45.23\" *)\n  wire wire40_41_42_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:48.8-48.17\" *)\n  wire wire47_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:50.8-50.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:55.8-55.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15_16_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:59.8-59.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8BB29B2E.v:60.9-60.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_16_24 = 1'h0;\n  assign \\wire11_:missing  = 1'h1;\n  assign \\wire14_:missing  = 1'h0;\n  assign \\wire15_20_22_:missing_23  = 1'h0;\n  assign wire20 = 1'h0;\n  assign wire21 = 1'h0;\n  assign wire23 = 1'hx;\n  assign wire28_16 = 1'hx;\n  assign \\wire29_:missing_48  = 1'h1;\n  assign \\wire34_:missing  = 1'h1;\n  assign wire35_46 = 1'h0;\n  assign wire3_16 = 1'hx;\n  assign wire40_41_42_44 = 1'h0;\n  assign wire47_16 = 1'h0;\n  assign wire5 = 1'h0;\n  assign \\wire:missing_15_16_17  = wire2_17;\n  assign \\wire:missing_9  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:30:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h/src/top.v'.\nSBY  2:30:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] Copy '/tmp/fuzzmount2DDF5D8C/8BB29B2E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h/src/8BB29B2E.v'.\nSBY  2:30:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] Copy '/tmp/fuzzmount2DDF5D8C/8BB29B2E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h/src/8BB29B2E.post.v'.\nSBY  2:30:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: abc pdr\nSBY  2:30:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:30:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] base: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  2:30:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] base: Warning: Wire presynth.\\wire28_16 is used but has no driver.\nSBY  2:30:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] base: finished (returncode=0)\nSBY  2:30:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] aig: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  2:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] aig: Warning: Wire presynth.\\wire28_16 is used but has no driver.\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] aig: finished (returncode=0)\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: Warning: The network has no constraints.\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: finished (returncode=0)\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] engine_0: Status returned by engine: FAIL\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h'.\nSBY  2:30:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3_7n614h] DONE (FAIL, rc=2)\n", :err ""}}}