
             Lattice Mapping Report File for Design Module 'test'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial LedTest_impl1.ngd -o LedTest_impl1_map.ncd -pr LedTest_impl1.prf
     -mp LedTest_impl1.mrp -lpf
     /home/tallen/Projects/LatticeLedTest/impl1/LedTest_impl1.lpf -lpf
     /home/tallen/Projects/LatticeLedTest/LedTest.lpf -c 0 -gui -msgset
     /home/tallen/Projects/LatticeLedTest/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  12/20/18  17:47:14

Design Summary
--------------

   Number of registers:     59 out of  7485 (1%)
      PFU registers:           59 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        59 out of  3432 (2%)
      SLICEs as Logic/ROM:     59 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        117 out of  6864 (2%)
      Number used as logic LUTs:         93
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 207 (17%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk: 36 loads, 36 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  2

                                    Page 1




Design:  test                                          Date:  12/20/18  17:47:14

Design Summary (cont)
---------------------
     Net clk_enable_28: 12 loads, 12 LSLICEs
     Net clk_enable_37: 12 loads, 12 LSLICEs
   Number of LSRs:  2
     Net n2333: 4 loads, 4 LSLICEs
     Net n2340: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net step_3: 45 loads
     Net step_2: 44 loads
     Net step_4: 35 loads
     Net step_1: 34 loads
     Net step_0: 32 loads
     Net clk_enable_28: 15 loads
     Net clk_enable_37: 12 loads
     Net n158: 9 loads
     Net n2340: 7 loads
     Net n1134: 6 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Multiple comps assigned to site "M14". Only one comp will be
     assigned to this location.
WARNING - map: Pref conflict: Multi-locate on site. Ignoring LOCATE COMP
     "LEDa[13]" SITE "M14" ;
        Keeping LOCATE COMP "LEDa[11]" SITE "M14" ;
     .

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LEDa[14]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[13]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[15]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[12]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[11]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[10]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[9]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  test                                          Date:  12/20/18  17:47:14

IO (PIO) Attributes (cont)
--------------------------
| LEDa[8]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDa[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[15]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[14]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[13]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[12]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[11]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[10]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[9]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[8]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LEDb[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.

                                    Page 3




Design:  test                                          Date:  12/20/18  17:47:14

Removed logic (cont)
--------------------
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal count_490_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_490_add_4_1/CI undriven or does not drive anything - clipped.
Signal count_490_add_4_23/S1 undriven or does not drive anything - clipped.
Signal count_490_add_4_23/CO undriven or does not drive anything - clipped.
Block i1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      12.09

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 195 MB
        




















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
