\hypertarget{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g}{}\doxysection{S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG Struct Reference}
\label{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g}\index{SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}}


Structure for transmit pin configuration.  




{\ttfamily \#include $<$spi\+\_\+slave.\+h$>$}



Collaboration diagram for S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t $\ast$const \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a8963291458fee16aee85847ce111d586}{port}}
\item 
const X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t $\ast$const \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a755e36bb14fb15103291e9421ce73ac5}{config}}
\item 
const \mbox{\hyperlink{group___g_p_i_o_ga642efb5d9074a8b8345eb6d018e71f6d}{X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+H\+W\+C\+T\+R\+L\+\_\+t}} \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a9a4309802a4b36adab75c1bba9a99a84}{hw\+\_\+control}}
\item 
const uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a7bf1c7f71152694940aa80d4b0fabf4e}{pin}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure for transmit pin configuration. 

Definition at line 164 of file spi\+\_\+slave.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a755e36bb14fb15103291e9421ce73ac5}\label{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a755e36bb14fb15103291e9421ce73ac5}} 
\index{SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}!config@{config}}
\index{config@{config}!SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}}
\doxysubsubsection{\texorpdfstring{config}{config}}
{\footnotesize\ttfamily const X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t $\ast$const S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+I\+G\+::config}

Pin configuration structure 

Definition at line 167 of file spi\+\_\+slave.\+h.



Referenced by S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+l\+Validate\+Mode\+Change(), and S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+Set\+Mode().

\mbox{\Hypertarget{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a9a4309802a4b36adab75c1bba9a99a84}\label{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a9a4309802a4b36adab75c1bba9a99a84}} 
\index{SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}!hw\_control@{hw\_control}}
\index{hw\_control@{hw\_control}!SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}}
\doxysubsubsection{\texorpdfstring{hw\_control}{hw\_control}}
{\footnotesize\ttfamily const \mbox{\hyperlink{group___g_p_i_o_ga642efb5d9074a8b8345eb6d018e71f6d}{X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+H\+W\+C\+T\+R\+L\+\_\+t}} S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+I\+G\+::hw\+\_\+control}

Hardware control characteristics of the pin 

Definition at line 168 of file spi\+\_\+slave.\+h.



Referenced by S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+Set\+Mode().

\mbox{\Hypertarget{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a7bf1c7f71152694940aa80d4b0fabf4e}\label{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a7bf1c7f71152694940aa80d4b0fabf4e}} 
\index{SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}!pin@{pin}}
\index{pin@{pin}!SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}}
\doxysubsubsection{\texorpdfstring{pin}{pin}}
{\footnotesize\ttfamily const uint8\+\_\+t S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+I\+G\+::pin}

Pin number in the port 

Definition at line 169 of file spi\+\_\+slave.\+h.



Referenced by S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+Set\+Mode().

\mbox{\Hypertarget{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a8963291458fee16aee85847ce111d586}\label{struct_s_p_i___s_l_a_v_e___p_i_n___c_o_n_f_i_g_a8963291458fee16aee85847ce111d586}} 
\index{SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}!port@{port}}
\index{port@{port}!SPI\_SLAVE\_PIN\_CONFIG@{SPI\_SLAVE\_PIN\_CONFIG}}
\doxysubsubsection{\texorpdfstring{port}{port}}
{\footnotesize\ttfamily X\+M\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t $\ast$const S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+I\+G\+::port}

Pointer to the G\+P\+IO port base address 

Definition at line 166 of file spi\+\_\+slave.\+h.



Referenced by S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+Set\+Mode().



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dave/\+Generated/\+S\+P\+I\+\_\+\+S\+L\+A\+V\+E/\mbox{\hyperlink{_generated_2_s_p_i___s_l_a_v_e_2spi__slave_8h}{spi\+\_\+slave.\+h}}\end{DoxyCompactItemize}
