// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_62 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_368_p2;
reg   [0:0] icmp_ln86_reg_1284;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1065_fu_374_p2;
reg   [0:0] icmp_ln86_1065_reg_1295;
wire   [0:0] icmp_ln86_1066_fu_380_p2;
reg   [0:0] icmp_ln86_1066_reg_1300;
reg   [0:0] icmp_ln86_1066_reg_1300_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1067_fu_386_p2;
reg   [0:0] icmp_ln86_1067_reg_1306;
wire   [0:0] icmp_ln86_1068_fu_392_p2;
reg   [0:0] icmp_ln86_1068_reg_1312;
wire   [0:0] icmp_ln86_1069_fu_398_p2;
reg   [0:0] icmp_ln86_1069_reg_1318;
reg   [0:0] icmp_ln86_1069_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1069_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1070_fu_404_p2;
reg   [0:0] icmp_ln86_1070_reg_1324;
reg   [0:0] icmp_ln86_1070_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1070_reg_1324_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1070_reg_1324_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1071_fu_410_p2;
reg   [0:0] icmp_ln86_1071_reg_1330;
reg   [0:0] icmp_ln86_1071_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1072_fu_416_p2;
reg   [0:0] icmp_ln86_1072_reg_1337;
reg   [0:0] icmp_ln86_1072_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1072_reg_1337_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1073_fu_422_p2;
reg   [0:0] icmp_ln86_1073_reg_1343;
reg   [0:0] icmp_ln86_1073_reg_1343_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1074_fu_428_p2;
reg   [0:0] icmp_ln86_1074_reg_1348;
reg   [0:0] icmp_ln86_1074_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1074_reg_1348_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1075_fu_434_p2;
reg   [0:0] icmp_ln86_1075_reg_1354;
reg   [0:0] icmp_ln86_1075_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1075_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1075_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1076_fu_440_p2;
reg   [0:0] icmp_ln86_1076_reg_1360;
reg   [0:0] icmp_ln86_1076_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1076_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1076_reg_1360_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1076_reg_1360_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1077_fu_446_p2;
reg   [0:0] icmp_ln86_1077_reg_1366;
reg   [0:0] icmp_ln86_1077_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1077_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1077_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1077_reg_1366_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1078_fu_452_p2;
reg   [0:0] icmp_ln86_1078_reg_1372;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1078_reg_1372_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1079_fu_458_p2;
reg   [0:0] icmp_ln86_1079_reg_1378;
reg   [0:0] icmp_ln86_1079_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1080_fu_464_p2;
reg   [0:0] icmp_ln86_1080_reg_1383;
reg   [0:0] icmp_ln86_1080_reg_1383_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1081_fu_470_p2;
reg   [0:0] icmp_ln86_1081_reg_1388;
reg   [0:0] icmp_ln86_1081_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1081_reg_1388_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1082_fu_476_p2;
reg   [0:0] icmp_ln86_1082_reg_1393;
reg   [0:0] icmp_ln86_1082_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1082_reg_1393_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1083_fu_482_p2;
reg   [0:0] icmp_ln86_1083_reg_1398;
reg   [0:0] icmp_ln86_1083_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1083_reg_1398_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1084_fu_488_p2;
reg   [0:0] icmp_ln86_1084_reg_1403;
reg   [0:0] icmp_ln86_1084_reg_1403_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1084_reg_1403_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1084_reg_1403_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1085_fu_494_p2;
reg   [0:0] icmp_ln86_1085_reg_1408;
reg   [0:0] icmp_ln86_1085_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1085_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1085_reg_1408_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1086_fu_500_p2;
reg   [0:0] icmp_ln86_1086_reg_1413;
reg   [0:0] icmp_ln86_1086_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1086_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1086_reg_1413_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1087_fu_506_p2;
reg   [0:0] icmp_ln86_1087_reg_1418;
reg   [0:0] icmp_ln86_1087_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1087_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1087_reg_1418_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1087_reg_1418_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1088_fu_512_p2;
reg   [0:0] icmp_ln86_1088_reg_1423;
reg   [0:0] icmp_ln86_1088_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1088_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1088_reg_1423_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1088_reg_1423_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1089_fu_518_p2;
reg   [0:0] icmp_ln86_1089_reg_1428;
reg   [0:0] icmp_ln86_1089_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1089_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1089_reg_1428_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1089_reg_1428_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1090_fu_524_p2;
reg   [0:0] icmp_ln86_1090_reg_1433;
reg   [0:0] icmp_ln86_1090_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1090_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1090_reg_1433_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1090_reg_1433_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1090_reg_1433_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1091_fu_530_p2;
reg   [0:0] icmp_ln86_1091_reg_1438;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1091_reg_1438_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_536_p2;
reg   [0:0] and_ln102_reg_1443;
reg   [0:0] and_ln102_reg_1443_pp0_iter1_reg;
wire   [0:0] and_ln102_1307_fu_552_p2;
reg   [0:0] and_ln102_1307_reg_1450;
wire   [0:0] and_ln104_192_fu_561_p2;
reg   [0:0] and_ln104_192_reg_1457;
reg   [0:0] and_ln104_192_reg_1457_pp0_iter2_reg;
wire   [0:0] and_ln102_1308_fu_566_p2;
reg   [0:0] and_ln102_1308_reg_1463;
wire   [0:0] and_ln104_193_fu_576_p2;
reg   [0:0] and_ln104_193_reg_1470;
reg   [0:0] and_ln104_193_reg_1470_pp0_iter2_reg;
wire   [0:0] and_ln104_196_fu_587_p2;
reg   [0:0] and_ln104_196_reg_1476;
wire   [0:0] or_ln117_938_fu_593_p2;
reg   [0:0] or_ln117_938_reg_1481;
wire   [0:0] and_ln102_1306_fu_604_p2;
reg   [0:0] and_ln102_1306_reg_1487;
reg   [0:0] and_ln102_1306_reg_1487_pp0_iter3_reg;
wire   [0:0] and_ln104_191_fu_614_p2;
reg   [0:0] and_ln104_191_reg_1494;
reg   [0:0] and_ln104_191_reg_1494_pp0_iter3_reg;
wire   [0:0] and_ln102_1313_fu_628_p2;
reg   [0:0] and_ln102_1313_reg_1500;
wire   [0:0] or_ln117_942_fu_715_p2;
reg   [0:0] or_ln117_942_reg_1506;
wire   [2:0] select_ln117_1036_fu_729_p3;
reg   [2:0] select_ln117_1036_reg_1511;
wire   [0:0] or_ln117_944_fu_737_p2;
reg   [0:0] or_ln117_944_reg_1516;
wire   [0:0] and_ln102_1309_fu_741_p2;
reg   [0:0] and_ln102_1309_reg_1523;
wire   [0:0] and_ln104_194_fu_750_p2;
reg   [0:0] and_ln104_194_reg_1529;
reg   [0:0] and_ln104_194_reg_1529_pp0_iter4_reg;
wire   [0:0] and_ln102_1314_fu_765_p2;
reg   [0:0] and_ln102_1314_reg_1535;
wire   [3:0] select_ln117_1042_fu_856_p3;
reg   [3:0] select_ln117_1042_reg_1540;
wire   [0:0] or_ln117_949_fu_863_p2;
reg   [0:0] or_ln117_949_reg_1545;
wire   [0:0] and_ln102_1310_fu_868_p2;
reg   [0:0] and_ln102_1310_reg_1551;
wire   [0:0] and_ln104_195_fu_877_p2;
reg   [0:0] and_ln104_195_reg_1557;
reg   [0:0] and_ln104_195_reg_1557_pp0_iter5_reg;
reg   [0:0] and_ln104_195_reg_1557_pp0_iter6_reg;
wire   [0:0] and_ln102_1316_fu_891_p2;
reg   [0:0] and_ln102_1316_reg_1563;
wire   [0:0] or_ln117_953_fu_969_p2;
reg   [0:0] or_ln117_953_reg_1569;
wire   [4:0] select_ln117_1048_fu_983_p3;
reg   [4:0] select_ln117_1048_reg_1574;
wire   [0:0] or_ln117_955_fu_991_p2;
reg   [0:0] or_ln117_955_reg_1579;
wire   [0:0] or_ln117_959_fu_1079_p2;
reg   [0:0] or_ln117_959_reg_1587;
wire   [4:0] select_ln117_1054_fu_1091_p3;
reg   [4:0] select_ln117_1054_reg_1593;
wire   [0:0] or_ln117_961_fu_1113_p2;
reg   [0:0] or_ln117_961_reg_1598;
wire   [4:0] select_ln117_1056_fu_1125_p3;
reg   [4:0] select_ln117_1056_reg_1603;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_504_fu_542_p2;
wire   [0:0] xor_ln104_506_fu_556_p2;
wire   [0:0] and_ln104_fu_547_p2;
wire   [0:0] xor_ln104_507_fu_571_p2;
wire   [0:0] xor_ln104_510_fu_582_p2;
wire   [0:0] xor_ln104_fu_599_p2;
wire   [0:0] xor_ln104_505_fu_609_p2;
wire   [0:0] and_ln102_1318_fu_632_p2;
wire   [0:0] and_ln102_1311_fu_620_p2;
wire   [0:0] and_ln102_1312_fu_624_p2;
wire   [0:0] xor_ln117_fu_651_p2;
wire   [0:0] or_ln117_937_fu_656_p2;
wire   [0:0] or_ln117_fu_646_p2;
wire   [1:0] zext_ln117_fu_661_p1;
wire   [0:0] and_ln102_1319_fu_636_p2;
wire   [1:0] select_ln117_fu_665_p3;
wire   [1:0] select_ln117_1032_fu_678_p3;
wire   [0:0] or_ln117_939_fu_673_p2;
wire   [2:0] zext_ln117_112_fu_685_p1;
wire   [0:0] or_ln117_940_fu_689_p2;
wire   [0:0] and_ln102_1320_fu_641_p2;
wire   [2:0] select_ln117_1033_fu_693_p3;
wire   [0:0] or_ln117_941_fu_701_p2;
wire   [2:0] select_ln117_1034_fu_707_p3;
wire   [2:0] select_ln117_1035_fu_721_p3;
wire   [0:0] xor_ln104_508_fu_745_p2;
wire   [0:0] xor_ln104_511_fu_755_p2;
wire   [0:0] and_ln102_1321_fu_770_p2;
wire   [0:0] xor_ln104_512_fu_760_p2;
wire   [0:0] and_ln102_1324_fu_784_p2;
wire   [0:0] and_ln102_1322_fu_775_p2;
wire   [0:0] or_ln117_943_fu_794_p2;
wire   [3:0] zext_ln117_113_fu_799_p1;
wire   [0:0] and_ln102_1323_fu_780_p2;
wire   [3:0] select_ln117_1037_fu_802_p3;
wire   [0:0] or_ln117_945_fu_810_p2;
wire   [3:0] select_ln117_1038_fu_815_p3;
wire   [0:0] or_ln117_946_fu_822_p2;
wire   [0:0] and_ln102_1325_fu_789_p2;
wire   [3:0] select_ln117_1039_fu_826_p3;
wire   [0:0] or_ln117_947_fu_834_p2;
wire   [3:0] select_ln117_1040_fu_840_p3;
wire   [3:0] select_ln117_1041_fu_848_p3;
wire   [0:0] xor_ln104_509_fu_872_p2;
wire   [0:0] xor_ln104_513_fu_882_p2;
wire   [0:0] and_ln102_1327_fu_900_p2;
wire   [0:0] and_ln102_1315_fu_887_p2;
wire   [0:0] and_ln102_1326_fu_896_p2;
wire   [0:0] or_ln117_948_fu_915_p2;
wire   [0:0] and_ln102_1328_fu_905_p2;
wire   [3:0] select_ln117_1043_fu_920_p3;
wire   [3:0] select_ln117_1044_fu_932_p3;
wire   [0:0] or_ln117_950_fu_927_p2;
wire   [4:0] zext_ln117_114_fu_939_p1;
wire   [0:0] or_ln117_951_fu_943_p2;
wire   [0:0] and_ln102_1329_fu_910_p2;
wire   [4:0] select_ln117_1045_fu_947_p3;
wire   [0:0] or_ln117_952_fu_955_p2;
wire   [4:0] select_ln117_1046_fu_961_p3;
wire   [4:0] select_ln117_1047_fu_975_p3;
wire   [0:0] xor_ln104_514_fu_995_p2;
wire   [0:0] and_ln102_1330_fu_1005_p2;
wire   [0:0] xor_ln104_515_fu_1000_p2;
wire   [0:0] and_ln102_1333_fu_1019_p2;
wire   [0:0] and_ln102_1331_fu_1010_p2;
wire   [0:0] or_ln117_954_fu_1029_p2;
wire   [0:0] and_ln102_1332_fu_1015_p2;
wire   [4:0] select_ln117_1049_fu_1034_p3;
wire   [0:0] or_ln117_956_fu_1041_p2;
wire   [4:0] select_ln117_1050_fu_1046_p3;
wire   [0:0] or_ln117_957_fu_1053_p2;
wire   [0:0] and_ln102_1334_fu_1024_p2;
wire   [4:0] select_ln117_1051_fu_1057_p3;
wire   [0:0] or_ln117_958_fu_1065_p2;
wire   [4:0] select_ln117_1052_fu_1071_p3;
wire   [4:0] select_ln117_1053_fu_1083_p3;
wire   [0:0] and_ln102_1317_fu_1099_p2;
wire   [0:0] and_ln102_1335_fu_1103_p2;
wire   [0:0] or_ln117_960_fu_1108_p2;
wire   [4:0] select_ln117_1055_fu_1118_p3;
wire   [0:0] xor_ln104_516_fu_1133_p2;
wire   [0:0] and_ln102_1336_fu_1138_p2;
wire   [0:0] and_ln102_1337_fu_1143_p2;
wire   [0:0] or_ln117_962_fu_1148_p2;
wire   [12:0] agg_result_fu_1160_p59;
wire   [4:0] agg_result_fu_1160_p60;
wire   [12:0] agg_result_fu_1160_p61;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1160_p1;
wire   [4:0] agg_result_fu_1160_p3;
wire   [4:0] agg_result_fu_1160_p5;
wire   [4:0] agg_result_fu_1160_p7;
wire   [4:0] agg_result_fu_1160_p9;
wire   [4:0] agg_result_fu_1160_p11;
wire   [4:0] agg_result_fu_1160_p13;
wire   [4:0] agg_result_fu_1160_p15;
wire   [4:0] agg_result_fu_1160_p17;
wire   [4:0] agg_result_fu_1160_p19;
wire   [4:0] agg_result_fu_1160_p21;
wire   [4:0] agg_result_fu_1160_p23;
wire   [4:0] agg_result_fu_1160_p25;
wire   [4:0] agg_result_fu_1160_p27;
wire   [4:0] agg_result_fu_1160_p29;
wire   [4:0] agg_result_fu_1160_p31;
wire  signed [4:0] agg_result_fu_1160_p33;
wire  signed [4:0] agg_result_fu_1160_p35;
wire  signed [4:0] agg_result_fu_1160_p37;
wire  signed [4:0] agg_result_fu_1160_p39;
wire  signed [4:0] agg_result_fu_1160_p41;
wire  signed [4:0] agg_result_fu_1160_p43;
wire  signed [4:0] agg_result_fu_1160_p45;
wire  signed [4:0] agg_result_fu_1160_p47;
wire  signed [4:0] agg_result_fu_1160_p49;
wire  signed [4:0] agg_result_fu_1160_p51;
wire  signed [4:0] agg_result_fu_1160_p53;
wire  signed [4:0] agg_result_fu_1160_p55;
wire  signed [4:0] agg_result_fu_1160_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_59_5_13_1_1_U1021(
    .din0(13'd1660),
    .din1(13'd669),
    .din2(13'd5209),
    .din3(13'd409),
    .din4(13'd8191),
    .din5(13'd7937),
    .din6(13'd648),
    .din7(13'd59),
    .din8(13'd261),
    .din9(13'd8075),
    .din10(13'd438),
    .din11(13'd20),
    .din12(13'd7926),
    .din13(13'd0),
    .din14(13'd112),
    .din15(13'd7959),
    .din16(13'd428),
    .din17(13'd8120),
    .din18(13'd70),
    .din19(13'd8053),
    .din20(13'd7892),
    .din21(13'd88),
    .din22(13'd318),
    .din23(13'd51),
    .din24(13'd8109),
    .din25(13'd1132),
    .din26(13'd326),
    .din27(13'd7661),
    .din28(13'd40),
    .def(agg_result_fu_1160_p59),
    .sel(agg_result_fu_1160_p60),
    .dout(agg_result_fu_1160_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1306_reg_1487 <= and_ln102_1306_fu_604_p2;
        and_ln102_1306_reg_1487_pp0_iter3_reg <= and_ln102_1306_reg_1487;
        and_ln102_1307_reg_1450 <= and_ln102_1307_fu_552_p2;
        and_ln102_1308_reg_1463 <= and_ln102_1308_fu_566_p2;
        and_ln102_1309_reg_1523 <= and_ln102_1309_fu_741_p2;
        and_ln102_1310_reg_1551 <= and_ln102_1310_fu_868_p2;
        and_ln102_1313_reg_1500 <= and_ln102_1313_fu_628_p2;
        and_ln102_1314_reg_1535 <= and_ln102_1314_fu_765_p2;
        and_ln102_1316_reg_1563 <= and_ln102_1316_fu_891_p2;
        and_ln102_reg_1443 <= and_ln102_fu_536_p2;
        and_ln102_reg_1443_pp0_iter1_reg <= and_ln102_reg_1443;
        and_ln104_191_reg_1494 <= and_ln104_191_fu_614_p2;
        and_ln104_191_reg_1494_pp0_iter3_reg <= and_ln104_191_reg_1494;
        and_ln104_192_reg_1457 <= and_ln104_192_fu_561_p2;
        and_ln104_192_reg_1457_pp0_iter2_reg <= and_ln104_192_reg_1457;
        and_ln104_193_reg_1470 <= and_ln104_193_fu_576_p2;
        and_ln104_193_reg_1470_pp0_iter2_reg <= and_ln104_193_reg_1470;
        and_ln104_194_reg_1529 <= and_ln104_194_fu_750_p2;
        and_ln104_194_reg_1529_pp0_iter4_reg <= and_ln104_194_reg_1529;
        and_ln104_195_reg_1557 <= and_ln104_195_fu_877_p2;
        and_ln104_195_reg_1557_pp0_iter5_reg <= and_ln104_195_reg_1557;
        and_ln104_195_reg_1557_pp0_iter6_reg <= and_ln104_195_reg_1557_pp0_iter5_reg;
        and_ln104_196_reg_1476 <= and_ln104_196_fu_587_p2;
        icmp_ln86_1065_reg_1295 <= icmp_ln86_1065_fu_374_p2;
        icmp_ln86_1066_reg_1300 <= icmp_ln86_1066_fu_380_p2;
        icmp_ln86_1066_reg_1300_pp0_iter1_reg <= icmp_ln86_1066_reg_1300;
        icmp_ln86_1067_reg_1306 <= icmp_ln86_1067_fu_386_p2;
        icmp_ln86_1068_reg_1312 <= icmp_ln86_1068_fu_392_p2;
        icmp_ln86_1069_reg_1318 <= icmp_ln86_1069_fu_398_p2;
        icmp_ln86_1069_reg_1318_pp0_iter1_reg <= icmp_ln86_1069_reg_1318;
        icmp_ln86_1069_reg_1318_pp0_iter2_reg <= icmp_ln86_1069_reg_1318_pp0_iter1_reg;
        icmp_ln86_1070_reg_1324 <= icmp_ln86_1070_fu_404_p2;
        icmp_ln86_1070_reg_1324_pp0_iter1_reg <= icmp_ln86_1070_reg_1324;
        icmp_ln86_1070_reg_1324_pp0_iter2_reg <= icmp_ln86_1070_reg_1324_pp0_iter1_reg;
        icmp_ln86_1070_reg_1324_pp0_iter3_reg <= icmp_ln86_1070_reg_1324_pp0_iter2_reg;
        icmp_ln86_1071_reg_1330 <= icmp_ln86_1071_fu_410_p2;
        icmp_ln86_1071_reg_1330_pp0_iter1_reg <= icmp_ln86_1071_reg_1330;
        icmp_ln86_1072_reg_1337 <= icmp_ln86_1072_fu_416_p2;
        icmp_ln86_1072_reg_1337_pp0_iter1_reg <= icmp_ln86_1072_reg_1337;
        icmp_ln86_1072_reg_1337_pp0_iter2_reg <= icmp_ln86_1072_reg_1337_pp0_iter1_reg;
        icmp_ln86_1073_reg_1343 <= icmp_ln86_1073_fu_422_p2;
        icmp_ln86_1073_reg_1343_pp0_iter1_reg <= icmp_ln86_1073_reg_1343;
        icmp_ln86_1074_reg_1348 <= icmp_ln86_1074_fu_428_p2;
        icmp_ln86_1074_reg_1348_pp0_iter1_reg <= icmp_ln86_1074_reg_1348;
        icmp_ln86_1074_reg_1348_pp0_iter2_reg <= icmp_ln86_1074_reg_1348_pp0_iter1_reg;
        icmp_ln86_1075_reg_1354 <= icmp_ln86_1075_fu_434_p2;
        icmp_ln86_1075_reg_1354_pp0_iter1_reg <= icmp_ln86_1075_reg_1354;
        icmp_ln86_1075_reg_1354_pp0_iter2_reg <= icmp_ln86_1075_reg_1354_pp0_iter1_reg;
        icmp_ln86_1075_reg_1354_pp0_iter3_reg <= icmp_ln86_1075_reg_1354_pp0_iter2_reg;
        icmp_ln86_1076_reg_1360 <= icmp_ln86_1076_fu_440_p2;
        icmp_ln86_1076_reg_1360_pp0_iter1_reg <= icmp_ln86_1076_reg_1360;
        icmp_ln86_1076_reg_1360_pp0_iter2_reg <= icmp_ln86_1076_reg_1360_pp0_iter1_reg;
        icmp_ln86_1076_reg_1360_pp0_iter3_reg <= icmp_ln86_1076_reg_1360_pp0_iter2_reg;
        icmp_ln86_1076_reg_1360_pp0_iter4_reg <= icmp_ln86_1076_reg_1360_pp0_iter3_reg;
        icmp_ln86_1077_reg_1366 <= icmp_ln86_1077_fu_446_p2;
        icmp_ln86_1077_reg_1366_pp0_iter1_reg <= icmp_ln86_1077_reg_1366;
        icmp_ln86_1077_reg_1366_pp0_iter2_reg <= icmp_ln86_1077_reg_1366_pp0_iter1_reg;
        icmp_ln86_1077_reg_1366_pp0_iter3_reg <= icmp_ln86_1077_reg_1366_pp0_iter2_reg;
        icmp_ln86_1077_reg_1366_pp0_iter4_reg <= icmp_ln86_1077_reg_1366_pp0_iter3_reg;
        icmp_ln86_1078_reg_1372 <= icmp_ln86_1078_fu_452_p2;
        icmp_ln86_1078_reg_1372_pp0_iter1_reg <= icmp_ln86_1078_reg_1372;
        icmp_ln86_1078_reg_1372_pp0_iter2_reg <= icmp_ln86_1078_reg_1372_pp0_iter1_reg;
        icmp_ln86_1078_reg_1372_pp0_iter3_reg <= icmp_ln86_1078_reg_1372_pp0_iter2_reg;
        icmp_ln86_1078_reg_1372_pp0_iter4_reg <= icmp_ln86_1078_reg_1372_pp0_iter3_reg;
        icmp_ln86_1078_reg_1372_pp0_iter5_reg <= icmp_ln86_1078_reg_1372_pp0_iter4_reg;
        icmp_ln86_1078_reg_1372_pp0_iter6_reg <= icmp_ln86_1078_reg_1372_pp0_iter5_reg;
        icmp_ln86_1079_reg_1378 <= icmp_ln86_1079_fu_458_p2;
        icmp_ln86_1079_reg_1378_pp0_iter1_reg <= icmp_ln86_1079_reg_1378;
        icmp_ln86_1080_reg_1383 <= icmp_ln86_1080_fu_464_p2;
        icmp_ln86_1080_reg_1383_pp0_iter1_reg <= icmp_ln86_1080_reg_1383;
        icmp_ln86_1081_reg_1388 <= icmp_ln86_1081_fu_470_p2;
        icmp_ln86_1081_reg_1388_pp0_iter1_reg <= icmp_ln86_1081_reg_1388;
        icmp_ln86_1081_reg_1388_pp0_iter2_reg <= icmp_ln86_1081_reg_1388_pp0_iter1_reg;
        icmp_ln86_1082_reg_1393 <= icmp_ln86_1082_fu_476_p2;
        icmp_ln86_1082_reg_1393_pp0_iter1_reg <= icmp_ln86_1082_reg_1393;
        icmp_ln86_1082_reg_1393_pp0_iter2_reg <= icmp_ln86_1082_reg_1393_pp0_iter1_reg;
        icmp_ln86_1083_reg_1398 <= icmp_ln86_1083_fu_482_p2;
        icmp_ln86_1083_reg_1398_pp0_iter1_reg <= icmp_ln86_1083_reg_1398;
        icmp_ln86_1083_reg_1398_pp0_iter2_reg <= icmp_ln86_1083_reg_1398_pp0_iter1_reg;
        icmp_ln86_1084_reg_1403 <= icmp_ln86_1084_fu_488_p2;
        icmp_ln86_1084_reg_1403_pp0_iter1_reg <= icmp_ln86_1084_reg_1403;
        icmp_ln86_1084_reg_1403_pp0_iter2_reg <= icmp_ln86_1084_reg_1403_pp0_iter1_reg;
        icmp_ln86_1084_reg_1403_pp0_iter3_reg <= icmp_ln86_1084_reg_1403_pp0_iter2_reg;
        icmp_ln86_1085_reg_1408 <= icmp_ln86_1085_fu_494_p2;
        icmp_ln86_1085_reg_1408_pp0_iter1_reg <= icmp_ln86_1085_reg_1408;
        icmp_ln86_1085_reg_1408_pp0_iter2_reg <= icmp_ln86_1085_reg_1408_pp0_iter1_reg;
        icmp_ln86_1085_reg_1408_pp0_iter3_reg <= icmp_ln86_1085_reg_1408_pp0_iter2_reg;
        icmp_ln86_1086_reg_1413 <= icmp_ln86_1086_fu_500_p2;
        icmp_ln86_1086_reg_1413_pp0_iter1_reg <= icmp_ln86_1086_reg_1413;
        icmp_ln86_1086_reg_1413_pp0_iter2_reg <= icmp_ln86_1086_reg_1413_pp0_iter1_reg;
        icmp_ln86_1086_reg_1413_pp0_iter3_reg <= icmp_ln86_1086_reg_1413_pp0_iter2_reg;
        icmp_ln86_1087_reg_1418 <= icmp_ln86_1087_fu_506_p2;
        icmp_ln86_1087_reg_1418_pp0_iter1_reg <= icmp_ln86_1087_reg_1418;
        icmp_ln86_1087_reg_1418_pp0_iter2_reg <= icmp_ln86_1087_reg_1418_pp0_iter1_reg;
        icmp_ln86_1087_reg_1418_pp0_iter3_reg <= icmp_ln86_1087_reg_1418_pp0_iter2_reg;
        icmp_ln86_1087_reg_1418_pp0_iter4_reg <= icmp_ln86_1087_reg_1418_pp0_iter3_reg;
        icmp_ln86_1088_reg_1423 <= icmp_ln86_1088_fu_512_p2;
        icmp_ln86_1088_reg_1423_pp0_iter1_reg <= icmp_ln86_1088_reg_1423;
        icmp_ln86_1088_reg_1423_pp0_iter2_reg <= icmp_ln86_1088_reg_1423_pp0_iter1_reg;
        icmp_ln86_1088_reg_1423_pp0_iter3_reg <= icmp_ln86_1088_reg_1423_pp0_iter2_reg;
        icmp_ln86_1088_reg_1423_pp0_iter4_reg <= icmp_ln86_1088_reg_1423_pp0_iter3_reg;
        icmp_ln86_1089_reg_1428 <= icmp_ln86_1089_fu_518_p2;
        icmp_ln86_1089_reg_1428_pp0_iter1_reg <= icmp_ln86_1089_reg_1428;
        icmp_ln86_1089_reg_1428_pp0_iter2_reg <= icmp_ln86_1089_reg_1428_pp0_iter1_reg;
        icmp_ln86_1089_reg_1428_pp0_iter3_reg <= icmp_ln86_1089_reg_1428_pp0_iter2_reg;
        icmp_ln86_1089_reg_1428_pp0_iter4_reg <= icmp_ln86_1089_reg_1428_pp0_iter3_reg;
        icmp_ln86_1090_reg_1433 <= icmp_ln86_1090_fu_524_p2;
        icmp_ln86_1090_reg_1433_pp0_iter1_reg <= icmp_ln86_1090_reg_1433;
        icmp_ln86_1090_reg_1433_pp0_iter2_reg <= icmp_ln86_1090_reg_1433_pp0_iter1_reg;
        icmp_ln86_1090_reg_1433_pp0_iter3_reg <= icmp_ln86_1090_reg_1433_pp0_iter2_reg;
        icmp_ln86_1090_reg_1433_pp0_iter4_reg <= icmp_ln86_1090_reg_1433_pp0_iter3_reg;
        icmp_ln86_1090_reg_1433_pp0_iter5_reg <= icmp_ln86_1090_reg_1433_pp0_iter4_reg;
        icmp_ln86_1091_reg_1438 <= icmp_ln86_1091_fu_530_p2;
        icmp_ln86_1091_reg_1438_pp0_iter1_reg <= icmp_ln86_1091_reg_1438;
        icmp_ln86_1091_reg_1438_pp0_iter2_reg <= icmp_ln86_1091_reg_1438_pp0_iter1_reg;
        icmp_ln86_1091_reg_1438_pp0_iter3_reg <= icmp_ln86_1091_reg_1438_pp0_iter2_reg;
        icmp_ln86_1091_reg_1438_pp0_iter4_reg <= icmp_ln86_1091_reg_1438_pp0_iter3_reg;
        icmp_ln86_1091_reg_1438_pp0_iter5_reg <= icmp_ln86_1091_reg_1438_pp0_iter4_reg;
        icmp_ln86_1091_reg_1438_pp0_iter6_reg <= icmp_ln86_1091_reg_1438_pp0_iter5_reg;
        icmp_ln86_reg_1284 <= icmp_ln86_fu_368_p2;
        icmp_ln86_reg_1284_pp0_iter1_reg <= icmp_ln86_reg_1284;
        icmp_ln86_reg_1284_pp0_iter2_reg <= icmp_ln86_reg_1284_pp0_iter1_reg;
        icmp_ln86_reg_1284_pp0_iter3_reg <= icmp_ln86_reg_1284_pp0_iter2_reg;
        or_ln117_938_reg_1481 <= or_ln117_938_fu_593_p2;
        or_ln117_942_reg_1506 <= or_ln117_942_fu_715_p2;
        or_ln117_944_reg_1516 <= or_ln117_944_fu_737_p2;
        or_ln117_949_reg_1545 <= or_ln117_949_fu_863_p2;
        or_ln117_953_reg_1569 <= or_ln117_953_fu_969_p2;
        or_ln117_955_reg_1579 <= or_ln117_955_fu_991_p2;
        or_ln117_959_reg_1587 <= or_ln117_959_fu_1079_p2;
        or_ln117_961_reg_1598 <= or_ln117_961_fu_1113_p2;
        select_ln117_1036_reg_1511 <= select_ln117_1036_fu_729_p3;
        select_ln117_1042_reg_1540 <= select_ln117_1042_fu_856_p3;
        select_ln117_1048_reg_1574 <= select_ln117_1048_fu_983_p3;
        select_ln117_1054_reg_1593 <= select_ln117_1054_fu_1091_p3;
        select_ln117_1056_reg_1603 <= select_ln117_1056_fu_1125_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1160_p59 = 'bx;

assign agg_result_fu_1160_p60 = ((or_ln117_962_fu_1148_p2[0:0] == 1'b1) ? select_ln117_1056_reg_1603 : 5'd28);

assign and_ln102_1306_fu_604_p2 = (xor_ln104_fu_599_p2 & icmp_ln86_1066_reg_1300_pp0_iter1_reg);

assign and_ln102_1307_fu_552_p2 = (icmp_ln86_1067_reg_1306 & and_ln102_reg_1443);

assign and_ln102_1308_fu_566_p2 = (icmp_ln86_1068_reg_1312 & and_ln104_fu_547_p2);

assign and_ln102_1309_fu_741_p2 = (icmp_ln86_1069_reg_1318_pp0_iter2_reg & and_ln102_1306_reg_1487);

assign and_ln102_1310_fu_868_p2 = (icmp_ln86_1070_reg_1324_pp0_iter3_reg & and_ln104_191_reg_1494_pp0_iter3_reg);

assign and_ln102_1311_fu_620_p2 = (icmp_ln86_1072_reg_1337_pp0_iter1_reg & and_ln104_192_reg_1457);

assign and_ln102_1312_fu_624_p2 = (icmp_ln86_1073_reg_1343_pp0_iter1_reg & and_ln102_1308_reg_1463);

assign and_ln102_1313_fu_628_p2 = (icmp_ln86_1074_reg_1348_pp0_iter1_reg & and_ln104_193_reg_1470);

assign and_ln102_1314_fu_765_p2 = (icmp_ln86_1075_reg_1354_pp0_iter2_reg & and_ln102_1309_fu_741_p2);

assign and_ln102_1315_fu_887_p2 = (icmp_ln86_1076_reg_1360_pp0_iter3_reg & and_ln104_194_reg_1529);

assign and_ln102_1316_fu_891_p2 = (icmp_ln86_1077_reg_1366_pp0_iter3_reg & and_ln102_1310_fu_868_p2);

assign and_ln102_1317_fu_1099_p2 = (icmp_ln86_1078_reg_1372_pp0_iter5_reg & and_ln104_195_reg_1557_pp0_iter5_reg);

assign and_ln102_1318_fu_632_p2 = (icmp_ln86_1079_reg_1378_pp0_iter1_reg & and_ln102_1307_reg_1450);

assign and_ln102_1319_fu_636_p2 = (icmp_ln86_1071_reg_1330_pp0_iter1_reg & and_ln102_1318_fu_632_p2);

assign and_ln102_1320_fu_641_p2 = (icmp_ln86_1080_reg_1383_pp0_iter1_reg & and_ln102_1311_fu_620_p2);

assign and_ln102_1321_fu_770_p2 = (xor_ln104_511_fu_755_p2 & icmp_ln86_1081_reg_1388_pp0_iter2_reg);

assign and_ln102_1322_fu_775_p2 = (and_ln104_192_reg_1457_pp0_iter2_reg & and_ln102_1321_fu_770_p2);

assign and_ln102_1323_fu_780_p2 = (icmp_ln86_1082_reg_1393_pp0_iter2_reg & and_ln102_1313_reg_1500);

assign and_ln102_1324_fu_784_p2 = (xor_ln104_512_fu_760_p2 & icmp_ln86_1083_reg_1398_pp0_iter2_reg);

assign and_ln102_1325_fu_789_p2 = (and_ln104_193_reg_1470_pp0_iter2_reg & and_ln102_1324_fu_784_p2);

assign and_ln102_1326_fu_896_p2 = (icmp_ln86_1084_reg_1403_pp0_iter3_reg & and_ln102_1314_reg_1535);

assign and_ln102_1327_fu_900_p2 = (xor_ln104_513_fu_882_p2 & icmp_ln86_1085_reg_1408_pp0_iter3_reg);

assign and_ln102_1328_fu_905_p2 = (and_ln102_1327_fu_900_p2 & and_ln102_1309_reg_1523);

assign and_ln102_1329_fu_910_p2 = (icmp_ln86_1086_reg_1413_pp0_iter3_reg & and_ln102_1315_fu_887_p2);

assign and_ln102_1330_fu_1005_p2 = (xor_ln104_514_fu_995_p2 & icmp_ln86_1087_reg_1418_pp0_iter4_reg);

assign and_ln102_1331_fu_1010_p2 = (and_ln104_194_reg_1529_pp0_iter4_reg & and_ln102_1330_fu_1005_p2);

assign and_ln102_1332_fu_1015_p2 = (icmp_ln86_1088_reg_1423_pp0_iter4_reg & and_ln102_1316_reg_1563);

assign and_ln102_1333_fu_1019_p2 = (xor_ln104_515_fu_1000_p2 & icmp_ln86_1089_reg_1428_pp0_iter4_reg);

assign and_ln102_1334_fu_1024_p2 = (and_ln102_1333_fu_1019_p2 & and_ln102_1310_reg_1551);

assign and_ln102_1335_fu_1103_p2 = (icmp_ln86_1090_reg_1433_pp0_iter5_reg & and_ln102_1317_fu_1099_p2);

assign and_ln102_1336_fu_1138_p2 = (xor_ln104_516_fu_1133_p2 & icmp_ln86_1091_reg_1438_pp0_iter6_reg);

assign and_ln102_1337_fu_1143_p2 = (and_ln104_195_reg_1557_pp0_iter6_reg & and_ln102_1336_fu_1138_p2);

assign and_ln102_fu_536_p2 = (icmp_ln86_fu_368_p2 & icmp_ln86_1065_fu_374_p2);

assign and_ln104_191_fu_614_p2 = (xor_ln104_fu_599_p2 & xor_ln104_505_fu_609_p2);

assign and_ln104_192_fu_561_p2 = (xor_ln104_506_fu_556_p2 & and_ln102_reg_1443);

assign and_ln104_193_fu_576_p2 = (xor_ln104_507_fu_571_p2 & and_ln104_fu_547_p2);

assign and_ln104_194_fu_750_p2 = (xor_ln104_508_fu_745_p2 & and_ln102_1306_reg_1487);

assign and_ln104_195_fu_877_p2 = (xor_ln104_509_fu_872_p2 & and_ln104_191_reg_1494_pp0_iter3_reg);

assign and_ln104_196_fu_587_p2 = (xor_ln104_510_fu_582_p2 & and_ln102_1307_fu_552_p2);

assign and_ln104_fu_547_p2 = (xor_ln104_504_fu_542_p2 & icmp_ln86_reg_1284);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1160_p61;

assign icmp_ln86_1065_fu_374_p2 = (($signed(p_read17_int_reg) < $signed(18'd85541)) ? 1'b1 : 1'b0);

assign icmp_ln86_1066_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd770)) ? 1'b1 : 1'b0);

assign icmp_ln86_1067_fu_386_p2 = (($signed(p_read5_int_reg) < $signed(18'd4323)) ? 1'b1 : 1'b0);

assign icmp_ln86_1068_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd85769)) ? 1'b1 : 1'b0);

assign icmp_ln86_1069_fu_398_p2 = (($signed(p_read19_int_reg) < $signed(18'd41473)) ? 1'b1 : 1'b0);

assign icmp_ln86_1070_fu_404_p2 = (($signed(p_read14_int_reg) < $signed(18'd298)) ? 1'b1 : 1'b0);

assign icmp_ln86_1071_fu_410_p2 = (($signed(p_read13_int_reg) < $signed(18'd226502)) ? 1'b1 : 1'b0);

assign icmp_ln86_1072_fu_416_p2 = (($signed(p_read2_int_reg) < $signed(18'd74195)) ? 1'b1 : 1'b0);

assign icmp_ln86_1073_fu_422_p2 = (($signed(p_read9_int_reg) < $signed(18'd259129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1074_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd6553)) ? 1'b1 : 1'b0);

assign icmp_ln86_1075_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd696)) ? 1'b1 : 1'b0);

assign icmp_ln86_1076_fu_440_p2 = (($signed(p_read12_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_1077_fu_446_p2 = (($signed(p_read16_int_reg) < $signed(18'd357)) ? 1'b1 : 1'b0);

assign icmp_ln86_1078_fu_452_p2 = (($signed(p_read11_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1079_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd354)) ? 1'b1 : 1'b0);

assign icmp_ln86_1080_fu_464_p2 = (($signed(p_read9_int_reg) < $signed(18'd258997)) ? 1'b1 : 1'b0);

assign icmp_ln86_1081_fu_470_p2 = (($signed(p_read17_int_reg) < $signed(18'd79814)) ? 1'b1 : 1'b0);

assign icmp_ln86_1082_fu_476_p2 = (($signed(p_read1_int_reg) < $signed(18'd260821)) ? 1'b1 : 1'b0);

assign icmp_ln86_1083_fu_482_p2 = (($signed(p_read15_int_reg) < $signed(18'd1191)) ? 1'b1 : 1'b0);

assign icmp_ln86_1084_fu_488_p2 = (($signed(p_read7_int_reg) < $signed(18'd777)) ? 1'b1 : 1'b0);

assign icmp_ln86_1085_fu_494_p2 = (($signed(p_read5_int_reg) < $signed(18'd7118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1086_fu_500_p2 = (($signed(p_read6_int_reg) < $signed(18'd2318)) ? 1'b1 : 1'b0);

assign icmp_ln86_1087_fu_506_p2 = (($signed(p_read19_int_reg) < $signed(18'd61953)) ? 1'b1 : 1'b0);

assign icmp_ln86_1088_fu_512_p2 = (($signed(p_read4_int_reg) < $signed(18'd9794)) ? 1'b1 : 1'b0);

assign icmp_ln86_1089_fu_518_p2 = (($signed(p_read18_int_reg) < $signed(18'd83280)) ? 1'b1 : 1'b0);

assign icmp_ln86_1090_fu_524_p2 = (($signed(p_read10_int_reg) < $signed(18'd442)) ? 1'b1 : 1'b0);

assign icmp_ln86_1091_fu_530_p2 = (($signed(p_read3_int_reg) < $signed(18'd50532)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd261093)) ? 1'b1 : 1'b0);

assign or_ln117_937_fu_656_p2 = (xor_ln117_fu_651_p2 | icmp_ln86_1071_reg_1330_pp0_iter1_reg);

assign or_ln117_938_fu_593_p2 = (and_ln104_196_fu_587_p2 | and_ln102_1308_fu_566_p2);

assign or_ln117_939_fu_673_p2 = (or_ln117_938_reg_1481 | and_ln102_1319_fu_636_p2);

assign or_ln117_940_fu_689_p2 = (and_ln102_1308_reg_1463 | and_ln102_1307_reg_1450);

assign or_ln117_941_fu_701_p2 = (or_ln117_940_fu_689_p2 | and_ln102_1320_fu_641_p2);

assign or_ln117_942_fu_715_p2 = (or_ln117_940_fu_689_p2 | and_ln102_1311_fu_620_p2);

assign or_ln117_943_fu_794_p2 = (or_ln117_942_reg_1506 | and_ln102_1322_fu_775_p2);

assign or_ln117_944_fu_737_p2 = (and_ln102_reg_1443_pp0_iter1_reg | and_ln102_1308_reg_1463);

assign or_ln117_945_fu_810_p2 = (or_ln117_944_reg_1516 | and_ln102_1323_fu_780_p2);

assign or_ln117_946_fu_822_p2 = (or_ln117_944_reg_1516 | and_ln102_1313_reg_1500);

assign or_ln117_947_fu_834_p2 = (or_ln117_946_fu_822_p2 | and_ln102_1325_fu_789_p2);

assign or_ln117_948_fu_915_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1326_fu_896_p2);

assign or_ln117_949_fu_863_p2 = (icmp_ln86_reg_1284_pp0_iter2_reg | and_ln102_1314_fu_765_p2);

assign or_ln117_950_fu_927_p2 = (or_ln117_949_reg_1545 | and_ln102_1328_fu_905_p2);

assign or_ln117_951_fu_943_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1309_reg_1523);

assign or_ln117_952_fu_955_p2 = (or_ln117_951_fu_943_p2 | and_ln102_1329_fu_910_p2);

assign or_ln117_953_fu_969_p2 = (or_ln117_951_fu_943_p2 | and_ln102_1315_fu_887_p2);

assign or_ln117_954_fu_1029_p2 = (or_ln117_953_reg_1569 | and_ln102_1331_fu_1010_p2);

assign or_ln117_955_fu_991_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1306_reg_1487_pp0_iter3_reg);

assign or_ln117_956_fu_1041_p2 = (or_ln117_955_reg_1579 | and_ln102_1332_fu_1015_p2);

assign or_ln117_957_fu_1053_p2 = (or_ln117_955_reg_1579 | and_ln102_1316_reg_1563);

assign or_ln117_958_fu_1065_p2 = (or_ln117_957_fu_1053_p2 | and_ln102_1334_fu_1024_p2);

assign or_ln117_959_fu_1079_p2 = (or_ln117_955_reg_1579 | and_ln102_1310_reg_1551);

assign or_ln117_960_fu_1108_p2 = (or_ln117_959_reg_1587 | and_ln102_1335_fu_1103_p2);

assign or_ln117_961_fu_1113_p2 = (or_ln117_959_reg_1587 | and_ln102_1317_fu_1099_p2);

assign or_ln117_962_fu_1148_p2 = (or_ln117_961_reg_1598 | and_ln102_1337_fu_1143_p2);

assign or_ln117_fu_646_p2 = (and_ln104_196_reg_1476 | and_ln102_1312_fu_624_p2);

assign select_ln117_1032_fu_678_p3 = ((or_ln117_938_reg_1481[0:0] == 1'b1) ? select_ln117_fu_665_p3 : 2'd3);

assign select_ln117_1033_fu_693_p3 = ((or_ln117_939_fu_673_p2[0:0] == 1'b1) ? zext_ln117_112_fu_685_p1 : 3'd4);

assign select_ln117_1034_fu_707_p3 = ((or_ln117_940_fu_689_p2[0:0] == 1'b1) ? select_ln117_1033_fu_693_p3 : 3'd5);

assign select_ln117_1035_fu_721_p3 = ((or_ln117_941_fu_701_p2[0:0] == 1'b1) ? select_ln117_1034_fu_707_p3 : 3'd6);

assign select_ln117_1036_fu_729_p3 = ((or_ln117_942_fu_715_p2[0:0] == 1'b1) ? select_ln117_1035_fu_721_p3 : 3'd7);

assign select_ln117_1037_fu_802_p3 = ((or_ln117_943_fu_794_p2[0:0] == 1'b1) ? zext_ln117_113_fu_799_p1 : 4'd8);

assign select_ln117_1038_fu_815_p3 = ((or_ln117_944_reg_1516[0:0] == 1'b1) ? select_ln117_1037_fu_802_p3 : 4'd9);

assign select_ln117_1039_fu_826_p3 = ((or_ln117_945_fu_810_p2[0:0] == 1'b1) ? select_ln117_1038_fu_815_p3 : 4'd10);

assign select_ln117_1040_fu_840_p3 = ((or_ln117_946_fu_822_p2[0:0] == 1'b1) ? select_ln117_1039_fu_826_p3 : 4'd11);

assign select_ln117_1041_fu_848_p3 = ((or_ln117_947_fu_834_p2[0:0] == 1'b1) ? select_ln117_1040_fu_840_p3 : 4'd12);

assign select_ln117_1042_fu_856_p3 = ((icmp_ln86_reg_1284_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1041_fu_848_p3 : 4'd13);

assign select_ln117_1043_fu_920_p3 = ((or_ln117_948_fu_915_p2[0:0] == 1'b1) ? select_ln117_1042_reg_1540 : 4'd14);

assign select_ln117_1044_fu_932_p3 = ((or_ln117_949_reg_1545[0:0] == 1'b1) ? select_ln117_1043_fu_920_p3 : 4'd15);

assign select_ln117_1045_fu_947_p3 = ((or_ln117_950_fu_927_p2[0:0] == 1'b1) ? zext_ln117_114_fu_939_p1 : 5'd16);

assign select_ln117_1046_fu_961_p3 = ((or_ln117_951_fu_943_p2[0:0] == 1'b1) ? select_ln117_1045_fu_947_p3 : 5'd17);

assign select_ln117_1047_fu_975_p3 = ((or_ln117_952_fu_955_p2[0:0] == 1'b1) ? select_ln117_1046_fu_961_p3 : 5'd18);

assign select_ln117_1048_fu_983_p3 = ((or_ln117_953_fu_969_p2[0:0] == 1'b1) ? select_ln117_1047_fu_975_p3 : 5'd19);

assign select_ln117_1049_fu_1034_p3 = ((or_ln117_954_fu_1029_p2[0:0] == 1'b1) ? select_ln117_1048_reg_1574 : 5'd20);

assign select_ln117_1050_fu_1046_p3 = ((or_ln117_955_reg_1579[0:0] == 1'b1) ? select_ln117_1049_fu_1034_p3 : 5'd21);

assign select_ln117_1051_fu_1057_p3 = ((or_ln117_956_fu_1041_p2[0:0] == 1'b1) ? select_ln117_1050_fu_1046_p3 : 5'd22);

assign select_ln117_1052_fu_1071_p3 = ((or_ln117_957_fu_1053_p2[0:0] == 1'b1) ? select_ln117_1051_fu_1057_p3 : 5'd23);

assign select_ln117_1053_fu_1083_p3 = ((or_ln117_958_fu_1065_p2[0:0] == 1'b1) ? select_ln117_1052_fu_1071_p3 : 5'd24);

assign select_ln117_1054_fu_1091_p3 = ((or_ln117_959_fu_1079_p2[0:0] == 1'b1) ? select_ln117_1053_fu_1083_p3 : 5'd25);

assign select_ln117_1055_fu_1118_p3 = ((or_ln117_960_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1054_reg_1593 : 5'd26);

assign select_ln117_1056_fu_1125_p3 = ((or_ln117_961_fu_1113_p2[0:0] == 1'b1) ? select_ln117_1055_fu_1118_p3 : 5'd27);

assign select_ln117_fu_665_p3 = ((or_ln117_fu_646_p2[0:0] == 1'b1) ? zext_ln117_fu_661_p1 : 2'd2);

assign xor_ln104_504_fu_542_p2 = (icmp_ln86_1065_reg_1295 ^ 1'd1);

assign xor_ln104_505_fu_609_p2 = (icmp_ln86_1066_reg_1300_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_506_fu_556_p2 = (icmp_ln86_1067_reg_1306 ^ 1'd1);

assign xor_ln104_507_fu_571_p2 = (icmp_ln86_1068_reg_1312 ^ 1'd1);

assign xor_ln104_508_fu_745_p2 = (icmp_ln86_1069_reg_1318_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_509_fu_872_p2 = (icmp_ln86_1070_reg_1324_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_510_fu_582_p2 = (icmp_ln86_1071_reg_1330 ^ 1'd1);

assign xor_ln104_511_fu_755_p2 = (icmp_ln86_1072_reg_1337_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_512_fu_760_p2 = (icmp_ln86_1074_reg_1348_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_513_fu_882_p2 = (icmp_ln86_1075_reg_1354_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_514_fu_995_p2 = (icmp_ln86_1076_reg_1360_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_515_fu_1000_p2 = (icmp_ln86_1077_reg_1366_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_516_fu_1133_p2 = (icmp_ln86_1078_reg_1372_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_599_p2 = (icmp_ln86_reg_1284_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_651_p2 = (1'd1 ^ and_ln102_1307_reg_1450);

assign zext_ln117_112_fu_685_p1 = select_ln117_1032_fu_678_p3;

assign zext_ln117_113_fu_799_p1 = select_ln117_1036_reg_1511;

assign zext_ln117_114_fu_939_p1 = select_ln117_1044_fu_932_p3;

assign zext_ln117_fu_661_p1 = or_ln117_937_fu_656_p2;

endmodule //conifer_jettag_accelerator_decision_function_62
