
5. Printing statistics.

=== $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:          20515
   Number of public wires:           9
   Number of public wire bits:    8211
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 12
     $dffe_2048                      2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_2048                       2
     $mux_8                          2

=== $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            299
   Number of public wires:           9
   Number of public wire bits:     123
   Number of memories:               1
   Number of memory bits:          112
   Number of processes:              0
   Number of cells:                 12
     $dffe_28                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_28                         2
     $mux_4                          2

=== $paramod$cf1e2d664a85d4fb7297a3862e3915a85240b607\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            379
   Number of public wires:           9
   Number of public wire bits:     159
   Number of memories:               1
   Number of memory bits:          448
   Number of processes:              0
   Number of cells:                 12
     $dffe_32                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_14                         2
     $mux_32                         2

=== $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            659
   Number of public wires:           9
   Number of public wire bits:     267
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe_64                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_4                          2
     $mux_64                         2

=== $paramod\dual_port_ram\DATA_WIDTH=13'0100000000000\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:          20499
   Number of public wires:           9
   Number of public wire bits:    8203
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe_2048                      2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_2048                       2
     $mux_4                          2

=== $paramod\dual_port_ram\DATA_WIDTH=5'01000\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:             99
   Number of public wires:           9
   Number of public wire bits:      43
   Number of memories:               1
   Number of memory bits:           32
   Number of processes:              0
   Number of cells:                 12
     $dffe_8                         2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_4                          2
     $mux_8                          2

=== DataTransferUnit ===

   Number of wires:                149
   Number of wire bits:          13549
   Number of public wires:          69
   Number of public wire bits:   13060
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add_24                         1
     $add_32                         1
     $add_7                          1
     $dff_1                          1
     $eq_2                           2
     $ge_6                           1
     $logic_and_1                   10
     $logic_not_1                    1
     $logic_not_2                    1
     $logic_not_6                    1
     $logic_not_8                    1
     $logic_or_1                     2
     $lt_32                          1
     $lt_6                           1
     $mux_1                          8
     $mux_2                          8
     $mux_24                         5
     $mux_32                         3
     $mux_6                          4
     $mux_8                         10
     $ne_2                           2
     $ne_3                           2
     $ne_4                           1
     $not_1                          4
     $pmux_2                         1
     $reduce_and_3                   3
     $reduce_and_4                   1
     $reduce_bool_4                  2
     $reduce_bool_5                  1
     $reduce_or_2                    1
     $reduce_or_5                    1
     $reduce_or_6                    1
     $sdff_1                         1
     $sdff_2                         1
     $sdff_4                         1
     $sdffe_1                        3
     $sdffe_2                        5
     $sdffe_24                       6
     $sdffe_4                        2
     $sdffe_6                        1
     $sdffe_8                        3
     $sub_32                         1
     $sub_6                          1
     $sub_7                          1
     addr_fifo                       1
     memcmd_fifo                     1
     rfifo                           1
     wfifo                           1

=== LU ===

   Number of wires:                474
   Number of wire bits:          79864
   Number of public wires:         389
   Number of public wire bits:   70436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                282
     $dff_1                         11
     $dff_14                         6
     $dff_2048                      12
     $dff_256                        8
     $dff_32                         4
     $dff_8                         14
     $dffe_32                        1
     $eq_6                          63
     $logic_not_6                    1
     $mux_1                          4
     $mux_2048                       8
     $mux_256                        4
     $mux_32                        66
     $mux_8                          6
     $pmux_32                        2
     $sdffe_32                       1
     LUControl                       1
     fpu_div                         1
     mult_add                       64
     ram                             1
     ram1                            1
     ram2                            1
     ram3                            1
     top_ram                         1

=== LU64PEEng ===

   Number of wires:                 50
   Number of wire bits:          11343
   Number of public wires:          49
   Number of public wire bits:   11342
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $logic_and_1                    2
     $not_1                          1
     DataTransferUnit                1
     LU                              1
     MarshallerController            1

=== LUControl ===

   Number of wires:                520
   Number of wire bits:          13346
   Number of public wires:         214
   Number of public wire bits:   10698
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                503
     $add_14                         1
     $add_2                          1
     $add_32                        25
     $add_6                          2
     $add_8                          1
     $dff_1                         10
     $dff_14                        35
     $dff_16                         2
     $dff_2                          2
     $dff_256                       33
     $dff_30                         1
     $dff_31                         2
     $dff_4                          1
     $dff_5                          1
     $dff_6                         35
     $dff_8                         41
     $dffe_14                        1
     $dffe_2                         1
     $dffe_8                         3
     $eq_2                           6
     $eq_32                          7
     $eq_4                          17
     $eq_6                          65
     $eq_8                           9
     $ge_32                          3
     $gt_8                           1
     $logic_and_1                   23
     $logic_not_2                    1
     $logic_not_4                    1
     $logic_not_6                    1
     $logic_not_8                    1
     $logic_or_1                    11
     $lt_32                          3
     $mux_1                         17
     $mux_14                        10
     $mux_2                          5
     $mux_256                        2
     $mux_4                         24
     $mux_6                          3
     $mux_8                         28
     $ne_4                           2
     $ne_5                           1
     $ne_8                           1
     $not_1                          2
     $pmux_1                         1
     $pmux_2                         1
     $pmux_256                       1
     $pmux_4                         1
     $reduce_and_2                   1
     $reduce_bool_2                  5
     $reduce_bool_3                  1
     $reduce_or_2                    1
     $reduce_or_3                    1
     $reduce_or_4                   16
     $sdff_1                         5
     $sdff_2                         1
     $sdff_256                       2
     $sdff_4                         1
     $sdff_8                         1
     $sdffe_1                        2
     $sdffe_14                       2
     $sdffe_2                        1
     $sdffe_6                        3
     $sdffe_7                        1
     $sdffe_8                        6
     $sub_32                         7

=== MarshallerController ===

   Number of wires:                232
   Number of wire bits:           1720
   Number of public wires:          49
   Number of public wire bits:     496
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     $add_20                         4
     $add_24                         6
     $add_32                         1
     $add_8                          2
     $dff_14                         1
     $dff_4                          1
     $dff_5                          1
     $dff_7                          1
     $dffe_2                         1
     $dffe_20                        2
     $dffe_24                        5
     $dffe_8                         3
     $eq_2                           2
     $eq_4                           9
     $eq_5                          37
     $eq_8                           2
     $le_20                          1
     $logic_and_1                    5
     $logic_not_1                    2
     $logic_not_2                    1
     $logic_not_4                    1
     $logic_not_5                    1
     $logic_or_1                    28
     $lt_20                          2
     $mux_1                          2
     $mux_2                          4
     $mux_20                         2
     $mux_24                        20
     $mux_4                          9
     $mux_5                         16
     $mux_8                          5
     $ne_3                           1
     $ne_4                           1
     $not_1                          2
     $pmux_2                         1
     $pmux_4                         1
     $pmux_5                         1
     $reduce_and_2                   2
     $reduce_and_3                   1
     $reduce_bool_2                  5
     $reduce_bool_3                  1
     $reduce_bool_5                  1
     $reduce_or_2                    3
     $sdff_4                         1
     $sdff_5                         1
     $sdff_8                         2
     $sdffe_1                        3
     $sdffe_20                       2
     $sdffe_24                       2
     $sdffe_8                        3
     $sub_2                          1
     $sub_20                         3
     $sub_32                         1
     $sub_9                          1

=== addr_fifo ===

   Number of wires:                 28
   Number of wire bits:            122
   Number of public wires:          13
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_4                          2
     $dffe_4                         2
     $dffe_5                         1
     $dffe_8                         1
     $eq_5                           1
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_5                    1
     $mux_5                          2
     $ne_5                           1
     $paramod\dual_port_ram\DATA_WIDTH=5'01000\ADDR_WIDTH=4'0100      1
     $reduce_bool_2                  1
     $reduce_bool_5                  1
     $sub_5                          1

=== assemble ===

   Number of wires:                 16
   Number of wire bits:            257
   Number of public wires:          12
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux_1                          1
     $mux_31                         5
     $xor_1                          1

=== div_24b ===

   Number of wires:                 75
   Number of wire bits:           2076
   Number of public wires:          28
   Number of public wire bits:    1247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $le_24                          1
     $le_25                          1
     $le_26                          1
     $le_27                          1
     $le_28                          1
     $le_29                          1
     $le_30                          1
     $le_31                          1
     $le_32                          1
     $le_33                          1
     $le_34                          1
     $le_35                          1
     $le_36                          1
     $le_37                          1
     $le_38                          1
     $le_39                          1
     $le_40                          1
     $le_41                          1
     $le_42                          1
     $le_43                          1
     $le_44                          1
     $le_45                          1
     $le_46                          1
     $le_47                          1
     $mux_1                         24
     $mux_47                        23
     $sub_24                         1
     $sub_25                         1
     $sub_26                         1
     $sub_27                         1
     $sub_28                         1
     $sub_29                         1
     $sub_30                         1
     $sub_31                         1
     $sub_32                         1
     $sub_33                         1
     $sub_34                         1
     $sub_35                         1
     $sub_36                         1
     $sub_37                         1
     $sub_38                         1
     $sub_39                         1
     $sub_40                         1
     $sub_41                         1
     $sub_42                         1
     $sub_43                         1
     $sub_44                         1
     $sub_45                         1
     $sub_46                         1

=== exponent ===

   Number of wires:                 10
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_32                         2
     $logic_not_1                    1
     $or_1                           1
     $reduce_or_9                    1
     $sub_32                         1

=== flag ===

   Number of wires:                 10
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          2
     $not_1                          1
     $or_1                           2

=== fpmul ===

   Number of wires:                 42
   Number of wire bits:            502
   Number of public wires:          41
   Number of public wire bits:     501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and_1                          1
     $dff_32                         1
     $or_1                           2
     assemble                        1
     exponent                        1
     flag                            1
     multiply_a                      1
     normalize                       1
     prenorm                         1
     preprocess                      1
     round                           1
     shift                           1
     special                         1

=== fpu_add ===

   Number of wires:                126
   Number of wire bits:           1419
   Number of public wires:          11
   Number of public wire bits:     243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add_25                         1
     $add_8                          1
     $dff_32                         2
     $eq_8                          46
     $gt_8                           1
     $logic_and_1                    3
     $lt_24                          1
     $lt_8                           1
     $mux_1                          6
     $mux_23                        24
     $mux_24                         3
     $mux_25                         3
     $mux_8                         25
     $not_1                          2
     $pmux_24                        2
     $sub_25                         2
     $sub_8                         25

=== fpu_div ===

   Number of wires:                 62
   Number of wire bits:           1094
   Number of public wires:          12
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $add_8                          1
     $dff_1                          2
     $dff_23                         2
     $dff_8                          2
     $ge_8                           1
     $mux_23                        23
     $mux_8                         24
     $sub_8                         26
     $xor_1                          1
     div_24b                         1

=== memcmd_fifo ===

   Number of wires:                 28
   Number of wire bits:            195
   Number of public wires:          13
   Number of public wire bits:     158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_4                          2
     $add_5                          1
     $dffe_28                        1
     $dffe_4                         2
     $dffe_5                         1
     $eq_5                           1
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_5                    1
     $mux_5                          2
     $ne_5                           1
     $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram      1
     $reduce_bool_2                  1
     $reduce_bool_5                  1
     $sub_5                          1

=== mult_add ===

   Number of wires:                 10
   Number of wire bits:            262
   Number of public wires:          10
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff_32                         2
     fpmul                           1
     fpu_add                         1

=== multiply_a ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul_48                         1

=== normalize ===

   Number of wires:                  7
   Number of wire bits:            148
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and_1                          1
     $mux_48                         2
     $xor_1                          1

=== prenorm ===

   Number of wires:                108
   Number of wire bits:           1792
   Number of public wires:          14
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $eq_5                          46
     $mux_24                         2
     $mux_32                        46
     $pmux_24                        2
     $sub_32                         2

=== preprocess ===

   Number of wires:                 31
   Number of wire bits:            153
   Number of public wires:          23
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and_1                          8
     $logic_not_1                    4
     $or_1                           2
     $reduce_and_8                   2
     $reduce_or_23                   2
     $reduce_or_8                    2
     $xor_1                          1

=== ram ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_2048                       1
     $or_2048                        1
     $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1

=== ram1 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_2048                       1
     $or_2048                        1
     $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1

=== ram2 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_2048                       1
     $or_2048                        1
     $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1

=== ram3 ===

   Number of wires:                 11
   Number of wire bits:          12562
   Number of public wires:          11
   Number of public wire bits:   12562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_2048                       1
     $or_2048                        1
     $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1

=== rfifo ===

   Number of wires:                121
   Number of wire bits:           2460
   Number of public wires:          13
   Number of public wire bits:    2326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $add_4                          2
     $add_5                          2
     $dffe_4                         2
     $dffe_5                         1
     $dffe_64                       32
     $eq_5                          31
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_5                    2
     $mux_5                          2
     $not_1                         31
     $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_12                  1
     $reduce_and_13                  1
     $reduce_and_14                  1
     $reduce_and_15                  1
     $reduce_and_16                  1
     $reduce_and_17                  1
     $reduce_and_18                  1
     $reduce_and_19                  1
     $reduce_and_2                   1
     $reduce_and_20                  1
     $reduce_and_21                  1
     $reduce_and_22                  1
     $reduce_and_23                  1
     $reduce_and_24                  1
     $reduce_and_25                  1
     $reduce_and_26                  1
     $reduce_and_27                  1
     $reduce_and_28                  1
     $reduce_and_29                  1
     $reduce_and_3                   1
     $reduce_and_30                  1
     $reduce_and_31                  1
     $reduce_and_32                  1
     $reduce_and_4                   1
     $reduce_and_5                   1
     $reduce_and_6                   1
     $reduce_and_7                   1
     $reduce_and_8                   1
     $reduce_and_9                   1
     $reduce_bool_2                  1
     $reduce_bool_5                  1
     $sdff_5                         1
     $sub_5                          1

=== round ===

   Number of wires:                 45
   Number of wire bits:            327
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_10                         1
     $add_32                         1
     $and_1                         10
     $logic_not_1                    1
     $mux_32                         2
     $not_1                          4
     $or_1                           9
     $reduce_and_8                   1
     $reduce_or_2                    1
     $reduce_or_71                   1
     $reduce_or_72                   1
     $reduce_or_8                    1
     $xor_1                          1

=== shift ===

   Number of wires:                 47
   Number of wire bits:            472
   Number of public wires:          11
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $and_1                          2
     $eq_5                          31
     $gt_32                          1
     $mux_32                         2
     $mux_96                         1
     $neg_10                         1
     $not_1                          1
     $or_1                           1
     $pmux_96                        1
     $reduce_or_48                   1

=== special ===

   Number of wires:                 24
   Number of wire bits:            206
   Number of public wires:          14
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and_1                          2
     $ge_23                          1
     $mux_1                          2
     $mux_31                         4
     $not_1                          1
     $or_1                           7

=== top_ram ===

   Number of wires:                  9
   Number of wire bits:            190
   Number of public wires:           9
   Number of public wire bits:     190
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and_32                         1
     $or_32                          1
     $paramod$cf1e2d664a85d4fb7297a3862e3915a85240b607\dual_port_ram      1

=== wfifo ===

   Number of wires:                 95
   Number of wire bits:          10405
   Number of public wires:          14
   Number of public wire bits:    8282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_4                          2
     $add_5                          2
     $dffe_4                         2
     $dffe_5                         1
     $dffe_64                        1
     $eq_5                          31
     $logic_and_1                    4
     $logic_not_1                    2
     $logic_not_5                    2
     $mux_5                          2
     $mux_64                        32
     $ne_5                           1
     $paramod\dual_port_ram\DATA_WIDTH=13'0100000000000\ADDR_WIDTH=4'0100      1
     $reduce_bool_2                  1
     $reduce_bool_32                 1
     $reduce_bool_5                  1
     $sdff_5                         1
     $sub_5                          1

=== design hierarchy ===

   LU64PEEng                         1
     DataTransferUnit                1
       addr_fifo                     1
         $paramod\dual_port_ram\DATA_WIDTH=5'01000\ADDR_WIDTH=4'0100      1
       memcmd_fifo                   1
         $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram      1
       rfifo                         1
         $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1
       wfifo                         1
         $paramod\dual_port_ram\DATA_WIDTH=13'0100000000000\ADDR_WIDTH=4'0100      1
     LU                              1
       LUControl                     1
       fpu_div                       1
         div_24b                     1
       mult_add                     64
         fpmul                       1
           assemble                  1
           exponent                  1
           flag                      1
           multiply_a                1
           normalize                 1
           prenorm                   1
           preprocess                1
           round                     1
           shift                     1
           special                   1
         fpu_add                     1
       ram                           1
         $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1
       ram1                          1
         $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1
       ram2                          1
         $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1
       ram3                          1
         $paramod$0c2a62030f46137134e51c2592cc1d7f7989d344\dual_port_ram      1
       top_ram                       1
         $paramod$cf1e2d664a85d4fb7297a3862e3915a85240b607\dual_port_ram      1
     MarshallerController            1

   Number of wires:              32760
   Number of wire bits:         660463
   Number of public wires:       12389
   Number of public wire bits:  369287
   Number of memories:               9
   Number of memory bits:        74576
   Number of processes:              0
   Number of cells:              26507
     $add_10                        64
     $add_14                         1
     $add_2                          1
     $add_20                         4
     $add_24                         7
     $add_25                        64
     $add_32                       220
     $add_4                          8
     $add_5                          5
     $add_6                          2
     $add_7                          1
     $add_8                         68
     $and_1                       1664
     $and_2048                       4
     $and_32                         1
     $dff_1                         24
     $dff_14                        42
     $dff_16                         2
     $dff_2                          2
     $dff_2048                      12
     $dff_23                         2
     $dff_256                       41
     $dff_30                         1
     $dff_31                         2
     $dff_32                       324
     $dff_4                          2
     $dff_5                          2
     $dff_6                         35
     $dff_7                          1
     $dff_8                         57
     $dffe_14                        1
     $dffe_2                         2
     $dffe_20                        2
     $dffe_2048                     10
     $dffe_24                        5
     $dffe_28                        3
     $dffe_32                        3
     $dffe_4                         8
     $dffe_5                         4
     $dffe_64                       35
     $dffe_8                         9
     $eq_2                          10
     $eq_32                          7
     $eq_4                          26
     $eq_5                        5029
     $eq_6                         128
     $eq_8                        2955
     $ge_23                         64
     $ge_32                          3
     $ge_6                           1
     $ge_8                           1
     $gt_32                         64
     $gt_8                          65
     $le_20                          1
     $le_24                          1
     $le_25                          1
     $le_26                          1
     $le_27                          1
     $le_28                          1
     $le_29                          1
     $le_30                          1
     $le_31                          1
     $le_32                          1
     $le_33                          1
     $le_34                          1
     $le_35                          1
     $le_36                          1
     $le_37                          1
     $le_38                          1
     $le_39                          1
     $le_40                          1
     $le_41                          1
     $le_42                          1
     $le_43                          1
     $le_44                          1
     $le_45                          1
     $le_46                          1
     $le_47                          1
     $logic_and_1                  247
     $logic_not_1                  395
     $logic_not_2                    3
     $logic_not_4                    2
     $logic_not_5                    7
     $logic_not_6                    3
     $logic_not_8                    2
     $logic_or_1                    41
     $lt_20                          2
     $lt_24                         64
     $lt_32                          4
     $lt_6                           1
     $lt_8                          64
     $memrd                         18
     $memwr_v2                      18
     $mul_48                        64
     $mux_1                        649
     $mux_14                        12
     $mux_2                         17
     $mux_20                         2
     $mux_2048                      18
     $mux_23                      1559
     $mux_24                       345
     $mux_25                       192
     $mux_256                        6
     $mux_28                         2
     $mux_31                       576
     $mux_32                      3271
     $mux_4                         41
     $mux_47                        23
     $mux_48                       128
     $mux_5                         24
     $mux_6                          7
     $mux_64                        34
     $mux_8                       1683
     $mux_96                        64
     $ne_2                           2
     $ne_3                           3
     $ne_4                           4
     $ne_5                           4
     $ne_8                           1
     $neg_10                        64
     $not_1                        616
     $or_1                        1536
     $or_2048                        4
     $or_32                          1
     $pmux_1                         1
     $pmux_2                         3
     $pmux_24                      256
     $pmux_256                       1
     $pmux_32                        2
     $pmux_4                         2
     $pmux_5                         1
     $pmux_96                       64
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_12                  1
     $reduce_and_13                  1
     $reduce_and_14                  1
     $reduce_and_15                  1
     $reduce_and_16                  1
     $reduce_and_17                  1
     $reduce_and_18                  1
     $reduce_and_19                  1
     $reduce_and_2                   4
     $reduce_and_20                  1
     $reduce_and_21                  1
     $reduce_and_22                  1
     $reduce_and_23                  1
     $reduce_and_24                  1
     $reduce_and_25                  1
     $reduce_and_26                  1
     $reduce_and_27                  1
     $reduce_and_28                  1
     $reduce_and_29                  1
     $reduce_and_3                   5
     $reduce_and_30                  1
     $reduce_and_31                  1
     $reduce_and_32                  1
     $reduce_and_4                   2
     $reduce_and_5                   1
     $reduce_and_6                   1
     $reduce_and_7                   1
     $reduce_and_8                 193
     $reduce_and_9                   1
     $reduce_bool_2                 14
     $reduce_bool_3                  2
     $reduce_bool_32                 1
     $reduce_bool_4                  2
     $reduce_bool_5                  6
     $reduce_or_2                   69
     $reduce_or_23                 128
     $reduce_or_3                    1
     $reduce_or_4                   16
     $reduce_or_48                  64
     $reduce_or_5                    1
     $reduce_or_6                    1
     $reduce_or_71                  64
     $reduce_or_72                  64
     $reduce_or_8                  192
     $reduce_or_9                   64
     $sdff_1                         6
     $sdff_2                         2
     $sdff_256                       2
     $sdff_4                         3
     $sdff_5                         3
     $sdff_8                         3
     $sdffe_1                        8
     $sdffe_14                       2
     $sdffe_2                        6
     $sdffe_20                       2
     $sdffe_24                       8
     $sdffe_32                       1
     $sdffe_4                        2
     $sdffe_6                        4
     $sdffe_7                        1
     $sdffe_8                       12
     $sub_2                          1
     $sub_20                         3
     $sub_24                         1
     $sub_25                       129
     $sub_26                         1
     $sub_27                         1
     $sub_28                         1
     $sub_29                         1
     $sub_30                         1
     $sub_31                         1
     $sub_32                       202
     $sub_33                         1
     $sub_34                         1
     $sub_35                         1
     $sub_36                         1
     $sub_37                         1
     $sub_38                         1
     $sub_39                         1
     $sub_40                         1
     $sub_41                         1
     $sub_42                         1
     $sub_43                         1
     $sub_44                         1
     $sub_45                         1
     $sub_46                         1
     $sub_5                          4
     $sub_6                          1
     $sub_7                          1
     $sub_8                       1626
     $sub_9                          1
     $xor_1                        257

