#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x58b7876ce8e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58b7876ce600 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x58b78771c3e0 .functor NOT 1, L_0x58b78772d720, C4<0>, C4<0>, C4<0>;
L_0x58b78772d430 .functor XOR 1, L_0x58b78772d260, L_0x58b78772d390, C4<0>, C4<0>;
L_0x58b78772d610 .functor XOR 1, L_0x58b78772d430, L_0x58b78772d540, C4<0>, C4<0>;
v0x58b78771b830_0 .net *"_ivl_10", 0 0, L_0x58b78772d540;  1 drivers
v0x58b78771b930_0 .net *"_ivl_12", 0 0, L_0x58b78772d610;  1 drivers
v0x58b78771ba10_0 .net *"_ivl_2", 0 0, L_0x58b78772d1c0;  1 drivers
v0x58b78771bad0_0 .net *"_ivl_4", 0 0, L_0x58b78772d260;  1 drivers
v0x58b78771bbb0_0 .net *"_ivl_6", 0 0, L_0x58b78772d390;  1 drivers
v0x58b78771bce0_0 .net *"_ivl_8", 0 0, L_0x58b78772d430;  1 drivers
v0x58b78771bdc0_0 .var "clk", 0 0;
v0x58b78771be60_0 .net "done_dut", 0 0, v0x58b78771ae80_0;  1 drivers
v0x58b78771bf00_0 .net "done_ref", 0 0, L_0x58b78772c740;  1 drivers
v0x58b78771bfa0_0 .net "in", 7 0, v0x58b787719f70_0;  1 drivers
v0x58b78771c040_0 .net "reset", 0 0, v0x58b78771a010_0;  1 drivers
v0x58b78771c0e0_0 .var/2u "stats1", 159 0;
v0x58b78771c1a0_0 .var/2u "strobe", 0 0;
v0x58b78771c260_0 .net "tb_match", 0 0, L_0x58b78772d720;  1 drivers
v0x58b78771c320_0 .net "tb_mismatch", 0 0, L_0x58b78771c3e0;  1 drivers
E_0x58b7876ea5c0/0 .event negedge, v0x58b787719600_0;
E_0x58b7876ea5c0/1 .event posedge, v0x58b787719600_0;
E_0x58b7876ea5c0 .event/or E_0x58b7876ea5c0/0, E_0x58b7876ea5c0/1;
L_0x58b78772d1c0 .concat [ 1 0 0 0], L_0x58b78772c740;
L_0x58b78772d260 .concat [ 1 0 0 0], L_0x58b78772c740;
L_0x58b78772d390 .concat [ 1 0 0 0], v0x58b78771ae80_0;
L_0x58b78772d540 .concat [ 1 0 0 0], L_0x58b78772c740;
L_0x58b78772d720 .cmp/eeq 1, L_0x58b78772d1c0, L_0x58b78772d610;
S_0x58b7876ecb60 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x58b7876ce600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x58b7876dd890 .param/l "BYTE1" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x58b7876dd8d0 .param/l "BYTE2" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x58b7876dd910 .param/l "BYTE3" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x58b7876dd950 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000000011>;
v0x58b7876dad20_0 .net *"_ivl_2", 31 0, L_0x58b78771c5d0;  1 drivers
L_0x70aecd2b7018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58b7876dae20_0 .net *"_ivl_5", 29 0, L_0x70aecd2b7018;  1 drivers
L_0x70aecd2b7060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x58b787719540_0 .net/2u *"_ivl_6", 31 0, L_0x70aecd2b7060;  1 drivers
v0x58b787719600_0 .net "clk", 0 0, v0x58b78771bdc0_0;  1 drivers
v0x58b7877196c0_0 .net "done", 0 0, L_0x58b78772c740;  alias, 1 drivers
v0x58b7877197d0_0 .net "in", 7 0, v0x58b787719f70_0;  alias, 1 drivers
v0x58b7877198b0_0 .net "in3", 0 0, L_0x58b78771c470;  1 drivers
v0x58b787719970_0 .var "next", 1 0;
v0x58b787719a50_0 .net "reset", 0 0, v0x58b78771a010_0;  alias, 1 drivers
v0x58b787719b10_0 .var "state", 1 0;
E_0x58b7876e96c0 .event posedge, v0x58b787719600_0;
E_0x58b7876ea250 .event anyedge, v0x58b787719b10_0, v0x58b7877198b0_0;
L_0x58b78771c470 .part v0x58b787719f70_0, 3, 1;
L_0x58b78771c5d0 .concat [ 2 30 0 0], v0x58b787719b10_0, L_0x70aecd2b7018;
L_0x58b78772c740 .cmp/eq 32, L_0x58b78771c5d0, L_0x70aecd2b7060;
S_0x58b787719c70 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x58b7876ce600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x58b787719eb0_0 .net "clk", 0 0, v0x58b78771bdc0_0;  alias, 1 drivers
v0x58b787719f70_0 .var "in", 7 0;
v0x58b78771a010_0 .var "reset", 0 0;
E_0x58b7876cb820 .event negedge, v0x58b787719600_0;
S_0x58b78771a130 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x58b7876ce600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
L_0x58b78772d0b0 .functor AND 1, L_0x58b78772cb60, L_0x58b78772cf70, C4<1>, C4<1>;
v0x58b78771a390_0 .net *"_ivl_10", 0 0, L_0x58b78772cb60;  1 drivers
v0x58b78771a450_0 .net *"_ivl_13", 0 0, L_0x58b78772cd00;  1 drivers
v0x58b78771a530_0 .net *"_ivl_14", 31 0, L_0x58b78772cda0;  1 drivers
L_0x70aecd2b7138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58b78771a620_0 .net *"_ivl_17", 30 0, L_0x70aecd2b7138;  1 drivers
L_0x70aecd2b7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58b78771a700_0 .net/2u *"_ivl_18", 31 0, L_0x70aecd2b7180;  1 drivers
v0x58b78771a830_0 .net *"_ivl_20", 0 0, L_0x58b78772cf70;  1 drivers
v0x58b78771a8f0_0 .net *"_ivl_3", 0 0, L_0x58b78772c920;  1 drivers
v0x58b78771a9d0_0 .net *"_ivl_4", 31 0, L_0x58b78772c9c0;  1 drivers
L_0x70aecd2b70a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58b78771aab0_0 .net *"_ivl_7", 30 0, L_0x70aecd2b70a8;  1 drivers
L_0x70aecd2b70f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x58b78771ac20_0 .net/2u *"_ivl_8", 31 0, L_0x70aecd2b70f0;  1 drivers
v0x58b78771ad00_0 .net "clk", 0 0, v0x58b78771bdc0_0;  alias, 1 drivers
v0x58b78771ada0_0 .var "count", 1 0;
v0x58b78771ae80_0 .var "done", 0 0;
v0x58b78771af40_0 .net "in", 7 0, v0x58b787719f70_0;  alias, 1 drivers
v0x58b78771b050_0 .net "is_first_byte", 0 0, L_0x58b78772c880;  1 drivers
v0x58b78771b110_0 .net "is_in_valid", 0 0, L_0x58b78772d0b0;  1 drivers
v0x58b78771b1d0_0 .var "prev_in", 7 0;
v0x58b78771b3c0_0 .net "reset", 0 0, v0x58b78771a010_0;  alias, 1 drivers
v0x58b78771b4b0_0 .var "state", 2 0;
E_0x58b7876fb1c0 .event posedge, v0x58b787719a50_0, v0x58b787719600_0;
L_0x58b78772c880 .part v0x58b787719f70_0, 3, 1;
L_0x58b78772c920 .part v0x58b78771b1d0_0, 3, 1;
L_0x58b78772c9c0 .concat [ 1 31 0 0], L_0x58b78772c920, L_0x70aecd2b70a8;
L_0x58b78772cb60 .cmp/eq 32, L_0x58b78772c9c0, L_0x70aecd2b70f0;
L_0x58b78772cd00 .part v0x58b787719f70_0, 3, 1;
L_0x58b78772cda0 .concat [ 1 31 0 0], L_0x58b78772cd00, L_0x70aecd2b7138;
L_0x58b78772cf70 .cmp/eq 32, L_0x58b78772cda0, L_0x70aecd2b7180;
S_0x58b78771b610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x58b7876ce600;
 .timescale -12 -12;
E_0x58b7876fb200 .event anyedge, v0x58b78771c1a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x58b78771c1a0_0;
    %nor/r;
    %assign/vec4 v0x58b78771c1a0_0, 0;
    %wait E_0x58b7876fb200;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x58b787719c70;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58b7876cb820;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x58b787719f70_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x58b78771a010_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x58b7876ecb60;
T_2 ;
Ewait_0 .event/or E_0x58b7876ea250, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x58b787719b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x58b7877198b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x58b787719970_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58b787719970_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x58b787719970_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x58b7877198b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x58b787719970_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x58b7876ecb60;
T_3 ;
    %wait E_0x58b7876e96c0;
    %load/vec4 v0x58b787719a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b787719b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58b787719970_0;
    %assign/vec4 v0x58b787719b10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58b78771a130;
T_4 ;
    %wait E_0x58b7876fb1c0;
    %load/vec4 v0x58b78771b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58b78771ae80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x58b78771b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x58b78771b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x58b78771b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x58b78771b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
T_4.11 ;
T_4.8 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x58b78771b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x58b78771b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %load/vec4 v0x58b78771ada0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x58b78771ada0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x58b78771b4b0_0, 0;
    %load/vec4 v0x58b78771ada0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58b78771ada0_0, 0;
T_4.17 ;
T_4.15 ;
T_4.12 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x58b78771af40_0;
    %assign/vec4 v0x58b78771b1d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x58b78771a130;
T_5 ;
    %wait E_0x58b7876fb1c0;
    %load/vec4 v0x58b78771b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58b78771ae80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x58b78771b4b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x58b78771ada0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x58b78771b110_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58b78771ae80_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58b78771ae80_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x58b7876ce600;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58b78771bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58b78771c1a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x58b7876ce600;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x58b78771bdc0_0;
    %inv;
    %store/vec4 v0x58b78771bdc0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x58b7876ce600;
T_8 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x58b787719eb0_0, v0x58b78771c320_0, v0x58b78771bdc0_0, v0x58b78771bfa0_0, v0x58b78771c040_0, v0x58b78771bf00_0, v0x58b78771be60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x58b7876ce600;
T_9 ;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.1 ;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x58b7876ce600;
T_10 ;
    %wait E_0x58b7876ea5c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58b78771c0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58b78771c0e0_0, 4, 32;
    %load/vec4 v0x58b78771c260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58b78771c0e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58b78771c0e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58b78771c0e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x58b78771bf00_0;
    %load/vec4 v0x58b78771bf00_0;
    %load/vec4 v0x58b78771be60_0;
    %xor;
    %load/vec4 v0x58b78771bf00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58b78771c0e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x58b78771c0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x58b78771c0e0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/fsm_ps2/fsm_ps2_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth10/fsm_ps2/iter5/response4/top_module.sv";
