Altera. 2011. Nios II processor reference. http://www.altera.com.
Gaetano Borriello , Carl Ebeling , Scott A. Hauck , Steven Burns, The triptych FPGA architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.491-501, Dec. 1995[doi>10.1109/92.475968]
Burns, G., Jacobs, M., Lindwer, M., and Vandewiele, B. 2006. Silicon Hive's Scalable and Modular Architecture Template for High-Performance Multi-Core Systems. Silicon Hive Inc.
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Fisher, J., Faraboschi, P., and Young, C. 2009. VLIW processors: Once blue sky, now commonplace. IEEE Solid-State Circuits Mag. 1, 2, 10--17.
Reiner Hartenstein, Coarse grain reconfigurable architecture (embedded tutorial), Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.564-570, January 2001, Yokohama, Japan[doi>10.1145/370155.370535]
C. H. Ho , P. H. W. Leong , W. Luk , S. J. E. Wilton , S. Lopez-Buedo, Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.35-44, April 24-26, 2006[doi>10.1109/FCCM.2006.71]
Alex K. Jones , Raymond Hoare , Dara Kusic , Joshua Fazekas , John Foster, An FPGA-based VLIW processor with custom hardware execution, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046207]
Charles Eric LaForest , J. Gregory Steffan, Efficient multi-ported memories for FPGAs, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723122]
Mingjie Lin, The amorphous FPGA architecture, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344700]
Jason Luu , Jason Helge Anderson , Jonathan Scott Rose, Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950457]
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Jonathan Rose, VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508150]
Roman Lysecky , Frank Vahid, A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning, Proceedings of the conference on Design, Automation and Test in Europe, p.18-23, March 07-11, 2005[doi>10.1109/DATE.2005.38]
OpenCores. OR1200 OpenRISC processor. http://www.opencores.org.
Mazen A. R. Saghir , Rawan Naous, A configurable multi-ported register file architecture for soft processor cores, Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications, March 27-29, 2007, Mangaratiba, Brazil
Semiconductor Industry Association 2005. International Technology Roadmap for Semiconductors. Semiconductor Industry Association. http://public.itrs.net/Links/2005ITRS/Home2005.htm.
Tarjan, D., Thoziyoor, S., and Jouppi, N. 2006. CACTI. Tech. rep., HP Labs.
Tensilica Inc. 2011. ConnX BBE64 (baseband engine) 64-128 MAC/cycle high performance DSP. Tensilica Inc.
van As, T. 2008. ρ-VEX: A reconfigurable and extensible VLIW processor. M. S. thesis, Department of Electrical Engineering, Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology.
Henry Wong , Vaughn Betz , Jonathan Rose, Comparing FPGA vs. custom cmos and the impact on processor microarchitecture, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950419]
Xilinx. 2011a. Microblaze Processor Reference Guide. http://www.xilinx.com.
Xilinx 2011b. Virtex-6 FPGA User Guide. Xilinx. http://www.xilinx.com.
Xilinx 2011c. Virtex-7 FPGA User Guide. Xilinx. http://www.xilinx.com.
Jason Yu , Guy Lemieux , Christpher Eagleston, Vector processing as a soft-core CPU accelerator, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344704]
Zivojnovic, V., Martinez, J., Schlaeger, C., and Meyr, H. 1994. DSPstone: A DSP-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT'94).
