timestamp 1599054612
version 8.1
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 10
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use res_150k res_150k_0 1 0 34 0 1 120
use res_150k res_150k_1 1 0 33 0 1 -69
use switch switch_0 1 0 333 0 1 -92
use res_150k res_150k_2 1 0 33 0 1 -259
use switch switch_2 1 0 463 0 1 -257
use res_150k res_150k_3 1 0 33 0 1 -434
use switch switch_1 1 0 324 0 1 -434
node "vrefl" 5 1418.16 96 -585 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1635 622 128 72 0 0 0 0 0 0 0 0
node "m1_414_n435#" 4 471.996 414 -435 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 328 172 408 212 0 0 0 0 0 0 0 0
node "m1_n11_n411#" 9 1743.89 -11 -411 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1760 878 96 56 0 0 0 0 0 0 0 0
node "out_stage3" 0 28.374 553 -258 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0 0 0
node "b1" 9 626.694 408 -256 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 26 1664 840 0 0 0 0 0 0 0 0
node "m1_n7_n236#" 10 1771.47 -7 -236 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1735 890 164 90 0 0 0 0 0 0 0 0
node "gnd!" 18 1074.35 256 -451 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 355 172 360 174 3185 1528 0 0 0 0 0 0
node "m1_423_n93#" 4 498.9 423 -93 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 328 172 484 250 0 0 0 0 0 0 0 0
node "b0" 12 977.455 264 -433 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119 68 2715 1226 0 0 0 0 0 0 0 0
node "vdd!" 16 1932.26 233 -401 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1112 574 2628 1156 0 0 0 0 0 0 0 0
node "m1_n12_n46#" 9 1892.99 -12 -46 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1969 928 130 62 0 0 0 0 0 0 0 0
node "vrefh" 1 168.558 -8 143 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 164 90 0 0 0 0 0 0 0 0 0 0
substrate "w_n1073741817_n1073741817#" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "gnd!" "m1_n12_n46#" 10.776
cap "b0" "vdd!" 89.048
cap "b0" "m1_n12_n46#" 31.108
cap "m1_n11_n411#" "gnd!" 9.312
cap "vdd!" "m1_n12_n46#" 31.108
cap "m1_n11_n411#" "b0" 31.108
cap "m1_n11_n411#" "vdd!" 31.108
cap "m1_n7_n236#" "gnd!" 9.312
cap "b1" "vdd!" 26.832
cap "m1_n7_n236#" "b0" 31.108
cap "m1_n7_n236#" "vdd!" 31.108
cap "gnd!" "b0" 66.933
cap "gnd!" "vdd!" 104.27
subcap "gnd!" -840.034
subcap "b0" -792.674
subcap "vdd!" -1680.26
subcap "m1_414_n435#" -393
subcap "m1_n7_n236#" -1620.15
subcap "b1" -310.284
cap "switch_2/bit_in" "switch_2/vdd!" 2.13163e-14
cap "switch_0/vrefl" "switch_0/a_5_n8#" -3.55271e-15
subcap "m1_423_n93#" -365.946
cap "switch_0/out" "b1" 26.832
subcap "m1_423_n93#" -578.964
merge "switch_0/vdd!" "switch_2/vdd!" -225.176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54 -37 -663 -279 0 0 0 0 0 0 0 0
merge "switch_2/vdd!" "switch_1/vdd!"
merge "switch_1/vdd!" "vdd!"
merge "res_150k_2/a_158_n112#" "switch_1/vrefh" -362.754 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 -282 8 -8 0 0 0 0 0 0 0 0
merge "switch_1/vrefh" "res_150k_3/a_n24_18#"
merge "res_150k_3/a_n24_18#" "m1_n11_n411#"
merge "res_150k_0/w_n1073741817_n1073741817#" "switch_0/gnd!" -148.467 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5 -36 0 0 -530 -276 0 0 0 0 0 0
merge "switch_0/gnd!" "res_150k_1/w_n1073741817_n1073741817#"
merge "res_150k_1/w_n1073741817_n1073741817#" "switch_2/gnd!"
merge "switch_2/gnd!" "res_150k_2/w_n1073741817_n1073741817#"
merge "res_150k_2/w_n1073741817_n1073741817#" "switch_1/gnd!"
merge "switch_1/gnd!" "res_150k_3/w_n1073741817_n1073741817#"
merge "res_150k_3/w_n1073741817_n1073741817#" "w_n1073741817_n1073741817#"
merge "w_n1073741817_n1073741817#" "gnd!"
merge "switch_2/out" "out_stage3" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "switch_0/vrefl" "res_150k_1/a_158_n112#" -24.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -20 32 -8 0 0 0 0 0 0 0 0
merge "res_150k_1/a_158_n112#" "res_150k_2/a_n24_18#"
merge "res_150k_2/a_n24_18#" "m1_n7_n236#"
merge "switch_1/vrefl" "res_150k_3/a_158_n112#" -16.142 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 -8 0 0 0 0 0 0 0 0
merge "res_150k_3/a_158_n112#" "vrefl"
merge "switch_0/bit_in" "switch_1/bit_in" -72.661 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 -161 -77 0 0 0 0 0 0 0 0
merge "switch_1/bit_in" "b0"
merge "switch_0/vrefh" "res_150k_0/a_158_n112#" -21.152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 -8 0 0 0 0 0 0 0 0
merge "res_150k_0/a_158_n112#" "res_150k_1/a_n24_18#"
merge "res_150k_1/a_n24_18#" "m1_n12_n46#"
merge "switch_2/vrefl" "switch_1/out" -12.248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0 0 0 0 0 0 0
merge "switch_1/out" "m1_414_n435#"
merge "switch_0/out" "switch_2/vrefh" -12.248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 -8 0 0 0 0 0 0 0 0
merge "switch_2/vrefh" "m1_423_n93#"
merge "res_150k_0/a_n24_18#" "vrefh" -8.904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "switch_2/bit_in" "b1" -215.798 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 -564 -290 0 0 0 0 0 0 0 0
