irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Mar 21, 2018 at 18:13:23 IST
irun
	-f bitslice_tb.f
		../../verilog_modules/define.v
		bitslice_tb.v
		../../verilog_modules/read_mux/read_mux.v
		../../verilog_modules/bitslice/bitslice.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file './bitslice_tb.v' is newer than expected.
	expected: Wed Mar 21 18:12:59 2018
	actual:   Wed Mar 21 18:13:21 2018
file: bitslice_tb.v
	module worklib.bitslice_tb:v
		errors: 0, warnings: 0
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'sc12_cln65lp_base_rvt_udp' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		bitslice_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.bitslice_tb:v <0x4334d583>
			streams:   7, words:  7571
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                28       8
		UDPs:                    9       2
		Primitives:             34       4
		Registers:              13       8
		Scalar wires:           47       -
		Expanded wires:         16       2
		Always blocks:           1       1
		Initial blocks:          1       1
		Pseudo assignments:      4       4
		Timing checks:          46       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.bitslice_tb:v
Loading snapshot worklib.bitslice_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	clk	DIN	DGWCLK		RWL		DOUT
                   0:	0	0	00000001	00000001	x
                   1:	1	0	00000001	00000001	0
                   2:	0	1	00000010	00000001	0
                   3:	1	1	00000010	00000001	0
                   4:	0	1	00000010	00000010	1
                   5:	1	1	00000010	00000010	1
                   6:	0	1	00000010	00000010	1
                   7:	1	1	00000010	00000010	1
                   8:	0	1	00000010	00000010	1
Simulation complete via $finish(1) at time 9 NS + 0
./bitslice_tb.v:37 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Mar 21, 2018 at 18:13:25 IST  (total: 00:00:02)
