<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: UBC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__sh4__ubc__regs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">UBC<div class="ingroups"><a class="el" href="group__system.html">System</a> &raquo; <a class="el" href="group__memory.html">Address Space</a> &raquo; <a class="el" href="group__p4mem.html">P4 memory region</a> &raquo; <a class="el" href="group__sh4__cr__regs.html">Control Registers</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>UBC Control Registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga614062b981858735591097ed2dbfb1ce" id="r_ga614062b981858735591097ed2dbfb1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga614062b981858735591097ed2dbfb1ce">SH4_REG_UBC_BASRA</a>&#160;&#160;&#160;0xff000014</td></tr>
<tr class="memdesc:ga614062b981858735591097ed2dbfb1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break ASID register A.  <br /></td></tr>
<tr class="separator:ga614062b981858735591097ed2dbfb1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bb4c264de5e3581abe8a3b762c367e" id="r_ga21bb4c264de5e3581abe8a3b762c367e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga21bb4c264de5e3581abe8a3b762c367e">SH4_REG_UBC_BASRB</a>&#160;&#160;&#160;0xff000018</td></tr>
<tr class="memdesc:ga21bb4c264de5e3581abe8a3b762c367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break ASID register B.  <br /></td></tr>
<tr class="separator:ga21bb4c264de5e3581abe8a3b762c367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7c9684082cb867b25c6f62f79ab4bc" id="r_gabd7c9684082cb867b25c6f62f79ab4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabd7c9684082cb867b25c6f62f79ab4bc">SH4_REG_UBC_BARA</a>&#160;&#160;&#160;0xff200000</td></tr>
<tr class="memdesc:gabd7c9684082cb867b25c6f62f79ab4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address register A.  <br /></td></tr>
<tr class="separator:gabd7c9684082cb867b25c6f62f79ab4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e016bb0d827f0016b4406cdc28e6b9" id="r_ga74e016bb0d827f0016b4406cdc28e6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga74e016bb0d827f0016b4406cdc28e6b9">SH4_REG_UBC_BAMRA</a>&#160;&#160;&#160;0xff200004</td></tr>
<tr class="memdesc:ga74e016bb0d827f0016b4406cdc28e6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address mask register A.  <br /></td></tr>
<tr class="separator:ga74e016bb0d827f0016b4406cdc28e6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2e335088316a2ed875dc2b58575da1" id="r_gabc2e335088316a2ed875dc2b58575da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabc2e335088316a2ed875dc2b58575da1">SH4_REG_UBC_BBRA</a>&#160;&#160;&#160;0xff200008</td></tr>
<tr class="memdesc:gabc2e335088316a2ed875dc2b58575da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break bus cycle register A.  <br /></td></tr>
<tr class="separator:gabc2e335088316a2ed875dc2b58575da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019a2f9c7f415a65f31136a228d00c8c" id="r_ga019a2f9c7f415a65f31136a228d00c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga019a2f9c7f415a65f31136a228d00c8c">SH4_REG_UBC_BARB</a>&#160;&#160;&#160;0xff20000c</td></tr>
<tr class="memdesc:ga019a2f9c7f415a65f31136a228d00c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address register B.  <br /></td></tr>
<tr class="separator:ga019a2f9c7f415a65f31136a228d00c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bc99deaf8f89e164ae54ded7005a6c" id="r_ga70bc99deaf8f89e164ae54ded7005a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#ga70bc99deaf8f89e164ae54ded7005a6c">SH4_REG_UBC_BAMRB</a>&#160;&#160;&#160;0xff200010</td></tr>
<tr class="memdesc:ga70bc99deaf8f89e164ae54ded7005a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break address mask register B.  <br /></td></tr>
<tr class="separator:ga70bc99deaf8f89e164ae54ded7005a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe03e34374a39d6e131617d4291f889a" id="r_gabe03e34374a39d6e131617d4291f889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gabe03e34374a39d6e131617d4291f889a">SH4_REG_UBC_BBRB</a>&#160;&#160;&#160;0xff200014</td></tr>
<tr class="memdesc:gabe03e34374a39d6e131617d4291f889a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break bus cycle register B.  <br /></td></tr>
<tr class="separator:gabe03e34374a39d6e131617d4291f889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba208e4e65163518cbd133b6e869b90f" id="r_gaba208e4e65163518cbd133b6e869b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaba208e4e65163518cbd133b6e869b90f">SH4_REG_UBC_BDRB</a>&#160;&#160;&#160;0xff200018</td></tr>
<tr class="memdesc:gaba208e4e65163518cbd133b6e869b90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break data register B.  <br /></td></tr>
<tr class="separator:gaba208e4e65163518cbd133b6e869b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc7276913a15859dd5d3ff2472e6352" id="r_gaebc7276913a15859dd5d3ff2472e6352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaebc7276913a15859dd5d3ff2472e6352">SH4_REG_UBC_BDMRB</a>&#160;&#160;&#160;0xff20001c</td></tr>
<tr class="memdesc:gaebc7276913a15859dd5d3ff2472e6352"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break mask register B.  <br /></td></tr>
<tr class="separator:gaebc7276913a15859dd5d3ff2472e6352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33f4d3a20a81b7c3f3149ae8902f71f" id="r_gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sh4__ubc__regs.html#gaa33f4d3a20a81b7c3f3149ae8902f71f">SH4_REG_UBC_BRCR</a>&#160;&#160;&#160;0xff200020</td></tr>
<tr class="memdesc:gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UBC Break control register.  <br /></td></tr>
<tr class="separator:gaa33f4d3a20a81b7c3f3149ae8902f71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>UBC Control Registers. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="ubc_8h.html" title="User Break Controller Driver.">dc\ubc.h</a></dd></dl>
<p>These are registers for controlling the UBC as defined in table 20.1 of Hitatchi SH7750 Series Hardware Manual rev 6.0, titled "UBC Registers" </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga74e016bb0d827f0016b4406cdc28e6b9" name="ga74e016bb0d827f0016b4406cdc28e6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e016bb0d827f0016b4406cdc28e6b9">&#9670;&#160;</a></span>SH4_REG_UBC_BAMRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BAMRA&#160;&#160;&#160;0xff200004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break address mask register A. </p>
<p>Specifies the settings for masking the ASID in channel A. 8-bit RW. </p>

</div>
</div>
<a id="ga70bc99deaf8f89e164ae54ded7005a6c" name="ga70bc99deaf8f89e164ae54ded7005a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bc99deaf8f89e164ae54ded7005a6c">&#9670;&#160;</a></span>SH4_REG_UBC_BAMRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BAMRB&#160;&#160;&#160;0xff200010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break address mask register B. </p>
<p>Specifies the settings for masking the ASID in channel B. 8-bit RW. </p>

</div>
</div>
<a id="gabd7c9684082cb867b25c6f62f79ab4bc" name="gabd7c9684082cb867b25c6f62f79ab4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd7c9684082cb867b25c6f62f79ab4bc">&#9670;&#160;</a></span>SH4_REG_UBC_BARA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BARA&#160;&#160;&#160;0xff200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break address register A. </p>
<p>Specifies the virtual address used in the channel A break conditions. 32-bit RW. </p>

</div>
</div>
<a id="ga019a2f9c7f415a65f31136a228d00c8c" name="ga019a2f9c7f415a65f31136a228d00c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga019a2f9c7f415a65f31136a228d00c8c">&#9670;&#160;</a></span>SH4_REG_UBC_BARB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BARB&#160;&#160;&#160;0xff20000c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break address register B. </p>
<p>Specifies the virtual address used in the channel B break conditions. 32-bit RW. </p>

</div>
</div>
<a id="ga614062b981858735591097ed2dbfb1ce" name="ga614062b981858735591097ed2dbfb1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614062b981858735591097ed2dbfb1ce">&#9670;&#160;</a></span>SH4_REG_UBC_BASRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BASRA&#160;&#160;&#160;0xff000014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break ASID register A. </p>
<p>Specifies the ASID used in the channel A break condition. 8-bit RW. </p>

</div>
</div>
<a id="ga21bb4c264de5e3581abe8a3b762c367e" name="ga21bb4c264de5e3581abe8a3b762c367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21bb4c264de5e3581abe8a3b762c367e">&#9670;&#160;</a></span>SH4_REG_UBC_BASRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BASRB&#160;&#160;&#160;0xff000018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break ASID register B. </p>
<p>Specifies the ASID used in the channel B break condition. 8-bit RW. </p>

</div>
</div>
<a id="gabc2e335088316a2ed875dc2b58575da1" name="gabc2e335088316a2ed875dc2b58575da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2e335088316a2ed875dc2b58575da1">&#9670;&#160;</a></span>SH4_REG_UBC_BBRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BBRA&#160;&#160;&#160;0xff200008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break bus cycle register A. </p>
<p>Sets three conditions: 1) instruction/operand access 2) RW 3) Operand size. 16-bit RW. </p>

</div>
</div>
<a id="gabe03e34374a39d6e131617d4291f889a" name="gabe03e34374a39d6e131617d4291f889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe03e34374a39d6e131617d4291f889a">&#9670;&#160;</a></span>SH4_REG_UBC_BBRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BBRB&#160;&#160;&#160;0xff200014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break bus cycle register B. </p>
<p>Sets three conditions: 1) instruction/operand access 2) RW 3) Operand size. 16-bit RW. </p>

</div>
</div>
<a id="gaebc7276913a15859dd5d3ff2472e6352" name="gaebc7276913a15859dd5d3ff2472e6352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebc7276913a15859dd5d3ff2472e6352">&#9670;&#160;</a></span>SH4_REG_UBC_BDMRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BDMRB&#160;&#160;&#160;0xff20001c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break mask register B. </p>
<p>Specifies which bits of the break data set in SH4_REG_UBC_BDRB are to be masked. 32-bit RW. Currently unused by KOS </p>

</div>
</div>
<a id="gaba208e4e65163518cbd133b6e869b90f" name="gaba208e4e65163518cbd133b6e869b90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba208e4e65163518cbd133b6e869b90f">&#9670;&#160;</a></span>SH4_REG_UBC_BDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BDRB&#160;&#160;&#160;0xff200018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break data register B. </p>
<p>Specifies the data to be used in the channel B break conditions. 32-bit RW. Currently unused by KOS </p>

</div>
</div>
<a id="gaa33f4d3a20a81b7c3f3149ae8902f71f" name="gaa33f4d3a20a81b7c3f3149ae8902f71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa33f4d3a20a81b7c3f3149ae8902f71f">&#9670;&#160;</a></span>SH4_REG_UBC_BRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SH4_REG_UBC_BRCR&#160;&#160;&#160;0xff200020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UBC Break control register. </p>
<p>Specifies various settings for UBC as well as condition match flags. 16-bit RW. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
