/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [17:0] _04_;
  wire [5:0] _05_;
  wire [7:0] _06_;
  wire [11:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[36] ? _00_ : celloutsig_0_3z[3];
  assign celloutsig_0_21z = celloutsig_0_17z ? celloutsig_0_9z : celloutsig_0_4z;
  assign celloutsig_1_3z = !(celloutsig_1_1z[0] ? celloutsig_1_0z : in_data[130]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[7] | celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z | celloutsig_0_7z);
  assign celloutsig_1_13z = celloutsig_1_10z[1] | ~(celloutsig_1_8z);
  assign celloutsig_1_8z = celloutsig_1_5z[5] ^ celloutsig_1_4z[10];
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ celloutsig_1_1z[9]);
  assign celloutsig_0_19z = ~(celloutsig_0_3z[1] ^ celloutsig_0_14z[4]);
  reg [5:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 6'h00;
    else _17_ <= in_data[45:40];
  assign { _00_, _03_, _05_[3:1], _02_ } = _17_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 18'h00000;
    else _04_ <= { in_data[55:39], celloutsig_0_12z };
  reg [7:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 8'h00;
    else _19_ <= { celloutsig_0_14z[6:0], celloutsig_0_15z };
  assign { _06_[7], _01_, _06_[5:0] } = _19_;
  assign celloutsig_0_4z = celloutsig_0_1z[9:4] >= in_data[66:61];
  assign celloutsig_0_12z = celloutsig_0_2z >= celloutsig_0_10z[5:2];
  assign celloutsig_0_56z = celloutsig_0_26z[10:6] % { 1'h1, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_1_10z = celloutsig_1_7z[5:0] % { 1'h1, celloutsig_1_1z[8:4] };
  assign celloutsig_0_3z = celloutsig_0_1z[12:8] * { _00_, _03_, _05_[3:1] };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z } * { _00_, _03_, _05_[3] };
  assign celloutsig_0_10z = { celloutsig_0_6z[12:5], celloutsig_0_2z } * { celloutsig_0_1z[2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[6:3] * in_data[73:70];
  assign celloutsig_0_55z = - _04_[10:3];
  assign celloutsig_1_4z = - { in_data[119:114], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_14z = - { celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_36z = & { celloutsig_0_19z, celloutsig_0_6z[8:1] };
  assign celloutsig_1_0z = & in_data[172:168];
  assign celloutsig_0_7z = & in_data[21:19];
  assign celloutsig_0_9z = | { celloutsig_0_3z[4:2], celloutsig_0_2z };
  assign celloutsig_0_15z = | celloutsig_0_8z;
  assign celloutsig_1_7z = { celloutsig_1_4z[7:3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } << { in_data[181:179], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_1z[12:7] >> celloutsig_1_4z[7:2];
  assign celloutsig_0_6z = { celloutsig_0_1z[12:8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } <<< in_data[78:62];
  assign celloutsig_0_11z = celloutsig_0_1z[11:5] >>> in_data[72:66];
  assign celloutsig_1_1z = { in_data[147:135], celloutsig_1_0z } ~^ in_data[160:147];
  assign celloutsig_1_18z = { celloutsig_1_4z[9:6], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_13z } ^ in_data[148:136];
  assign celloutsig_0_1z = in_data[56:44] ^ { in_data[1], _00_, _03_, _05_[3:1], _02_, _00_, _03_, _05_[3:1], _02_ };
  assign celloutsig_0_26z = { celloutsig_0_2z[2:0], _06_[7], _01_, _06_[5:0] } ^ { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z };
  assign { _05_[5:4], _05_[0] } = { _00_, _03_, _02_ };
  assign _06_[6] = _01_;
  assign { out_data[140:128], out_data[96], out_data[39:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
