# The FPGA version using SystemVerilog.

*ğŸ”¹ Files (not published here for confidentiality)*
## ğŸ§© File	Description
- image_if.sv 	: Defines the image stream interface (pixel bus, control, valid signals)

- image_cls.sv	: Implements the bit-plane extraction logic in SystemVerilog
               : Tasks: reset(), display_image_details(), get_image_data(), write_image_data()

![SystemVerilog Top Level](images/systemVerilogTop.png "SystemVerilog Top Level")

## ğŸ§© Architecture
![Architecture Schematic](images/architecture_schematic_1.png "System Architecture")

âœ… Each input pixel (8-bit grayscale) is streamed into the FPGA.

âœ… The design extracts 8 individual bit planes in parallel using bit masking (&) and shifting (>>).

âœ… The result can be visualised as 8 binary images, each showing details of a specific significance level.

## Simulation and Verification

The design was simulated with behavioural models to verify:

* Bit-plane accuracy against MATLAB reference

* Correct reconstruction of the original pixel from bit planes

## Verification Flow

1. MATLAB script generates reference bit-plane data.

2. FPGA testbench (tb_image_cls.sv) loads the same pixel stream.

3. Comparison is made between MATLAB and FPGA outputs (byte-accurate).

## ğŸ§° Tools Used

- MATLAB â€” Algorithm reference & validation

- Questasim â€” Simulation

- SystemVerilog  

- GitHub â€” Documentation and version tracking

## FPGA RESULTS USING SYSTEMVERILOG

![FPGA Results](images/fpga_result.png "SystemVerilog")


**Author** 
> - Fatih ILIG
> - Senior FPGA Engineer
> - ğŸ“ Rochester, Kent, UK
> - ğŸ”— [LinkedIn](https://www.linkedin.com/in/fatih-ili%C4%9F-48775460/)
