
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183083                       # Simulator instruction rate (inst/s)
host_op_rate                                   236680                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  31903                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378732                       # Number of bytes of host memory used
host_seconds                                 31654.71                       # Real time elapsed on the host
sim_insts                                  5795430836                       # Number of instructions simulated
sim_ops                                    7492043048                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        57216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        57088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        57472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        57088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               354816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15360                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       189312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            189312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          449                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          446                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2772                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1479                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1479                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56656110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56402615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     56529362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     56909604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15716684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56529362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               351343928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15209694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         187459477                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              187459477                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         187459477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56656110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56402615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     56529362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     56909604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15716684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56529362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              538803405                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130299                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121125                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042797     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103467      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466722                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886269                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132654                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888691                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104401                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6432                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2499                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255683                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817631     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135257      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110318      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48101      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60137      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57558      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32599      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265888                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24316     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792026     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298434     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255683                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518496                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022433                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442328                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283852                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15731                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100629                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318551                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308430                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245657                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297379                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163037                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514356                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243291                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673062                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241814                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814244     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156763      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.28%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72012      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19632      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83662      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241814                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549521                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661492                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148853                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449842                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567992                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          169267                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       138073                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18138                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        68992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           64177                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           16721                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          796                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1637990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1000635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             169267                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80898                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               205167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        104788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           102576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.973177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1780852     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10779      0.54%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17144      0.86%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           25747      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           10847      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12707      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13249      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9448      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          105246      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069894                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.413181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1617104                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126307                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           203575                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1255                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        27424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1213126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1621254                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          53758                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        59845                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           200778                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1210385                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          437                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2554                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          744                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1656642                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5641441                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5641441                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1359173                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297469                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37403                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       122978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        12970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1205920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1122920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1866                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       189307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       439879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.565413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.251993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1507526     75.91%     75.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       194280      9.78%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       107115      5.39%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        70259      3.54%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        64478      3.25%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        19841      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14303      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5038      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3179      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            314     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1143     41.85%     53.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1274     46.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       924889     82.36%     82.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20643      1.84%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111288      9.91%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65976      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1122920                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.463675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2731                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002432                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4236456                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1395553                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1101881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1125651                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        26702                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4498                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          42041                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1464                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1206186                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       122978                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67482                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         9647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20996                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1106227                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              171173                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          149811                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65857                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456782                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1101990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1101881                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           652544                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1656776                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.454988                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       814309                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       993077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       213968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18441                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.509729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1545907     79.35%     79.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       191621      9.84%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        79436      4.08%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        40560      2.08%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        30595      1.57%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17354      0.89%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        10772      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8870      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23129      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       814309                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        993077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                159260                       # Number of memory references committed
system.switch_cpus1.commit.loads                96276                       # Number of loads committed
system.switch_cpus1.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            137886                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           897870                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        19367                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23129                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3132160                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2451870                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 435762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             814309                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               993077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       814309                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.974032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.974032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336244                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336244                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5020972                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1507102                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1148593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          168509                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       137438                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        18130                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        69015                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           64108                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           16708                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          783                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1629879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                994572                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             168509                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        80816                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               204039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56638                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        107095                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           102063                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1978877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.970037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1774838     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10754      0.54%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17207      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           25382      1.28%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10723      0.54%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           12737      0.64%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13584      0.69%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9455      0.48%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          104197      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1978877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.069586                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.410708                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1609251                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       128381                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           202368                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1308                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37566                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        27313                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1205227                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37566                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1613243                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50012                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        65559                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           199780                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12714                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1202556                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          604                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2942                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          901                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1646032                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5604256                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5604256                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1350844                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          294979                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          264                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          141                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            36468                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       121879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        66981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3350                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        12896                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1198265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1115638                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1785                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       187808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       437117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1978877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.563773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.249283                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1502590     75.93%     75.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       193856      9.80%     85.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       106581      5.39%     91.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        70294      3.55%     94.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        63551      3.21%     97.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        19864      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13930      0.70%     99.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5054      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3157      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1978877                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            313     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1097     41.19%     52.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1253     47.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       919129     82.39%     82.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20477      1.84%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          123      0.01%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       110431      9.90%     94.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        65478      5.87%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1115638                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.460702                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2663                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002387                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4214601                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1386400                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1094688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1118301                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         5115                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        26195                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4422                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          858                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37566                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          38922                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1479                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1198528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       121879                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        66981                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          141                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20922                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1098971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104498                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16667                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              169853                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          149061                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             65355                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.453819                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1094794                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1094688                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           648499                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1646149                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.452051                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.393949                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       809188                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       986996                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       212243                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18426                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1941311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.508417                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1541214     79.39%     79.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       190640      9.82%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        79012      4.07%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        40396      2.08%     95.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        30306      1.56%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        17279      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        10662      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8863      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        22939      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1941311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       809188                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        986996                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                158218                       # Number of memory references committed
system.switch_cpus2.commit.loads                95664                       # Number of loads committed
system.switch_cpus2.commit.membars                122                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            137103                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           892367                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        19273                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        22939                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3117611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2436244                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 442727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             809188                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               986996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       809188                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.992635                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.992635                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334154                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4987167                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1497422                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1141366                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           244                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421119                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          167998                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       136960                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17972                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        68648                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           63969                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           16662                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          790                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1627661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                993051                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             167998                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        80631                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               203884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56097                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        107105                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           101883                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        17984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1976126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.970275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1772242     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10667      0.54%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17268      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           25690      1.30%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10717      0.54%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           12711      0.64%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           13172      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9278      0.47%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          104381      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1976126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.069389                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.410162                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1607228                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       128170                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           202275                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37177                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        27276                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1203894                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37177                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1611275                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          49834                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        65585                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           199591                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12661                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1201135                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          477                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2538                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          952                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1643721                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5599054                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5599054                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1351826                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          291894                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          263                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          140                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36698                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       121997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67172                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3374                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        12904                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1196783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1115525                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1742                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       184647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       430986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1976126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.564501                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.250083                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1500249     75.92%     75.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       193224      9.78%     85.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       106920      5.41%     91.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        69920      3.54%     94.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        63798      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        19798      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        14143      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         4931      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3143      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1976126                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            303     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1130     41.79%     53.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1271     47.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       918597     82.35%     82.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20527      1.84%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          123      0.01%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       110590      9.91%     94.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        65688      5.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1115525                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.460748                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2704                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002424                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4211622                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1381757                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1094847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1118229                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5293                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        26186                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4499                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37177                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          38835                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1428                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1197045                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       121997                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67172                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          140                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         9671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        20810                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1099092                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       104780                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        16433                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              170345                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          149125                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             65565                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.453960                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1094956                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1094847                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           648331                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1644596                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.452207                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.394219                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       809974                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       987888                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       210046                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        18273                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1938949                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.509497                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1538366     79.34%     79.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       190860      9.84%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        79219      4.09%     93.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        40362      2.08%     95.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        30342      1.56%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        17358      0.90%     97.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        10691      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8808      0.45%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22943      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1938949                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       809974                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        987888                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                158484                       # Number of memory references committed
system.switch_cpus3.commit.loads                95811                       # Number of loads committed
system.switch_cpus3.commit.membars                122                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            137187                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           893193                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        19281                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22943                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3113940                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2433052                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 444993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             809974                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               987888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       809974                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.989132                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.989132                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.334545                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.334545                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         4988790                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1496893                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1140371                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           244                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          168918                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       137774                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18167                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        69185                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           64313                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           16741                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          783                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1635718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts                999203                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             168918                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        81054                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               205028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          56734                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         89635                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           102473                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      1968307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.979080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1763279     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10787      0.55%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17289      0.88%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           25662      1.30%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           10832      0.55%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12814      0.65%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13344      0.68%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9400      0.48%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          104900      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      1968307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.069749                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.412590                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1615095                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       110904                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           203406                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37626                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        27381                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1210945                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37626                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1619211                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          50157                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        48145                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           200650                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12515                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1208138                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2638                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6331                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          672                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1653594                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5631324                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5631324                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1357492                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          296102                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          257                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            36938                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       122346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3381                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        12982                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1203652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1121448                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1836                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       435459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      1968307                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569753                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.255297                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1490129     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       194334      9.87%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       106942      5.43%     91.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        70413      3.58%     94.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        64207      3.26%     97.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        19908      1.01%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14158      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5053      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3163      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      1968307                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            300     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1130     41.87%     52.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1269     47.02%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       923740     82.37%     82.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20599      1.84%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       111017      9.90%     94.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        65968      5.88%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1121448                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.463067                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2699                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002407                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4215738                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1392150                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1100628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1124147                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5432                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        26169                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4464                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          892                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37626                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38763                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1480                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1203909                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       122346                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67378                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          133                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        21021                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1104871                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       105091                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16577                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              170955                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          149702                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             65864                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.456223                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1100743                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1100628                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           651688                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1654352                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.454470                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.393923                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       813347                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       991897                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       212927                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18460                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      1930681                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.513755                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363392                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1528964     79.19%     79.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       191357      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        79229      4.10%     93.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        40562      2.10%     95.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        30472      1.58%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17291      0.90%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        10798      0.56%     98.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8799      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23209      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      1930681                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       813347                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        991897                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                159091                       # Number of memory references committed
system.switch_cpus4.commit.loads                96177                       # Number of loads committed
system.switch_cpus4.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            137715                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           896813                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        19343                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23209                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3112296                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2447279                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 453474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             813347                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               991897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       813347                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.977550                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.977550                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335847                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335847                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5014934                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1505079                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1147076                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          178645                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       159951                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        15698                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       119746                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          116157                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10011                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1889742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1019397                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             178645                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       126168                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               225819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          51929                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         33135                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           115640                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        15223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2184848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.763942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1959029     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           34879      1.60%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16900      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           34281      1.57%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4            9637      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32084      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            4651      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8083      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           85304      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2184848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073766                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.420929                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1877588                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        45971                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           225226                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          249                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         35808                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16089                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1133148                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1503                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         35808                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1879371                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          29339                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11706                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           223526                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5092                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1130729                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           868                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1476675                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5114664                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5114664                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1165359                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          311303                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            13854                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       210339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        31067                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          288                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         6594                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1123361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1040547                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          958                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       223984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       476886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2184848                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.476256                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.089685                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1731712     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       136760      6.26%     85.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       156296      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        88890      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        45773      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        11945      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        12873      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          322      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          277      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2184848                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1749     57.74%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           703     23.21%     80.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          577     19.05%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       811924     78.03%     78.03% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         7700      0.74%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       190148     18.27%     97.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        30705      2.95%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1040547                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.429662                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3029                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002911                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4269929                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1347495                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1011679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1043576                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          814                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        46270                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         35808                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          24457                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1123501                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       210339                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        31067                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         9603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         6898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        16501                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1026572                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       187239                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        13975                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              217937                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          156037                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             30698                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.423891                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1012108                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1011679                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           613688                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1313838                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.417742                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.467096                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       802235                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       897261                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       226286                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        15425                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2149040                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.417517                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.287135                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1817650     84.58%     84.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       128305      5.97%     90.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83935      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        26238      1.22%     95.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        45169      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         8259      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5347      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4777      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        29360      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2149040                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       802235                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        897261                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                194037                       # Number of memory references committed
system.switch_cpus5.commit.loads               164069                       # Number of loads committed
system.switch_cpus5.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            138148                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           782463                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        10685                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        29360                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3243227                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2282915                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 236933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             802235                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               897261                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       802235                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.018792                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.018792                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.331258                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.331258                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         4778846                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1313929                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1210663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217597                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21416                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82363                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77173                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22855                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1878662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1193101                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217597                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100028                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60676                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         87163                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           118283                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2252906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.651260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.028531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2005487     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14858      0.66%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18749      0.83%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           30023      1.33%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12602      0.56%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16251      0.72%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18737      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8875      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127324      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2252906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089850                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492654                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1868146                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        99642                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246102                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38842                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32791                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1456932                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38842                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1870641                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5818                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        87957                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243756                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446742                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           791                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2020994                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6722648                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6722648                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1655535                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          365459                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22270                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15482                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1410302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1341523                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1723                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       192010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       406185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2252906                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.595463                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319131                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1686291     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257162     11.41%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       105556      4.69%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59741      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        80207      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        25442      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        24640      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12788      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1079      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2252906                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9402     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1314     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1210     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1130318     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18197      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123266      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        69578      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1341523                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553941                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11926                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4949601                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1602686                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1304288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1353449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29063                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1454                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38842                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4371                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          558                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1410657                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136791                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69935                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24521                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1316461                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120753                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25062                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190296                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185638                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             69543                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.543592                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1304328                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1304288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           781639                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2099470                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.538566                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       963230                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1187089                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       223578                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21382                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2214064                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536158                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355557                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1711406     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255040     11.52%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        92337      4.17%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45993      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41971      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17817      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        17598      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8377      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23525      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2214064                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       963230                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1187089                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                176209                       # Number of memory references committed
system.switch_cpus6.commit.loads               107728                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            172100                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1068751                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24531                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23525                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3601193                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2860181                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 168875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             963230                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1187089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       963230                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.514229                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.514229                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.397736                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.397736                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5921457                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1824449                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1346124                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421774                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          169319                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       138049                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18034                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        69225                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           64457                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           16772                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          778                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1638922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1001045                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             169319                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        81229                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               205486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          56549                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         96446                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           102522                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      1978719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.976578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1773233     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10770      0.54%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17254      0.87%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           25949      1.31%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           10813      0.55%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12785      0.65%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13279      0.67%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9386      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          105250      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      1978719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069915                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413352                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1618186                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       117817                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           203860                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1288                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37565                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        27504                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1213906                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37565                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1622266                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          51801                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53399                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           201184                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12501                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1211206                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          540                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2554                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          737                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1657327                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5646464                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5646464                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1362049                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          295278                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          263                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          139                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36710                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       123123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3410                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13047                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1206745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1124103                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1913                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       187991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       439611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      1978719                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568096                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.254024                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1499570     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       194552      9.83%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       107339      5.42%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        70397      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        64503      3.26%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        19855      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14312      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5005      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3186      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      1978719                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            309     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1152     42.07%     53.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1277     46.64%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       925492     82.33%     82.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20616      1.83%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       111616      9.93%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66255      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1124103                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.464165                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2738                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002436                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4231576                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1395068                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1103009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1126841                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5318                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        26671                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4711                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37565                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          40285                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1439                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1207008                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       123123                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67797                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          139                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        20843                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1107396                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       105505                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16707                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              171638                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          150086                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66133                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.457266                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1103130                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1103009                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           652882                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1658377                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.455455                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393687                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       815970                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       995116                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       212807                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18332                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      1941154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.512641                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361998                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1537947     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       192186      9.90%     89.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        79647      4.10%     93.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40466      2.08%     95.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        30661      1.58%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17306      0.89%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        10796      0.56%     98.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8872      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23273      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      1941154                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       815970                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        995116                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                159538                       # Number of memory references committed
system.switch_cpus7.commit.loads                96452                       # Number of loads committed
system.switch_cpus7.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            138176                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           899701                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19405                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23273                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3125804                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2453420                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 443055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             815970                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               995116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       815970                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.967969                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.967969                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336931                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336931                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5026131                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1508247                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1149381                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           248                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368531                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969434                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124651625                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129457950                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124651625                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129457950                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124651625                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129457950                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519381.770833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509676.968504                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519381.770833                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509676.968504                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519381.770833                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509676.968504                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107413631                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111212386                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107413631                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111212386                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107413631                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111212386                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447556.795833                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437844.039370                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447556.795833                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437844.039370                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447556.795833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437844.039370                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           462                       # number of replacements
system.l21.tagsinuse                      4090.097724                       # Cycle average of tags in use
system.l21.total_refs                          310804                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4552                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.278559                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          304.257047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.694357                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   203.581740                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3569.564580                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.074282                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049703                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.871476                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998559                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          467                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l21.Writeback_hits::total                  462                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          467                       # number of demand (read+write) hits
system.l21.demand_hits::total                     467                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          467                       # number of overall hits
system.l21.overall_hits::total                    467                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          405                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  418                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           42                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 42                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          447                       # number of demand (read+write) misses
system.l21.demand_misses::total                   460                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          447                       # number of overall misses
system.l21.overall_misses::total                  460                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5443288                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    218796759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      224240047                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     19301531                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     19301531                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5443288                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    238098290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       243541578                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5443288                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    238098290                       # number of overall miss cycles
system.l21.overall_miss_latency::total      243541578                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                885                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          914                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          914                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.464450                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.472316                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.489059                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.496224                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.489059                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.496224                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 540238.911111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536459.442584                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 459560.261905                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 459560.261905                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 269                       # number of writebacks
system.l21.writebacks::total                      269                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          405                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             418                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           42                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            42                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    189575555                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    194078693                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    205841236                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210344374                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    205841236                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210344374                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.464450                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.472316                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.496224                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.496224                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 468087.790123                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464303.093301                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 387278.119048                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 387278.119048                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           459                       # number of replacements
system.l22.tagsinuse                      4089.813657                       # Cycle average of tags in use
system.l22.total_refs                          310796                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4551                       # Sample count of references to valid blocks.
system.l22.avg_refs                         68.291804                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          302.686878                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.693022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   206.671331                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3567.762426                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.073898                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003099                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.050457                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871036                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998490                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          463                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    463                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             458                       # number of Writeback hits
system.l22.Writeback_hits::total                  458                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          463                       # number of demand (read+write) hits
system.l22.demand_hits::total                     463                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          463                       # number of overall hits
system.l22.overall_hits::total                    463                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          406                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  419                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           41                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 41                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          447                       # number of demand (read+write) misses
system.l22.demand_misses::total                   460                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          447                       # number of overall misses
system.l22.overall_misses::total                  460                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4921343                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    225800694                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      230722037                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data     16904867                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total     16904867                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4921343                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    242705561                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       247626904                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4921343                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    242705561                       # number of overall miss cycles
system.l22.overall_miss_latency::total      247626904                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          869                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                882                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          458                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              458                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          910                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 923                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          910                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                923                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.467204                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.475057                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.491209                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.498375                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.491209                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.498375                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 556159.344828                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 550649.252983                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 412313.829268                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 412313.829268                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 542965.460850                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 538319.356522                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 378564.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 542965.460850                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 538319.356522                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 267                       # number of writebacks
system.l22.writebacks::total                      267                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          406                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             419                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           41                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            41                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          447                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          447                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    196793494                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    200781437                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data     13961067                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total     13961067                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    210754561                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    214742504                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3987943                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    210754561                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    214742504                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.467204                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.475057                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.491209                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.498375                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.491209                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.498375                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 484713.039409                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 479191.973747                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 340513.829268                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 340513.829268                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 471486.713647                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 466831.530435                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 306764.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 471486.713647                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 466831.530435                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           460                       # number of replacements
system.l23.tagsinuse                      4089.292952                       # Cycle average of tags in use
system.l23.total_refs                          310797                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4550                       # Sample count of references to valid blocks.
system.l23.avg_refs                         68.307033                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          302.139215                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.688455                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   203.190672                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3571.274610                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.073764                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003098                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049607                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.871893                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998363                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          464                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             459                       # number of Writeback hits
system.l23.Writeback_hits::total                  459                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          464                       # number of demand (read+write) hits
system.l23.demand_hits::total                     464                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          464                       # number of overall hits
system.l23.overall_hits::total                    464                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          402                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  415                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           45                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          447                       # number of demand (read+write) misses
system.l23.demand_misses::total                   460                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          447                       # number of overall misses
system.l23.overall_misses::total                  460                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6348585                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    217586621                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      223935206                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data     20176088                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total     20176088                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6348585                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    237762709                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       244111294                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6348585                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    237762709                       # number of overall miss cycles
system.l23.overall_miss_latency::total      244111294                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          866                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                879                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          459                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              459                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           45                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          911                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 924                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          911                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                924                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.464203                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.472127                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.490670                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.497835                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.490670                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.497835                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 488352.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 541260.251244                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 539602.906024                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 448357.511111                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 448357.511111                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 488352.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 531907.626398                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 530676.726087                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 488352.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 531907.626398                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 530676.726087                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 270                       # number of writebacks
system.l23.writebacks::total                      270                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          402                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             415                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           45                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          447                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          447                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5414257                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    188692879                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    194107136                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data     17011027                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total     17011027                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5414257                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    205703906                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    211118163                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5414257                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    205703906                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    211118163                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.464203                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.472127                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.490670                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.497835                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.490670                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.497835                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 416481.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 469385.271144                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 467728.038554                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 378022.822222                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 378022.822222                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 416481.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 460187.709172                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 458952.528261                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 416481.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 460187.709172                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 458952.528261                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           463                       # number of replacements
system.l24.tagsinuse                      4089.953691                       # Cycle average of tags in use
system.l24.total_refs                          310799                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4554                       # Sample count of references to valid blocks.
system.l24.avg_refs                         68.247475                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          304.642328                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.696530                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   204.537103                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3568.077730                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.074376                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003100                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.049936                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871113                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998524                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          467                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             461                       # number of Writeback hits
system.l24.Writeback_hits::total                  461                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          467                       # number of demand (read+write) hits
system.l24.demand_hits::total                     467                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          467                       # number of overall hits
system.l24.overall_hits::total                    467                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          403                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  416                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          449                       # number of demand (read+write) misses
system.l24.demand_misses::total                   462                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          449                       # number of overall misses
system.l24.overall_misses::total                  462                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      4327739                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    216598653                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      220926392                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     18788040                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     18788040                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      4327739                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    235386693                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       239714432                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      4327739                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    235386693                       # number of overall miss cycles
system.l24.overall_miss_latency::total      239714432                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          870                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                883                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          461                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              461                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          916                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 929                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          916                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                929                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.463218                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.471121                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.490175                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.497309                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.490175                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.497309                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       332903                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 537465.640199                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 531073.057692                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 408435.652174                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 408435.652174                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524246.532294                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 518862.406926                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524246.532294                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 518862.406926                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 268                       # number of writebacks
system.l24.writebacks::total                      268                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          403                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             416                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          449                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              462                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          449                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             462                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    187646219                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    191040558                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     15480123                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     15480123                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    203126342                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    206520681                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    203126342                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    206520681                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.463218                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.471121                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.497309                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.497309                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 465623.372208                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459232.110577                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 336524.413043                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 336524.413043                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 452397.198218                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 447014.461039                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 452397.198218                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 447014.461039                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           137                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                           68505                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l25.avg_refs                         16.183558                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.058676                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    72.394045                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3926.547279                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002944                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.017674                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.958630                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          289                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    289                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l25.Writeback_hits::total                   40                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          289                       # number of demand (read+write) hits
system.l25.demand_hits::total                     289                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          289                       # number of overall hits
system.l25.overall_hits::total                    289                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          124                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          124                       # number of demand (read+write) misses
system.l25.demand_misses::total                   137                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          124                       # number of overall misses
system.l25.overall_misses::total                  137                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6996637                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     54467849                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       61464486                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6996637                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     54467849                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        61464486                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6996637                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     54467849                       # number of overall miss cycles
system.l25.overall_miss_latency::total       61464486                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          413                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          413                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          413                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.300242                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.321596                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.300242                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.321596                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.300242                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.321596                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 538202.846154                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 439256.846774                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 448645.883212                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 538202.846154                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 439256.846774                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 448645.883212                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 538202.846154                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 439256.846774                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 448645.883212                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  23                       # number of writebacks
system.l25.writebacks::total                       23                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          124                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          124                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          124                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6063237                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     45562573                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     51625810                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6063237                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     45562573                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     51625810                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6063237                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     45562573                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     51625810                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.300242                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.321596                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.300242                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.321596                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.300242                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.321596                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 466402.846154                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 367440.104839                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 376830.729927                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 466402.846154                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 367440.104839                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 376830.729927                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 466402.846154                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 367440.104839                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 376830.729927                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            83                       # number of replacements
system.l26.tagsinuse                      4095.006967                       # Cycle average of tags in use
system.l26.total_refs                          176457                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l26.avg_refs                         42.234801                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.006967                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.749246                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    24.101081                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.149673                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005066                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.005884                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955603                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          288                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l26.Writeback_hits::total                   88                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          290                       # number of demand (read+write) hits
system.l26.demand_hits::total                     292                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          290                       # number of overall hits
system.l26.overall_hits::total                    292                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           55                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           55                       # number of demand (read+write) misses
system.l26.demand_misses::total                    83                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           55                       # number of overall misses
system.l26.overall_misses::total                   83                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     48187678                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     26946599                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75134277                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     48187678                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     26946599                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75134277                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     48187678                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     26946599                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75134277                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          343                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                373                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          345                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 375                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          345                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                375                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.160350                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.222520                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.159420                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221333                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.159420                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221333                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 489938.163636                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 905232.253012                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 489938.163636                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 905232.253012                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 489938.163636                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 905232.253012                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  46                       # number of writebacks
system.l26.writebacks::total                       46                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           55                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           55                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           55                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     22993448                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     69170726                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     22993448                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     69170726                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     22993448                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     69170726                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.160350                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.222520                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221333                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221333                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 418062.690909                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 833382.240964                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 418062.690909                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 833382.240964                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 418062.690909                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 833382.240964                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           460                       # number of replacements
system.l27.tagsinuse                      4089.760623                       # Cycle average of tags in use
system.l27.total_refs                          310804                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4551                       # Sample count of references to valid blocks.
system.l27.avg_refs                         68.293562                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          303.242574                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.695239                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   203.888308                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3569.934501                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.074034                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003099                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.049777                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.871566                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998477                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          468                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    468                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l27.Writeback_hits::total                  462                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          468                       # number of demand (read+write) hits
system.l27.demand_hits::total                     468                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          468                       # number of overall hits
system.l27.overall_hits::total                    468                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          403                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  416                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           43                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 43                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          446                       # number of demand (read+write) misses
system.l27.demand_misses::total                   459                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          446                       # number of overall misses
system.l27.overall_misses::total                  459                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4738776                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    217859925                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      222598701                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     16481172                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     16481172                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4738776                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    234341097                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       239079873                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4738776                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    234341097                       # number of overall miss cycles
system.l27.overall_miss_latency::total      239079873                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          871                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                884                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           43                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               43                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          914                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          914                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.462687                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.470588                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.487965                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.495146                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.487965                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.495146                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 540595.347395                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 535093.031250                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 383283.069767                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 383283.069767                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 525428.468610                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 520871.183007                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 525428.468610                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 520871.183007                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 267                       # number of writebacks
system.l27.writebacks::total                      267                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          403                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             416                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           43                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            43                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          446                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              459                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          446                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             459                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    188904772                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    192710148                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     13392677                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     13392677                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    202297449                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    206102825                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    202297449                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    206102825                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.462687                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.487965                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.495146                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.487965                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.495146                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 468746.332506                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 463245.548077                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 311457.604651                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 311457.604651                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 453581.724215                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 449025.762527                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 453581.724215                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 449025.762527                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231204                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.899582                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433444                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638733764                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638733764                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638733764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638733764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638733764                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638733764                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254374.258861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254374.258861                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254374.258861                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254374.258861                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254374.258861                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254374.258861                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157912089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157912089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157912089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157912089                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157912089                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157912089                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225588.698571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225588.698571                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225588.698571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225588.698571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225588.698571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225588.698571                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.693426                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735393546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464927.382470                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.693426                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020342                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803996                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       102559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         102559                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       102559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          102559                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       102559                       # number of overall hits
system.cpu1.icache.overall_hits::total         102559                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6282408                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6282408                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       102576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       102576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       102576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       102576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000166                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000166                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   914                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122579553                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              104768.848718                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   187.621664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    68.378336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.732897                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.267103                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77188                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        62327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         62327                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       139515                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139515                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       139515                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139515                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2157                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2481                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    849673831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    849673831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu1.dcache.writebacks::total              462                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          914                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.692098                       # Cycle average of tags in use
system.cpu2.icache.total_refs               735393033                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1464926.360558                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.692098                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020340                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803994                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       102046                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         102046                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       102046                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          102046                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       102046                       # number of overall hits
system.cpu2.icache.overall_hits::total         102046                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5891726                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5891726                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5891726                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5891726                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5891726                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5891726                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       102063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       102063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       102063                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       102063                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       102063                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       102063                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 346572.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 346572.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 346572.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 346572.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5029449                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5029449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5029449                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5029449                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 386880.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 386880.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   908                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               122578647                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1164                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              105308.115979                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   187.912873                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    68.087127                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.734035                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.265965                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76738                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76738                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        61876                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         61876                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          123                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          122                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       138614                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          138614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       138614                       # number of overall hits
system.cpu2.dcache.overall_hits::total         138614                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2166                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2166                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          349                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2515                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2515                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2515                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2515                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    699634515                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    699634515                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    162873610                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    162873610                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    862508125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    862508125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    862508125                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    862508125                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        78904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        78904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        62225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        62225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       141129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       141129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       141129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       141129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027451                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005609                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 323007.624654                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 323007.624654                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 466686.561605                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 466686.561605                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 342945.576541                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 342945.576541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 342945.576541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 342945.576541                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          458                       # number of writebacks
system.cpu2.dcache.writebacks::total              458                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          308                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1605                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          869                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          910                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    260106275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    260106275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     17245167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     17245167                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    277351442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    277351442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    277351442                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    277351442                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006448                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006448                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006448                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006448                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 299316.772152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 299316.772152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 420613.829268                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 420613.829268                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 304781.804396                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               501.687530                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735392850                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1464925.996016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.687530                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          489                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020333                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.783654                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.803986                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       101863                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         101863                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       101863                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          101863                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       101863                       # number of overall hits
system.cpu3.icache.overall_hits::total         101863                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9227150                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9227150                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9227150                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9227150                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9227150                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9227150                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       101883                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       101883                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       101883                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       101883                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       101883                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       101883                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000196                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000196                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 461357.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 461357.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 461357.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 461357.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 461357.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 461357.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6456569                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6456569                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6456569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6456569                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6456569                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6456569                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000128                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000128                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000128                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 496659.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 496659.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 496659.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 496659.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 496659.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 496659.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   910                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               122578865                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1166                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              105127.671527                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   186.939694                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    69.060306                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.730233                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.269767                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76850                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76850                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        61981                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         61981                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          124                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          122                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          122                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       138831                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          138831                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       138831                       # number of overall hits
system.cpu3.dcache.overall_hits::total         138831                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          363                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2487                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2487                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2487                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2487                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    673235947                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    673235947                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    171697270                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    171697270                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    844933217                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    844933217                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    844933217                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    844933217                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        78974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        78974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        62344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        62344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       141318                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       141318                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       141318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       141318                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.026895                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026895                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005823                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005823                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017599                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017599                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017599                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 316966.076742                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 316966.076742                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 472995.234160                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 472995.234160                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 339739.934459                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 339739.934459                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 339739.934459                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 339739.934459                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          459                       # number of writebacks
system.cpu3.dcache.writebacks::total              459                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1258                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1258                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          318                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          318                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1576                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1576                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          866                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          866                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           45                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          911                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          911                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          911                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    251963857                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    251963857                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     20541288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20541288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    272505145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    272505145                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    272505145                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    272505145                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.010966                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010966                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000722                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000722                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006446                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006446                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006446                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006446                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 290951.336028                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 290951.336028                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 456473.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 456473.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 299127.491767                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 299127.491767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 299127.491767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 299127.491767                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.695603                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735393442                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464927.175299                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.695603                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020346                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803999                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       102455                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         102455                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       102455                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          102455                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       102455                       # number of overall hits
system.cpu4.icache.overall_hits::total         102455                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5605169                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5605169                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       102473                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       102473                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       102473                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       102473                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   916                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122579226                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1172                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              104589.783276                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   188.049923                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    67.950077                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.734570                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.265430                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76970                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76970                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        62219                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         62219                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          125                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          124                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       139189                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          139189                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       139189                       # number of overall hits
system.cpu4.dcache.overall_hits::total         139189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2095                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2457                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2457                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2457                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2457                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    646896070                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    646896070                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    154993814                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    154993814                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    801889884                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    801889884                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    801889884                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    801889884                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 308780.940334                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 308780.940334                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 428159.707182                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 428159.707182                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 326369.509158                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 326369.509158                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 326369.509158                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 326369.509158                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu4.dcache.writebacks::total              461                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1541                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          916                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    251151962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    251151962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     19169840                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     19169840                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    270321802                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    270321802                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    270321802                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    270321802                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 288680.416092                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 288680.416092                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 416735.652174                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 416735.652174                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 295111.137555                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 295111.137555                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 295111.137555                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 295111.137555                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.057752                       # Cycle average of tags in use
system.cpu5.icache.total_refs               627182168                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1163603.280148                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.057752                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019323                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862272                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       115627                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         115627                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       115627                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          115627                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       115627                       # number of overall hits
system.cpu5.icache.overall_hits::total         115627                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.cpu5.icache.overall_misses::total           13                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7241776                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7241776                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7241776                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7241776                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7241776                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7241776                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       115640                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       115640                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       115640                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       115640                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       115640                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       115640                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000112                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000112                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 557059.692308                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 557059.692308                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 557059.692308                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 557059.692308                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 557059.692308                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 557059.692308                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7105276                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7105276                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7105276                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7105276                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7105276                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7105276                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 546559.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 546559.692308                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 546559.692308                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 546559.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 546559.692308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 546559.692308                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   413                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               147682566                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   669                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              220751.219731                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   138.437447                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   117.562553                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.540771                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.459229                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       172348                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         172348                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        29828                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         29828                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           70                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           70                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       202176                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          202176                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       202176                       # number of overall hits
system.cpu5.dcache.overall_hits::total         202176                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1438                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1438                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1438                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1438                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1438                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1438                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    336937634                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    336937634                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    336937634                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    336937634                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    336937634                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    336937634                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       173786                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       173786                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        29828                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        29828                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       203614                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       203614                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       203614                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       203614                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008275                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.007062                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.007062                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.007062                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007062                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 234309.898470                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 234309.898470                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 234309.898470                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 234309.898470                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 234309.898470                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 234309.898470                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu5.dcache.writebacks::total               40                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1025                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1025                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1025                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1025                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1025                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1025                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          413                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          413                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          413                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     74465771                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     74465771                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     74465771                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     74465771                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     74465771                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     74465771                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002028                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002028                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002028                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002028                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 180304.530266                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 180304.530266                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 180304.530266                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 180304.530266                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 180304.530266                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 180304.530266                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.889828                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735279083                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516039.346392                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.889828                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.035080                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.764247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118242                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118242                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118242                       # number of overall hits
system.cpu6.icache.overall_hits::total         118242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     71672782                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     71672782                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118282                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118282                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118282                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118282                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       958577                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs 319525.666667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   345                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106626876                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              177415.767055                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   126.694504                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   129.305496                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.494900                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.505100                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        92678                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          92678                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68134                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68134                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          167                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160812                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160812                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160812                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160812                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          896                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           896                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          896                       # number of overall misses
system.cpu6.dcache.overall_misses::total          896                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    121333994                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    121333994                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    121876211                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    121876211                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    121876211                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    121876211                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136483.682790                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136483.682790                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136022.556920                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136022.556920                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136022.556920                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136022.556920                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu6.dcache.writebacks::total               88                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          551                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          345                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     46047414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     46047414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     46180710                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     46180710                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     46180710                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46180710                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134249.020408                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134249.020408                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 133857.130435                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 133857.130435                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 133857.130435                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 133857.130435                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.694315                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735393489                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1464927.268924                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.694315                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020343                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803997                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       102502                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         102502                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       102502                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          102502                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       102502                       # number of overall hits
system.cpu7.icache.overall_hits::total         102502                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           20                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           20                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           20                       # number of overall misses
system.cpu7.icache.overall_misses::total           20                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6640911                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6640911                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6640911                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6640911                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6640911                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6640911                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       102522                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       102522                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       102522                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       102522                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       102522                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       102522                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 332045.550000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 332045.550000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 332045.550000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4846676                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4846676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4846676                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 372821.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   914                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               122579773                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              104769.036752                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   187.519725                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    68.480275                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.732499                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.267501                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        77347                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          77347                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        62389                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         62389                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          125                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          124                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       139736                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          139736                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       139736                       # number of overall hits
system.cpu7.dcache.overall_hits::total         139736                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          364                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2522                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2522                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2522                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2522                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    686524172                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    686524172                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    149000801                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    149000801                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    835524973                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    835524973                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    835524973                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    835524973                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        79505                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        79505                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        62753                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        62753                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       142258                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       142258                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       142258                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       142258                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027143                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027143                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005801                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005801                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017728                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017728                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017728                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017728                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 318129.829472                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 318129.829472                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 409342.859890                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 409342.859890                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 331294.596749                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 331294.596749                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 331294.596749                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 331294.596749                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu7.dcache.writebacks::total              462                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1287                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1287                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          321                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1608                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          871                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           43                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          914                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    252482141                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    252482141                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     16838072                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     16838072                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    269320213                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    269320213                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    269320213                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    269320213                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000685                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006425                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006425                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006425                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006425                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 289876.166475                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 289876.166475                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 391583.069767                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 391583.069767                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 294661.064551                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 294661.064551                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 294661.064551                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 294661.064551                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
