	component aula2910_qsys is
		port (
			clk_clk          : in  std_logic                    := 'X';             -- clk
			reset_reset_n    : in  std_logic                    := 'X';             -- reset_n
			sw_avsb_export   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			key_avsb_export  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			ledr_avsb_export : out std_logic_vector(7 downto 0);                    -- export
			hex0_avsb_export : out std_logic_vector(6 downto 0)                     -- export
		);
	end component aula2910_qsys;

