#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 24 16:19:33 2021
# Process ID: 4340
# Current directory: D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1
# Command line: vivado.exe -log lab2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2.tcl
# Log file: D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/lab2.vds
# Journal file: D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab2.tcl -notrace
Command: synth_design -top lab2 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 864.281 ; gain = 177.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/lab2.vhd:27]
INFO: [Synth 8-3491] module 'lab2_datapath' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:37' bound to instance 'datapath' of component 'lab2_datapath' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/lab2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'lab2_datapath' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:63]
INFO: [Synth 8-3491] module 'video' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:26' bound to instance 'video_inst' of component 'video' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:164]
INFO: [Synth 8-638] synthesizing module 'video' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-4340-QuitStealingMyPaper/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'mmcm_adv_inst_display_clocks' of component 'clk_wiz_0' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:86]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-4340-QuitStealingMyPaper/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'vga' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:23' bound to instance 'Inst_vga' of component 'vga' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:97]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:42]
INFO: [Synth 8-3491] module 'scopeFace' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:23' bound to instance 'scope' of component 'scopeFace' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:81]
INFO: [Synth 8-638] synthesizing module 'scopeFace' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:38]
WARNING: [Synth 8-3848] Net red in module/entity scopeFace does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'scopeFace' (1#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:38]
	Parameter countLimit bound to: 799 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:24' bound to instance 'Column_Counter' of component 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 799 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rollSynch_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 524 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:24' bound to instance 'Row_Counter' of component 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 524 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rollSynch_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (2#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:42]
INFO: [Synth 8-638] synthesizing module 'dvid' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:31]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_red' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'TDMS_encoder' (4#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:22]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_green' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:57]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_blue' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:58]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_red' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:60]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_green' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:63]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_blue' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:66]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_clock' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'dvid' (5#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:31]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:138]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:140]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:142]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:144]
INFO: [Synth 8-256] done synthesizing module 'video' (6#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:42]
INFO: [Synth 8-3491] module 'Audio_Codec_Wrapper' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:31' bound to instance 'audio_codec' of component 'Audio_Codec_Wrapper' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Audio_Codec_Wrapper' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:48]
INFO: [Synth 8-3491] module 'audio_init' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:24' bound to instance 'initialize_audio' of component 'audio_init' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:132]
INFO: [Synth 8-6157] synthesizing module 'audio_init' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:24]
	Parameter stRegAddr1 bound to: 4'b0000 
	Parameter stRegAddr2 bound to: 4'b0001 
	Parameter stData1 bound to: 4'b0010 
	Parameter stData2 bound to: 4'b0011 
	Parameter stError bound to: 4'b0100 
	Parameter stDone bound to: 4'b0101 
	Parameter stIdle bound to: 4'b0110 
	Parameter stDelay bound to: 4'b0111 
	Parameter stPLLsecond bound to: 4'b1111 
	Parameter INIT_VECTORS bound to: 35 - type: integer 
	Parameter IRD bound to: 1'b1 
	Parameter IWR bound to: 1'b0 
	Parameter delay bound to: 24000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:51]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:119]
	Parameter CLOCKFREQ bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:133]
INFO: [Synth 8-226] default block is never used [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:330]
INFO: [Synth 8-226] default block is never used [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:363]
INFO: [Synth 8-226] default block is never used [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:381]
INFO: [Synth 8-226] default block is never used [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:399]
INFO: [Synth 8-226] default block is never used [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:417]
WARNING: [Synth 8-6014] Unused sequential element timeOutCnt_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:313]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (7#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/TWICtl.vhd:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:151]
WARNING: [Synth 8-6014] Unused sequential element regData1_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:135]
WARNING: [Synth 8-6014] Unused sequential element initFbWe_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:150]
INFO: [Synth 8-6155] done synthesizing module 'audio_init' (8#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/audio_init.v:24]
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-4340-QuitStealingMyPaper/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'audiocodec_master_clock' of component 'clk_wiz_1' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:139]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-4340-QuitStealingMyPaper/realtime/clk_wiz_1_stub.vhdl:15]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_ctl' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Code/i2s_ctl.vhd:36' bound to instance 'audio_inout' of component 'i2s_ctl' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:146]
INFO: [Synth 8-638] synthesizing module 'i2s_ctl' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/i2s_ctl.vhd:63]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_ctl' (9#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/i2s_ctl.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Codec_Wrapper' (10#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/Audio_Codec_Wrapper.vhd:48]
WARNING: [Synth 8-3848] Net sw in module/entity lab2_datapath does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:50]
WARNING: [Synth 8-3848] Net Lbus_out in module/entity lab2_datapath does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:55]
WARNING: [Synth 8-3848] Net Rbus_out in module/entity lab2_datapath does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:55]
WARNING: [Synth 8-3848] Net flagQ in module/entity lab2_datapath does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'lab2_datapath' (11#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_datapath.vhd:63]
INFO: [Synth 8-3491] module 'lab2_fsm' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_fsm.vhd:34' bound to instance 'control' of component 'lab2_fsm' [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/lab2.vhd:63]
INFO: [Synth 8-638] synthesizing module 'lab2_fsm' [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_fsm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab2_fsm' (12#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/new/lab2_fsm.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab2' (13#1) [D:/UNL_Spring_2021/CSCE_436/Lab2/Code/lab2.vhd:27]
WARNING: [Synth 8-3331] design i2s_ctl has unconnected port MM_I
WARNING: [Synth 8-3331] design scopeFace has unconnected port ch1_enb
WARNING: [Synth 8-3331] design scopeFace has unconnected port ch2_enb
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port sw[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port sw[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[15]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[14]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[13]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[12]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[11]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[10]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[9]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[8]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Lbus_out[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[15]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[14]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[13]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[12]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[11]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[10]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[9]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[8]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port Rbus_out[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagQ[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port cw[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port cw[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port cw[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[9]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[8]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWrAddr[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exWen
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exSel
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[15]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[14]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[13]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[12]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[11]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[10]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[9]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[8]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exLbus[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[15]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[14]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[13]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[12]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[11]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[10]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[9]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[8]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[1]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port exRbus[0]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[7]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[6]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[5]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[4]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[3]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[2]
WARNING: [Synth 8-3331] design lab2_datapath has unconnected port flagClear[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 931.879 ; gain = 245.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 931.879 ; gain = 245.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 931.879 ; gain = 245.449
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'datapath/video_inst/mmcm_adv_inst_display_clocks'
Finished Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'datapath/video_inst/mmcm_adv_inst_display_clocks'
Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'datapath/audio_codec/audiocodec_master_clock'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Finished Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'datapath/audio_codec/audiocodec_master_clock'
Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/constrs_1/imports/Code/Lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'SYNC'. [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/constrs_1/imports/Code/Lab2.xdc:22]
Finished Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/constrs_1/imports/Code/Lab2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/constrs_1/imports/Code/Lab2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/constrs_1/imports/Code/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1071.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for datapath/video_inst/mmcm_adv_inst_display_clocks. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datapath/audio_codec/audiocodec_master_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5546] ROM "initWord" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DIV_RATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             0101 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0011 |                             0110
                  stread |                             0010 |                             0010
            stmnackstart |                             0111 |                             1001
                  stmack |                             0110 |                             0111
             stmnackstop |                             0100 |                             1000
                  ststop |                             1111 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	  11 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	  10 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scopeFace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TDMS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module dvid 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 7     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module audio_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
Module i2s_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Audio_Codec_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lab2_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 7     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[0] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[25]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[26]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[27]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[28]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[7]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[6]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[29]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[5]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/trigger_volt_inferred__0 /\datapath/trigger_volt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/trigger_time_inferred__0 /\datapath/trigger_time_reg[0] )
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[4]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[24]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[22]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[2]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[6]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[3]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[6]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[1]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[6]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[4]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[3]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[7]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/initWord_reg[31]' (FDE) to 'datapath/audio_codec/initialize_audio/initWord_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/initialize_audio/initWord_reg[32] )
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_blue_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/latched_blue_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_green_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/latched_green_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/video_inst/inst_dvid/latched_red_reg[1]' (FD) to 'datapath/video_inst/inst_dvid/latched_red_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[1]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[2]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[4]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[5]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[3]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[7]' (FDE) to 'datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\datapath/audio_codec/initialize_audio/twi_controller/currAddr_reg[6] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[0]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[1]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[1]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\datapath/audio_codec/audio_inout/DIV_RATE_reg[2] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[3]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[4]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[4]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[5]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[5]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[6]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[6]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[7]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[8]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[8]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[9]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[9]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[10]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[10]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[11]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[12]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[12]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[13]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[14]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[14]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[15]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[15]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[16]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[16]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[17]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[17]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[18]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[18]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[19]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[20]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[20]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[21]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[21]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[22]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[22]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[23]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[24]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[24]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[25]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[25]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[26]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[26]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[27]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[27]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[28]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[28]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[29]'
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/DIV_RATE_reg[29]' (FD) to 'datapath/audio_codec/audio_inout/DIV_RATE_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/DIV_RATE_reg[30] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[0]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[1]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[2] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[2]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[3] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[3]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[4] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[4]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[5] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[5]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[6] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[6]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[7] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[7]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[8] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[8]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[9] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[9]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[10] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[10]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[11] )
INFO: [Synth 8-3886] merging instance 'datapath/audio_codec/audio_inout/Data_Out_int_reg[11]' (FDE) to 'datapath/audio_codec/audio_inout/Data_Out_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/audio_codec/audio_inout/Data_Out_int_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/clk_out1' to pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/clk_out2' to pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/clk_out3' to pin 'datapath/video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out3/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'datapath/audio_codec/audiocodec_master_clock/clk_out1' to pin 'datapath/audio_codec/audiocodec_master_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'datapath/audio_codec/audiocodec_master_clock/clk_out2' to pin 'datapath/audio_codec/audiocodec_master_clock/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.324 ; gain = 384.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1099.426 ; gain = 412.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1100.457 ; gain = 414.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance control of module lab2_fsm having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |clk_wiz_1_bbox_1 |     1|
|3     |CARRY4           |    21|
|4     |LUT1             |    44|
|5     |LUT2             |   113|
|6     |LUT3             |    40|
|7     |LUT4             |    82|
|8     |LUT5             |    76|
|9     |LUT6             |   240|
|10    |ODDR2            |     4|
|11    |FDRE             |   335|
|12    |FDSE             |    45|
|13    |IBUF             |     7|
|14    |IOBUF            |     2|
|15    |OBUF             |     4|
|16    |OBUFDS           |     4|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------------+------------------------+------+
|      |Instance                   |Module                  |Cells |
+------+---------------------------+------------------------+------+
|1     |top                        |                        |  1022|
|2     |  datapath                 |lab2_datapath           |  1009|
|3     |    audio_codec            |Audio_Codec_Wrapper     |   458|
|4     |      audio_inout          |i2s_ctl                 |   147|
|5     |      initialize_audio     |audio_init              |   301|
|6     |        twi_controller     |TWICtl                  |   127|
|7     |    video_inst             |video                   |   443|
|8     |      Inst_vga             |vga                     |   293|
|9     |        Column_Counter     |Counter                 |   150|
|10    |        Row_Counter        |Counter__parameterized1 |   133|
|11    |        scope              |scopeFace               |    10|
|12    |      inst_dvid            |dvid                    |   143|
|13    |        TDMS_encoder_blue  |TDMS_encoder            |    14|
|14    |        TDMS_encoder_green |TDMS_encoder_0          |    29|
|15    |        TDMS_encoder_red   |TDMS_encoder_1          |    15|
+------+---------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1101.266 ; gain = 275.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1101.266 ; gain = 414.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'datapath/video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1116.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1116.930 ; gain = 720.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1116.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNL_Spring_2021/CSCE_436/Lab2/Lab_2/Lab_2.runs/synth_1/lab2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_utilization_synth.rpt -pb lab2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 24 16:20:29 2021...
