Analysis & Synthesis report for M2FS-Data-Formatter
Wed Oct 17 11:57:37 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Protected by Synthesis
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component
 15. Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated
 16. Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in
 17. Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe
 18. Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe
 19. Parameter Settings for User Entity Instance: lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component
 20. Parameter Settings for User Entity Instance: lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component
 21. Parameter Settings for User Entity Instance: lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component
 22. Parameter Settings for User Entity Instance: altpll0:inst99|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component
 24. Parameter Settings for User Entity Instance: lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component
 25. Parameter Settings for User Entity Instance: lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component
 26. Parameter Settings for User Entity Instance: lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component
 27. Parameter Settings for User Entity Instance: lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component
 28. Parameter Settings for User Entity Instance: lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component
 29. Parameter Settings for User Entity Instance: lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component
 30. Parameter Settings for User Entity Instance: lpm_counter4:inst151|lpm_counter:LPM_COUNTER_component
 31. Parameter Settings for User Entity Instance: lpm_counter2:inst118|lpm_counter:LPM_COUNTER_component
 32. Parameter Settings for User Entity Instance: altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component
 33. altpll Parameter Settings by Entity Instance
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 17 11:57:37 2012    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; M2FS-Data-Formatter                      ;
; Top-level Entity Name              ; M2FS-Data-Formatter                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 44                                       ;
;     Total combinational functions  ; 10                                       ;
;     Dedicated logic registers      ; 37                                       ;
; Total registers                    ; 37                                       ;
; Total pins                         ; 82                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP3C40F324C8        ;                     ;
; Top-level entity name                                                      ; M2FS-Data-Formatter ; M2FS-Data-Formatter ;
; Family name                                                                ; Cyclone III         ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; M2FS-Data-Formatter.bdf          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf       ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd                   ;
; lpm_counter0.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd              ;
; lpm_counter1.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd              ;
; lpm_counter2.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter2.vhd              ;
; lpm_counter3.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd              ;
; lpm_counter4.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd              ;
; lpm_counter5.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd              ;
; lpm_counter6.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd              ;
; lpm_counter7.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd              ;
; lpm_counter8.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd              ;
; lpm_counter9.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd              ;
; lpm_counter10.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd             ;
; altlvds_rx0.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd               ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_constant.inc            ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_decode.inc              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_add_sub.inc             ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/cmpconst.inc                ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_compare.inc             ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/dffeea.inc                  ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc     ;
; aglobal111.inc                   ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/aglobal111.inc              ;
; db/cntr_l2k.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_l2k.tdf               ;
; db/cmpr_lfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_lfc.tdf               ;
; db/cntr_oqk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_oqk.tdf               ;
; db/cmpr_1hc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_1hc.tdf               ;
; db/cntr_qlk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_qlk.tdf               ;
; db/cmpr_hfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_hfc.tdf               ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/altpll.tdf                  ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratix_pll.inc             ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratixii_pll.inc           ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/cycloneii_pll.inc           ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v           ;
; db/cntr_9kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_9kk.tdf               ;
; db/cmpr_gfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_gfc.tdf               ;
; 74137.bdf                        ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf                 ;
; db/cntr_7kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_7kk.tdf               ;
; db/cntr_slk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_slk.tdf               ;
; db/cmpr_jfc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_jfc.tdf               ;
; db/cntr_6kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_6kk.tdf               ;
; db/cmpr_ffc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_ffc.tdf               ;
; db/cntr_8kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_8kk.tdf               ;
; db/cntr_5kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_5kk.tdf               ;
; db/cntr_3kk.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_3kk.tdf               ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_efc.tdf               ;
; 74374b.bdf                       ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf                ;
; altlvds_rx.tdf                   ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf              ;
; stratix_lvds_receiver.inc        ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratix_lvds_receiver.inc   ;
; stratixgx_lvds_receiver.inc      ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc ;
; stratixgx_pll.inc                ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratixgx_pll.inc           ;
; stratixii_lvds_receiver.inc      ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/stratixii_clkctrl.inc       ;
; altddio_in.inc                   ; yes             ; Megafunction                       ; c:/programdata/altera/quartus/libraries/megafunctions/altddio_in.inc              ;
; db/altlvds_rx0_lvds_rx.v         ; yes             ; Auto-Generated Megafunction        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 44                                                                                              ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 10                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 2                                                                                               ;
;     -- 3 input functions                    ; 3                                                                                               ;
;     -- <=2 input functions                  ; 5                                                                                               ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 7                                                                                               ;
;     -- arithmetic mode                      ; 3                                                                                               ;
;                                             ;                                                                                                 ;
; Total registers                             ; 37                                                                                              ;
;     -- Dedicated logic registers            ; 37                                                                                              ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 82                                                                                              ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock ;
; Maximum fan-out                             ; 33                                                                                              ;
; Total fan-out                               ; 236                                                                                             ;
; Average fan-out                             ; 1.10                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |M2FS-Data-Formatter                           ; 10 (1)            ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 82   ; 0            ; |M2FS-Data-Formatter                                                                                                                       ;              ;
;    |74137:inst115|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|74137:inst115                                                                                                         ;              ;
;    |74374b:inst24|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|74374b:inst24                                                                                                         ;              ;
;    |74374b:inst25|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|74374b:inst25                                                                                                         ;              ;
;    |altlvds_rx0:inst1|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altlvds_rx0:inst1                                                                                                     ;              ;
;       |altlvds_rx:ALTLVDS_RX_component|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component                                                                     ;              ;
;          |altlvds_rx0_lvds_rx:auto_generated|  ; 0 (0)             ; 32 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated                                  ;              ;
;             |altlvds_rx0_dffpipe:h_dffpipe|    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe    ;              ;
;             |altlvds_rx0_lvds_ddio_in:ddio_in| ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in ;              ;
;    |altpll0:inst99|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altpll0:inst99                                                                                                        ;              ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altpll0:inst99|altpll:altpll_component                                                                                ;              ;
;          |altpll0_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|altpll0:inst99|altpll:altpll_component|altpll0_altpll:auto_generated                                                  ;              ;
;    |lpm_counter4:inst121|                      ; 7 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|lpm_counter4:inst121                                                                                                  ;              ;
;       |lpm_counter:LPM_COUNTER_component|      ; 7 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component                                                                ;              ;
;          |cntr_7kk:auto_generated|             ; 7 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated                                        ;              ;
;             |cmpr_gfc:cmpr1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M2FS-Data-Formatter|lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|cmpr_gfc:cmpr1                         ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------------------------+
; Altera ; ALTLVDS_RX   ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|altlvds_rx0:inst1     ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd   ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|altpll0:inst99        ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd       ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter0:inst116  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter10:inst146 ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter1:inst117  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter2:inst118  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter2.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter3:inst120  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter4:inst121  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter4:inst151  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter5:inst122  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter6:inst123  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter7:inst139  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter8:inst144  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd  ;
; Altera ; LPM_COUNTER  ; 12.0    ; N/A          ; N/A          ; |M2FS-Data-Formatter|lpm_counter9:inst145  ; C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[2]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[3]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[4]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[5]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[6]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[7]      ; yes                                                              ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; no                                                               ; yes                                        ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; 74137:inst115|2                                    ; cam_fldx            ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; lpm_counter4:inst151|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0..2]                                     ; Stuck at GND due to stuck port clock   ;
; lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component|cntr_3kk:auto_generated|counter_reg_bit[0]                                       ; Stuck at GND due to stuck port clock   ;
; lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component|cntr_5kk:auto_generated|counter_reg_bit[0,1]                                      ; Stuck at GND due to stuck port clock   ;
; lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component|cntr_8kk:auto_generated|counter_reg_bit[0..2]                                     ; Stuck at GND due to stuck port clock   ;
; lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component|cntr_6kk:auto_generated|counter_reg_bit[0,1]                                      ; Stuck at GND due to stuck port clock   ;
; lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component|cntr_slk:auto_generated|counter_reg_bit[0..5]                                     ; Stuck at GND due to stuck port clock   ;
; lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component|cntr_9kk:auto_generated|counter_reg_bit[0..2]                                     ; Stuck at GND due to stuck port clock   ;
; 22                                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; 21                                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; 23                                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[0..7]                                     ; Lost fanout                            ;
; lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|counter_reg_bit[0..3]                                     ; Stuck at GND due to stuck port data_in ;
; lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component|cntr_oqk:auto_generated|counter_reg_bit[0..12]                                    ; Stuck at GND due to stuck port data_in ;
; lpm_counter2:inst118|lpm_counter:LPM_COUNTER_component|cntr_3kk:auto_generated|counter_reg_bit[0]                                        ; Stuck at GND due to stuck port data_in ;
; 74374b:inst21|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[39]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[0..3]                                  ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[4]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[4]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[4] ; Lost fanout                            ;
; 74374b:inst20|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[47]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[0..3]                                 ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[5]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[5]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[5] ; Lost fanout                            ;
; 74374b:inst19|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[55]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[0..3]                                 ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[6]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[6]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[6] ; Lost fanout                            ;
; 74374b:inst52|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[63]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[0..3]                                 ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[7]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[7]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[7] ; Lost fanout                            ;
; 74374b:inst22|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[31]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[0..3]                                  ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[3]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[3]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[3] ; Lost fanout                            ;
; 74374b:inst23|20                                                                                                                         ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[23]                                          ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[0..3]                                  ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[2]            ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[2]   ; Lost fanout                            ;
; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[2] ; Lost fanout                            ;
; Total Number of Removed Registers = 103                                                                                                  ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal      ; Registers Removed due to This Register                                                                                                    ;
+----------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_counter4:inst151|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2]  ; Stuck at GND            ; 22, 21, 23,                                                                                                                               ;
;                                                                                                    ; due to stuck port clock ; lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[7],                                        ;
;                                                                                                    ;                         ; lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|counter_reg_bit[3],                                        ;
;                                                                                                    ;                         ; lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|counter_reg_bit[2],                                        ;
;                                                                                                    ;                         ; lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|counter_reg_bit[1],                                        ;
;                                                                                                    ;                         ; lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|counter_reg_bit[0],                                        ;
;                                                                                                    ;                         ; 74374b:inst21|20,                                                                                                                         ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[39],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[3],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[2],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[1],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[0],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[4],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[4],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[4], ;
;                                                                                                    ;                         ; 74374b:inst20|20,                                                                                                                         ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[47],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[3],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[2],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[1],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[0],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[5],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[5],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[5], ;
;                                                                                                    ;                         ; 74374b:inst19|20,                                                                                                                         ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[55],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[3],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[2],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[1],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[0],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[6],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[6],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[6], ;
;                                                                                                    ;                         ; 74374b:inst52|20,                                                                                                                         ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[63],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[3],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[2],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[1],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[0],                                    ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[7],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[7],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[7], ;
;                                                                                                    ;                         ; 74374b:inst23|20,                                                                                                                         ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[23],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[3],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[2],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[1],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[0],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[2],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[2],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[2]  ;
; 74374b:inst22|20                                                                                   ; Lost Fanouts            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[31],                                          ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[3],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[2],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[1],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[0],                                     ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[3],            ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[3],   ;
;                                                                                                    ;                         ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[3]  ;
; lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component|cntr_3kk:auto_generated|counter_reg_bit[0] ; Stuck at GND            ; lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[6]                                         ;
;                                                                                                    ; due to stuck port clock ;                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+------------------------------+
; Assignment                 ; Value ; From ; To                           ;
+----------------------------+-------+------+------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                            ;
+----------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
; AUTO_MERGE_PLLS                 ; OFF   ; -    ; lvds_rx_pll                                                ;
+---------------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                ; Value       ; From ; To                                                                                          ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; PLL_COMPENSATE            ; ON          ; -    ; ddio_h_reg*                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED   ; NEVER_ALLOW ; -    ; -                                                                                           ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[0]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[0]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[0]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[0]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[0]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[0]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[1]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[1]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[1]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[2]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[2]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[2]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[3]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[3]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[3]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[4]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[4]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[4]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[5]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[5]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[5]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[6]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[6]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[6]                                                                               ;
; LVDS_RX_REGISTER          ; LOW         ; -    ; ddio_l_reg[7]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_l_reg[7]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_l_reg[7]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[1]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[1]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[1]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[2]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[2]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[2]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[3]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[3]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[3]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[4]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[4]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[4]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[5]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[5]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[5]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[6]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[6]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[6]                                                                               ;
; LVDS_RX_REGISTER          ; HIGH        ; -    ; ddio_h_reg[7]                                                                               ;
; PRESERVE_REGISTER         ; ON          ; -    ; ddio_h_reg[7]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; ON          ; -    ; ddio_h_reg[7]                                                                               ;
+---------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:l_dffpipe ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 120         ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_l2k    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 13          ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 4096        ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_oqk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 4           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 14          ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_qlk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst99|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NO_COMPENSATION           ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 6250                      ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 3           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 5           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_9kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 3           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 3           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_7kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 6           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 50          ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_slk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 2           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 3           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_6kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 3           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 4           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_8kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 2           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 2           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_5kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 1           ; Signed Integer                                                ;
; LPM_DIRECTION          ; UP          ; Untyped                                                       ;
; LPM_MODULUS            ; 1           ; Signed Integer                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                       ;
; CBXI_PARAMETER         ; cntr_3kk    ; Untyped                                                       ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter4:inst151|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 3           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 3           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_7kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter2:inst118|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 1           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 1           ; Signed Integer                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_3kk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+---------------------+-----------------------------------+
; Parameter Name                       ; Value               ; Type                              ;
+--------------------------------------+---------------------+-----------------------------------+
; AUTO_CARRY_CHAINS                    ; ON                  ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                 ; OFF                 ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                  ; ON                  ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS               ; OFF                 ; IGNORE_CASCADE                    ;
; NUMBER_OF_CHANNELS                   ; 8                   ; Signed Integer                    ;
; DESERIALIZATION_FACTOR               ; 8                   ; Signed Integer                    ;
; REGISTERED_OUTPUT                    ; ON                  ; Untyped                           ;
; INCLOCK_PERIOD                       ; 12500               ; Signed Integer                    ;
; INCLOCK_BOOST                        ; 0                   ; Signed Integer                    ;
; CDS_MODE                             ; UNUSED              ; Untyped                           ;
; INTENDED_DEVICE_FAMILY               ; Cyclone III         ; Untyped                           ;
; DEVICE_FAMILY                        ; Cyclone III         ; Untyped                           ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED         ; Untyped                           ;
; INPUT_DATA_RATE                      ; 80                  ; Signed Integer                    ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED        ; Untyped                           ;
; INCLOCK_PHASE_SHIFT                  ; 0                   ; Signed Integer                    ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON                  ; Untyped                           ;
; COMMON_RX_TX_PLL                     ; OFF                 ; Untyped                           ;
; ENABLE_DPA_MODE                      ; OFF                 ; Untyped                           ;
; ENABLE_DPA_FIFO                      ; ON                  ; Untyped                           ;
; USE_DPLL_RAWPERROR                   ; OFF                 ; Untyped                           ;
; USE_CORECLOCK_INPUT                  ; OFF                 ; Untyped                           ;
; DPLL_LOCK_COUNT                      ; 0                   ; Signed Integer                    ;
; DPLL_LOCK_WINDOW                     ; 0                   ; Signed Integer                    ;
; OUTCLOCK_RESOURCE                    ; AUTO                ; Untyped                           ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE         ; Untyped                           ;
; DATA_ALIGN_ROLLOVER                  ; 4                   ; Signed Integer                    ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF                 ; Untyped                           ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON                  ; Untyped                           ;
; USE_EXTERNAL_PLL                     ; OFF                 ; Untyped                           ;
; IMPLEMENT_IN_LES                     ; ON                  ; Untyped                           ;
; BUFFER_IMPLEMENTATION                ; RAM                 ; Untyped                           ;
; DPA_INITIAL_PHASE_VALUE              ; 0                   ; Signed Integer                    ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF                 ; Untyped                           ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF                 ; Untyped                           ;
; ENABLE_SOFT_CDR_MODE                 ; OFF                 ; Untyped                           ;
; PLL_OPERATION_MODE                   ; NORMAL              ; Untyped                           ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF                 ; Untyped                           ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                   ; Signed Integer                    ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                   ; Signed Integer                    ;
; USE_NO_PHASE_SHIFT                   ; ON                  ; Untyped                           ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED         ; Untyped                           ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; ON                  ; Untyped                           ;
; X_ON_BITSLIP                         ; ON                  ; Untyped                           ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF                 ; Untyped                           ;
; CBXI_PARAMETER                       ; altlvds_rx0_lvds_rx ; Untyped                           ;
+--------------------------------------+---------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; altpll0:inst99|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                        ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 6250                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed Oct 17 11:57:29 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file m2fs-data-formatter.bdf
    Info (12023): Found entity 1: M2FS-Data-Formatter
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info (12022): Found design unit 1: lpm_counter1-SYN
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info (12022): Found design unit 1: lpm_counter2-SYN
    Info (12023): Found entity 1: lpm_counter2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter3.vhd
    Info (12022): Found design unit 1: lpm_counter3-SYN
    Info (12023): Found entity 1: lpm_counter3
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter4.vhd
    Info (12022): Found design unit 1: lpm_counter4-SYN
    Info (12023): Found entity 1: lpm_counter4
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter5.vhd
    Info (12022): Found design unit 1: lpm_counter5-SYN
    Info (12023): Found entity 1: lpm_counter5
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter6.vhd
    Info (12022): Found design unit 1: lpm_counter6-SYN
    Info (12023): Found entity 1: lpm_counter6
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter7.vhd
    Info (12022): Found design unit 1: lpm_counter7-SYN
    Info (12023): Found entity 1: lpm_counter7
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter8.vhd
    Info (12022): Found design unit 1: lpm_counter8-SYN
    Info (12023): Found entity 1: lpm_counter8
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter9.vhd
    Info (12022): Found design unit 1: lpm_counter9-SYN
    Info (12023): Found entity 1: lpm_counter9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter10.vhd
    Info (12022): Found design unit 1: lpm_counter10-SYN
    Info (12023): Found entity 1: lpm_counter10
Info (12021): Found 2 design units, including 1 entities, in source file altlvds_rx0.vhd
    Info (12022): Found design unit 1: altlvds_rx0-SYN
    Info (12023): Found entity 1: altlvds_rx0
Info (12127): Elaborating entity "M2FS-Data-Formatter" for the top level hierarchy
Info (12128): Elaborating entity "lpm_counter3" for hierarchy "lpm_counter3:inst120"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "120"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l2k.tdf
    Info (12023): Found entity 1: cntr_l2k
Info (12128): Elaborating entity "cntr_l2k" for hierarchy "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info (12023): Found entity 1: cmpr_lfc
Info (12128): Elaborating entity "cmpr_lfc" for hierarchy "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|cmpr_lfc:cmpr1"
Info (12128): Elaborating entity "lpm_counter1" for hierarchy "lpm_counter1:inst117"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "4096"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oqk.tdf
    Info (12023): Found entity 1: cntr_oqk
Info (12128): Elaborating entity "cntr_oqk" for hierarchy "lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component|cntr_oqk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1hc.tdf
    Info (12023): Found entity 1: cmpr_1hc
Info (12128): Elaborating entity "cmpr_1hc" for hierarchy "lpm_counter1:inst117|lpm_counter:LPM_COUNTER_component|cntr_oqk:auto_generated|cmpr_1hc:cmpr1"
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst116"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "14"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qlk.tdf
    Info (12023): Found entity 1: cntr_qlk
Info (12128): Elaborating entity "cntr_qlk" for hierarchy "lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12128): Elaborating entity "cmpr_hfc" for hierarchy "lpm_counter0:inst116|lpm_counter:LPM_COUNTER_component|cntr_qlk:auto_generated|cmpr_hfc:cmpr1"
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst99"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst99|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst99|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst99|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "6250"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst99|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "lpm_counter6" for hierarchy "lpm_counter6:inst123"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "5"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9kk.tdf
    Info (12023): Found entity 1: cntr_9kk
Info (12128): Elaborating entity "cntr_9kk" for hierarchy "lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component|cntr_9kk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info (12023): Found entity 1: cmpr_gfc
Info (12128): Elaborating entity "cmpr_gfc" for hierarchy "lpm_counter6:inst123|lpm_counter:LPM_COUNTER_component|cntr_9kk:auto_generated|cmpr_gfc:cmpr1"
Info (12128): Elaborating entity "74137" for hierarchy "74137:inst147"
Info (12130): Elaborated megafunction instantiation "74137:inst147"
Info (12128): Elaborating entity "lpm_counter4" for hierarchy "lpm_counter4:inst121"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "3"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7kk.tdf
    Info (12023): Found entity 1: cntr_7kk
Info (12128): Elaborating entity "cntr_7kk" for hierarchy "lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated"
Info (12128): Elaborating entity "lpm_counter5" for hierarchy "lpm_counter5:inst122"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "50"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_slk.tdf
    Info (12023): Found entity 1: cntr_slk
Info (12128): Elaborating entity "cntr_slk" for hierarchy "lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component|cntr_slk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf
    Info (12023): Found entity 1: cmpr_jfc
Info (12128): Elaborating entity "cmpr_jfc" for hierarchy "lpm_counter5:inst122|lpm_counter:LPM_COUNTER_component|cntr_slk:auto_generated|cmpr_jfc:cmpr1"
Info (12128): Elaborating entity "lpm_counter8" for hierarchy "lpm_counter8:inst144"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "3"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6kk.tdf
    Info (12023): Found entity 1: cntr_6kk
Info (12128): Elaborating entity "cntr_6kk" for hierarchy "lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component|cntr_6kk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12128): Elaborating entity "cmpr_ffc" for hierarchy "lpm_counter8:inst144|lpm_counter:LPM_COUNTER_component|cntr_6kk:auto_generated|cmpr_ffc:cmpr1"
Info (12128): Elaborating entity "lpm_counter7" for hierarchy "lpm_counter7:inst139"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "4"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8kk.tdf
    Info (12023): Found entity 1: cntr_8kk
Info (12128): Elaborating entity "cntr_8kk" for hierarchy "lpm_counter7:inst139|lpm_counter:LPM_COUNTER_component|cntr_8kk:auto_generated"
Info (12128): Elaborating entity "lpm_counter9" for hierarchy "lpm_counter9:inst145"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "2"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5kk.tdf
    Info (12023): Found entity 1: cntr_5kk
Info (12128): Elaborating entity "cntr_5kk" for hierarchy "lpm_counter9:inst145|lpm_counter:LPM_COUNTER_component|cntr_5kk:auto_generated"
Info (12128): Elaborating entity "lpm_counter10" for hierarchy "lpm_counter10:inst146"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "1"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kk.tdf
    Info (12023): Found entity 1: cntr_3kk
Info (12128): Elaborating entity "cntr_3kk" for hierarchy "lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component|cntr_3kk:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12128): Elaborating entity "cmpr_efc" for hierarchy "lpm_counter10:inst146|lpm_counter:LPM_COUNTER_component|cntr_3kk:auto_generated|cmpr_efc:cmpr1"
Info (12128): Elaborating entity "lpm_counter2" for hierarchy "lpm_counter2:inst118"
Info (12128): Elaborating entity "74374b" for hierarchy "74374b:inst21"
Info (12130): Elaborated megafunction instantiation "74374b:inst21"
Info (12128): Elaborating entity "altlvds_rx0" for hierarchy "altlvds_rx0:inst1"
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component"
Info (12130): Elaborated megafunction instantiation "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component"
Info (12133): Instantiated megafunction "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component" with the following parameter:
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "4"
    Info (12134): Parameter "data_rate" = "80.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "8"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "12500"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "80"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altlvds_rx0"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "8"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "UNUSED"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 3 design units, including 3 entities, in source file db/altlvds_rx0_lvds_rx.v
    Info (12023): Found entity 1: altlvds_rx0_lvds_ddio_in
    Info (12023): Found entity 2: altlvds_rx0_dffpipe
    Info (12023): Found entity 3: altlvds_rx0_lvds_rx
Info (12128): Elaborating entity "altlvds_rx0_lvds_rx" for hierarchy "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated"
Info (12128): Elaborating entity "altlvds_rx0_lvds_ddio_in" for hierarchy "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in"
Info (12128): Elaborating entity "altlvds_rx0_dffpipe" for hierarchy "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe"
Warning (14026): LATCH primitive "74137:inst147|19" is permanently enabled
Warning (14026): LATCH primitive "74137:inst147|2" is permanently enabled
Warning (14026): LATCH primitive "74137:inst147|26" is permanently enabled
Warning (14025): LATCH primitive "inst149" is permanently disabled
Warning (14025): LATCH primitive "inst152" is permanently disabled
Warning (14025): LATCH primitive "inst138" is permanently disabled
Warning (14025): LATCH primitive "inst143" is permanently disabled
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "CMOS_OE" is fed by GND
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst21|49" to the node "Q[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst20|49" to the node "Q[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst19|49" to the node "Q[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst52|49" to the node "Q[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst22|49" to the node "Q[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "74374b:inst23|49" to the node "Q[8]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DATA_READY" is stuck at GND
    Warning (13410): Pin "SYS_CLK2" is stuck at GND
    Warning (13410): Pin "SYS_CLK1" is stuck at GND
    Warning (13410): Pin "Q[12]" is stuck at GND
    Warning (13410): Pin "Q[11]" is stuck at GND
    Warning (13410): Pin "Q[10]" is stuck at GND
    Warning (13410): Pin "Q[9]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations. The first 62 are displayed below.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "lpm_counter3:inst120|lpm_counter:LPM_COUNTER_component|cntr_l2k:auto_generated|counter_reg_bit[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst21|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg9a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst20|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg11a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst19|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[55]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg13a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst52|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[63]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg15a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst22|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg7a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "74374b:inst23|20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg5a[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[2]" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|lvds_rx_pll"
    Info (16011): Adding node "altpll0:inst99|altpll:altpll_component|altpll0_altpll:auto_generated|pll1"
Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 44 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 325 megabytes
    Info: Processing ended: Wed Oct 17 11:57:37 2012
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


