Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,880
design__instance__area,9941.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00009250066796084866
power__switching__total,0.00004714064561994746
power__leakage__total,0.0000012429335356500815
power__total,0.00014088425086811185
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25643432547676587
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25645686300480314
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13391210741541293
timing__setup__ws__corner:nom_fast_1p32V_m40C,8.983729570091656
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.133912
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.673298
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26402689115672917
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.264036439075011
timing__hold__ws__corner:nom_slow_1p08V_125C,0.659264994589328
timing__setup__ws__corner:nom_slow_1p08V_125C,5.178568831442494
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.659265
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.176237
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25936811765788675
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2593834387360599
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3231397740851512
timing__setup__ws__corner:nom_typ_1p20V_25C,7.559437734194614
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.323140
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.136496
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25643432547676587
clock__skew__worst_setup,0.25645686300480314
timing__hold__ws,0.13391210741541293
timing__setup__ws,5.178568831442494
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133912
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.176237
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,880
design__instance__area__stdcell,9941.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.343489
design__instance__utilization__stdcell,0.343489
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,47
design__instance__area__class:inverter,281.232
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,710
design__instance__area__class:multi_input_combinational_cell,7085.23
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,82
design__instance__area__class:timing_repair_buffer,992.477
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16946.3
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,31
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,929
route__net__special,2
route__drc_errors__iter:0,544
route__wirelength__iter:0,18900
route__drc_errors__iter:1,266
route__wirelength__iter:1,18792
route__drc_errors__iter:2,318
route__wirelength__iter:2,18823
route__drc_errors__iter:3,65
route__wirelength__iter:3,18605
route__drc_errors__iter:4,23
route__wirelength__iter:4,18601
route__drc_errors__iter:5,13
route__wirelength__iter:5,18594
route__drc_errors__iter:6,12
route__wirelength__iter:6,18598
route__drc_errors__iter:7,8
route__wirelength__iter:7,18601
route__drc_errors__iter:8,0
route__wirelength__iter:8,18588
route__drc_errors,0
route__wirelength,18588
route__vias,5808
route__vias__singlecut,5808
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,212.775
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,22
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,22
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,22
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000700109
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000617616
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000152343
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000617616
design_powergrid__voltage__worst,0.00000617616
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000700109
design_powergrid__drop__worst__net:VPWR,0.00000700109
design_powergrid__voltage__worst__net:VGND,0.00000617616
design_powergrid__drop__worst__net:VGND,0.00000617616
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001700000000000000028950908510794182149084008415229618549346923828125
ir__drop__worst,0.0000069999999999999998949950195947788955663781962357461452484130859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
