
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47  244146.8      1.42     536.7   31875.4                          
    0:00:47  244146.8      1.42     536.7   31875.4                          
    0:00:47  244481.9      1.42     536.7   31875.4                          
    0:00:47  244809.1      1.42     536.7   31875.4                          
    0:00:47  245136.3      1.42     536.7   31875.4                          
    0:00:47  245463.5      1.42     536.7   31875.4                          
    0:00:47  245790.6      1.42     536.7   31875.4                          
    0:00:47  246117.8      1.42     536.7   31875.4                          
    0:00:48  246834.2      1.42     534.5   28323.0                          
    0:01:19  248716.6      0.68     201.5    3108.9                          
    0:01:19  248715.9      0.68     201.5    3108.9                          
    0:01:19  248715.9      0.68     201.5    3108.9                          
    0:01:20  248714.3      0.68     201.3    3108.9                          
    0:01:21  248714.3      0.68     201.3    3108.9                          
    0:01:45  198071.6      0.68     150.9     329.3                          
    0:01:48  197987.0      0.68     148.1     233.7                          
    0:01:53  197988.1      0.65     145.7     223.8                          
    0:01:55  197987.8      0.63     143.9     210.4                          
    0:01:59  197993.1      0.65     142.9     200.9                          
    0:02:00  197996.6      0.62     141.9     194.3                          
    0:02:01  197998.2      0.62     140.1     184.4                          
    0:02:02  198002.7      0.61     138.7     178.5                          
    0:02:03  198015.2      0.59     137.3     171.5                          
    0:02:05  198031.9      0.58     136.1     171.5                          
    0:02:05  198042.3      0.57     135.0     167.3                          
    0:02:06  198047.6      0.57     133.5     155.6                          
    0:02:07  198055.9      0.56     132.1     149.0                          
    0:02:07  198064.9      0.55     130.3     138.9                          
    0:02:08  198079.0      0.54     129.1     135.6                          
    0:02:09  197866.0      0.54     129.1     135.6                          
    0:02:09  197866.0      0.54     129.1     135.6                          
    0:02:10  197872.1      0.54     128.6      95.5                          
    0:02:11  197875.0      0.54     128.6      55.4                          
    0:02:11  197877.1      0.54     128.2      15.4                          
    0:02:12  197877.4      0.54     128.2       0.0                          
    0:02:12  197877.4      0.54     128.2       0.0                          
    0:02:12  197877.4      0.54     128.2       0.0                          
    0:02:12  197877.4      0.54     128.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:12  197877.4      0.54     128.2       0.0                          
    0:02:12  197907.5      0.52     125.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:13  197927.4      0.51     124.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  197958.8      0.51     121.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  197984.3      0.51     119.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198015.2      0.51     117.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198044.4      0.51     114.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198081.2      0.50     111.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198117.3      0.50     108.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198147.4      0.50     107.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198171.1      0.49     106.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198205.1      0.48     105.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198225.6      0.48     104.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198242.3      0.47     104.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198280.7      0.47     101.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198299.3      0.47     100.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198324.0      0.46      99.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198346.1      0.46      98.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198380.4      0.46      95.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198401.2      0.46      94.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198419.8      0.45      94.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198439.2      0.45      93.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198459.7      0.44      92.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198474.3      0.44      92.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198498.2      0.44      91.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198529.1      0.43      90.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198543.7      0.43      90.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198571.4      0.43      88.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  198585.2      0.43      87.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  198590.0      0.43      87.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198599.6      0.43      87.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198608.6      0.42      86.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198629.6      0.42      85.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198645.3      0.42      84.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198661.8      0.42      84.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198683.1      0.42      83.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198699.1      0.42      83.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198711.3      0.42      82.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  198727.3      0.41      82.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198753.9      0.41      80.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198768.8      0.41      80.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198796.4      0.41      78.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198805.2      0.41      78.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198815.3      0.41      77.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198834.2      0.40      77.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  198850.2      0.40      76.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:17  198869.3      0.40      74.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  198880.5      0.40      73.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198907.9      0.40      72.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  198928.1      0.39      71.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  198941.4      0.38      71.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198949.9      0.38      70.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198957.9      0.38      70.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  198968.8      0.38      70.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:18  198991.7      0.38      68.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199012.7      0.38      67.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199030.0      0.37      67.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199047.0      0.37      66.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199060.6      0.37      65.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199073.9      0.37      64.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199085.3      0.37      64.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199095.7      0.36      64.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199110.8      0.36      63.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  199119.4      0.36      63.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199133.7      0.35      63.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199148.6      0.35      62.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199160.6      0.35      62.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199175.2      0.35      61.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199186.4      0.35      61.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199207.4      0.35      60.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199218.3      0.35      60.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199231.3      0.35      59.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199248.9      0.35      58.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199269.1      0.34      58.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199293.0      0.34      57.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199309.5      0.34      56.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199324.2      0.34      55.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199338.3      0.34      55.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199346.2      0.34      54.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199358.0      0.34      54.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199383.5      0.33      53.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199398.4      0.33      52.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199408.5      0.33      52.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199414.3      0.33      51.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199428.7      0.33      51.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199437.2      0.32      50.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199448.7      0.32      50.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199454.8      0.32      49.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199469.9      0.31      49.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199489.4      0.31      49.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:21  199499.5      0.31      48.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199508.8      0.31      48.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199516.5      0.31      48.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199524.2      0.30      48.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199545.7      0.30      47.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:21  199563.3      0.30      47.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199576.3      0.30      46.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:21  199590.7      0.30      46.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199595.0      0.30      46.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199603.7      0.30      45.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199612.0      0.30      45.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199620.0      0.29      45.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199629.0      0.29      44.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199639.1      0.29      44.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199648.4      0.29      44.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199661.2      0.29      43.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199674.5      0.29      43.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199682.2      0.29      42.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:22  199690.7      0.29      42.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199705.9      0.28      41.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199721.8      0.28      41.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199727.2      0.28      41.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199741.0      0.28      40.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199749.2      0.28      40.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199761.2      0.27      39.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199766.3      0.27      39.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199775.6      0.27      39.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199783.8      0.27      39.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199793.1      0.27      39.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199805.6      0.26      38.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199812.5      0.26      38.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:23  199821.6      0.26      38.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199829.3      0.26      37.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199842.6      0.26      37.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199844.5      0.26      37.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199858.8      0.26      37.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199861.5      0.26      36.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199861.8      0.25      36.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199869.7      0.25      36.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199883.3      0.25      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199886.0      0.25      36.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:24  199892.3      0.25      35.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199907.0      0.25      35.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199908.6      0.25      35.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199921.1      0.25      35.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199930.9      0.25      35.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199940.8      0.25      34.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199947.1      0.25      34.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199962.0      0.24      34.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:25  199972.4      0.24      34.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199987.3      0.24      33.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199996.6      0.24      33.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200016.0      0.24      32.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:25  200022.2      0.24      32.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200032.5      0.24      32.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200040.8      0.24      32.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200058.3      0.24      31.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200068.4      0.24      31.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200074.8      0.24      31.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200077.2      0.24      31.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200089.5      0.24      31.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200094.2      0.24      31.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200100.9      0.23      30.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200111.8      0.23      30.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200111.8      0.23      30.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200129.9      0.23      29.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200152.2      0.23      29.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200157.0      0.23      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200163.4      0.23      29.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200171.9      0.23      28.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200179.9      0.23      28.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200181.0      0.23      28.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200187.6      0.23      28.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200191.3      0.22      28.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200202.0      0.22      28.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200212.6      0.22      28.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:27  200222.5      0.22      27.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200228.3      0.22      27.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200231.8      0.22      27.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200237.3      0.22      27.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200247.5      0.22      27.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200251.4      0.22      27.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200263.7      0.22      27.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200278.0      0.22      26.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200291.3      0.22      26.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200291.6      0.22      26.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200299.3      0.22      26.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200302.8      0.21      26.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200310.2      0.21      25.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200310.2      0.21      25.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200313.7      0.21      25.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200317.7      0.21      25.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200318.5      0.21      25.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200322.2      0.21      25.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200328.9      0.21      25.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200334.4      0.21      25.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200336.3      0.21      25.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200337.4      0.21      25.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200337.6      0.21      25.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200344.3      0.21      25.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200351.7      0.20      24.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200356.8      0.20      24.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200360.8      0.20      24.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200362.9      0.20      24.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200371.4      0.20      24.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200374.1      0.20      24.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200378.1      0.20      24.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200380.7      0.20      24.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200393.5      0.20      24.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200394.3      0.20      24.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200396.4      0.20      24.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200402.0      0.20      24.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200408.4      0.20      23.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200420.1      0.20      23.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200428.3      0.20      23.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200428.1      0.19      23.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200439.8      0.19      23.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200442.2      0.19      23.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200442.2      0.19      23.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200443.8      0.19      23.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200449.4      0.19      23.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200456.8      0.19      23.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200459.2      0.19      23.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200460.0      0.19      23.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200472.5      0.19      22.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200481.5      0.19      22.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200483.7      0.19      22.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200490.0      0.19      22.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200499.9      0.19      22.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200508.4      0.19      22.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200513.2      0.19      22.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200517.4      0.19      22.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200517.4      0.19      22.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200523.6      0.19      21.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200526.8      0.19      21.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200530.2      0.18      21.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200542.5      0.18      21.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200546.7      0.18      21.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200559.5      0.18      21.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200564.3      0.18      21.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200570.6      0.18      20.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200577.8      0.18      20.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200592.5      0.18      20.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200595.7      0.18      20.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200600.4      0.18      20.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200603.6      0.18      20.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200606.8      0.18      20.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200616.1      0.18      20.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200620.1      0.18      20.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200627.0      0.18      19.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200629.7      0.17      19.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200629.7      0.17      19.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200639.3      0.17      19.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200644.9      0.17      19.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200647.3      0.17      19.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200648.3      0.17      19.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200649.1      0.17      19.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200656.3      0.17      19.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200662.2      0.17      19.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200664.8      0.17      19.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200673.3      0.17      18.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200681.6      0.16      18.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200686.1      0.16      18.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200690.9      0.16      18.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200699.4      0.16      18.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200707.1      0.16      18.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200711.9      0.16      17.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200718.5      0.16      17.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200719.9      0.16      17.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200726.8      0.16      17.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200736.1      0.15      17.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200741.4      0.15      17.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200749.1      0.15      17.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200756.0      0.15      16.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200762.2      0.15      16.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200769.6      0.15      16.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200776.0      0.15      16.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200780.0      0.15      16.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200782.6      0.15      16.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200787.7      0.15      16.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200793.3      0.15      16.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200799.1      0.15      16.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:36  200806.3      0.14      15.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200811.9      0.14      15.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200816.7      0.14      15.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200821.2      0.14      15.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200826.5      0.14      15.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  200830.8      0.14      15.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200834.0      0.14      15.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200842.5      0.14      15.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200851.0      0.14      15.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200856.1      0.14      15.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200858.7      0.14      15.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200865.9      0.14      15.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200870.7      0.14      14.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200875.0      0.14      14.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200880.8      0.14      14.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200886.4      0.14      14.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200888.5      0.14      14.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200893.3      0.14      14.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200897.3      0.13      14.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200900.8      0.13      14.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200903.4      0.13      14.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200910.1      0.13      14.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200914.6      0.13      14.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200918.6      0.13      13.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200920.2      0.13      13.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200926.0      0.13      13.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200935.9      0.13      13.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200938.3      0.13      13.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200947.0      0.13      13.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200954.0      0.13      13.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200957.1      0.13      13.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200964.6      0.13      13.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200967.0      0.13      13.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200974.7      0.13      13.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200982.9      0.12      13.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200988.0      0.12      12.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200993.1      0.12      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200996.5      0.12      12.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201001.6      0.12      12.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201006.6      0.12      12.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201012.5      0.12      12.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201014.9      0.12      12.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201020.7      0.12      12.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201025.8      0.12      12.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201030.0      0.12      12.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201038.8      0.12      12.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201044.9      0.12      12.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201055.8      0.12      12.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201062.7      0.12      12.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201069.7      0.12      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201074.7      0.12      11.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201076.6      0.12      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201088.3      0.12      11.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201095.5      0.12      11.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201100.0      0.12      11.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201105.3      0.11      11.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201113.8      0.11      11.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201119.1      0.11      11.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201125.8      0.11      11.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201127.9      0.11      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201134.3      0.11      11.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201142.3      0.11      11.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201151.3      0.11      11.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201156.1      0.11      11.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201160.4      0.11      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201169.7      0.11      10.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201178.7      0.11      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201185.9      0.11      10.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201191.0      0.11      10.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201202.9      0.11      10.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201210.9      0.10      10.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201216.8      0.10      10.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201221.0      0.10      10.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201229.0      0.10      10.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201234.3      0.10      10.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201243.1      0.10      10.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201250.0      0.10      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201259.9      0.10       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201270.5      0.10       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201276.6      0.10       9.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201280.9      0.10       9.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201288.0      0.10       9.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201293.9      0.10       9.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201297.6      0.10       9.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201308.0      0.10       9.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201315.7      0.10       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201319.2      0.10       9.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201325.6      0.10       9.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201339.7      0.09       9.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201344.2      0.09       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201349.2      0.09       9.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201353.2      0.09       9.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201357.5      0.09       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201360.9      0.09       9.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201367.8      0.09       8.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201373.7      0.09       8.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201384.9      0.09       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201391.5      0.09       8.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  201396.0      0.09       8.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201399.8      0.09       8.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201407.0      0.09       8.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201410.1      0.09       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201420.0      0.09       8.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  201428.2      0.09       8.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201442.3      0.09       8.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:44  201447.1      0.09       8.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201452.2      0.09       8.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201461.5      0.08       8.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201464.7      0.08       8.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201473.2      0.08       8.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201478.2      0.08       7.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201482.8      0.08       7.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201487.0      0.08       7.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201491.5      0.08       7.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201496.6      0.08       7.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201503.5      0.08       7.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201506.4      0.08       7.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201511.2      0.08       7.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201517.1      0.08       7.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  201519.5      0.08       7.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  201525.1      0.08       7.4      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201527.7      0.08       7.3      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201530.6      0.08       7.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201534.1      0.08       7.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201535.7      0.08       7.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201535.7      0.08       7.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201539.2      0.08       7.1      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201540.7      0.08       7.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201545.8      0.08       7.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201547.4      0.08       7.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201553.3      0.08       7.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201557.8      0.08       6.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201561.2      0.08       6.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201565.5      0.08       6.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201568.4      0.07       6.8      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201574.8      0.07       6.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201576.4      0.07       6.8      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201579.6      0.07       6.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201581.4      0.07       6.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201585.7      0.07       6.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201588.4      0.07       6.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201590.2      0.07       6.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201594.7      0.07       6.7      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201601.7      0.07       6.7      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:46  201606.7      0.07       6.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201607.5      0.07       6.6      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201609.9      0.07       6.5      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201618.2      0.07       6.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201624.8      0.07       6.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201627.7      0.07       6.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201628.3      0.07       6.4      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201631.5      0.07       6.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201637.3      0.07       6.3      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201642.4      0.07       6.3      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201646.6      0.07       6.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201648.5      0.07       6.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201653.5      0.07       6.3      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201656.7      0.07       6.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201658.6      0.07       6.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201659.7      0.07       6.2      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201661.8      0.07       6.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201664.7      0.07       6.2      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201666.3      0.07       6.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201666.3      0.07       6.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201666.3      0.07       6.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201666.3      0.07       6.1      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201667.1      0.07       6.1      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201667.9      0.07       6.1      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201667.4      0.07       6.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201672.7      0.07       6.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:48  201673.7      0.07       6.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201674.5      0.07       6.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201677.7      0.07       6.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201680.9      0.07       6.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201681.7      0.07       6.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201682.5      0.07       6.0      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201684.1      0.07       6.0      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201686.3      0.07       6.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201688.9      0.07       6.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201690.0      0.07       5.9      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201690.5      0.07       5.9      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201692.4      0.07       5.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201693.2      0.07       5.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201693.2      0.07       5.9      24.2                          
    0:02:52  197363.5      0.07       5.9      24.2                          
    0:02:52  197363.5      0.07       5.9      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:52  197363.5      0.07       5.9      24.2                          
    0:02:52  197356.6      0.07       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:52  197366.4      0.07       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:52  197372.3      0.07       5.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  197372.3      0.07       5.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  197373.6      0.07       5.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:53  197375.2      0.06       5.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197376.0      0.06       5.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197376.0      0.06       5.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197386.4      0.06       5.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197389.8      0.06       5.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197394.9      0.06       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:53  197395.7      0.06       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:53  197400.7      0.06       5.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:53  197404.4      0.06       5.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  197408.2      0.06       5.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:53  197414.0      0.06       5.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197420.4      0.06       5.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197422.5      0.06       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197426.3      0.06       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197428.9      0.06       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197432.1      0.06       5.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197434.2      0.06       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197438.2      0.06       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:54  197444.9      0.06       5.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197449.7      0.06       5.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:54  197454.5      0.06       5.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197456.1      0.06       5.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197456.1      0.06       5.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  197465.4      0.06       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  197471.2      0.06       4.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197472.5      0.06       4.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:55  197486.4      0.06       4.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197486.1      0.06       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:55  197488.5      0.06       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:55  197488.5      0.06       4.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197496.8      0.06       4.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  197501.8      0.06       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:55  197502.1      0.06       4.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197509.0      0.06       4.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197521.8      0.06       4.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  197524.7      0.06       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:55  197527.1      0.06       4.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197527.6      0.06       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:56  197532.4      0.06       4.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  197538.0      0.06       4.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197539.3      0.06       4.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197546.0      0.06       4.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:56  197546.0      0.06       4.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197546.0      0.06       4.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197552.6      0.06       4.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197559.8      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:56  197561.1      0.06       4.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197567.0      0.05       4.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  197567.0      0.05       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  197567.8      0.05       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:56  197571.8      0.05       3.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197573.4      0.05       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:57  197577.3      0.05       3.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:57  197579.7      0.05       3.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:57  197584.5      0.05       3.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197595.7      0.05       3.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:57  197598.6      0.05       3.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197609.5      0.05       3.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197617.0      0.05       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197623.6      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  197631.3      0.05       3.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  197633.7      0.05       3.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:57  197633.7      0.05       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  197642.5      0.05       3.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:58  197645.4      0.05       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  197646.0      0.05       3.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:58  197645.7      0.05       3.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  197650.5      0.05       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  197656.6      0.05       3.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  197659.3      0.05       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:58  197672.0      0.05       3.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  197673.9      0.05       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  197674.7      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:58  197675.5      0.05       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:59  197676.8      0.05       2.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:59  197679.0      0.05       2.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:59  197685.3      0.04       2.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  197690.9      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:59  197699.4      0.04       2.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  197700.2      0.04       2.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:59  197706.4      0.04       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:59  197707.2      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:59  197714.1      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  197719.4      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:59  197728.2      0.04       2.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  197730.6      0.04       2.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  197737.2      0.04       2.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  197738.5      0.04       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:00  197748.7      0.04       2.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  197758.5      0.04       2.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  197759.0      0.04       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:00  197759.0      0.04       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:00  197762.2      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:00  197762.2      0.04       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:00  197765.7      0.04       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:00  197772.1      0.04       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:00  197784.3      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:01  197788.0      0.04       2.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  197788.8      0.04       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  197791.2      0.04       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:01  197791.2      0.04       2.0       0.0                          
    0:03:01  197791.2      0.04       2.0       0.0                          
    0:03:08  194418.6      0.04       2.0       0.0                          
    0:03:11  192469.1      0.04       2.0       0.0                          
    0:03:12  192209.7      0.04       2.1       0.0                          
    0:03:14  191973.8      0.04       2.1       0.0                          
    0:03:15  191717.6      0.04       2.1       0.0                          
    0:03:16  191525.1      0.04       2.1       0.0                          
    0:03:16  191332.5      0.04       2.1       0.0                          
    0:03:17  191139.9      0.04       2.1       0.0                          
    0:03:18  190947.8      0.04       2.1       0.0                          
    0:03:18  190755.8      0.04       2.1       0.0                          
    0:03:19  190563.7      0.04       2.1       0.0                          
    0:03:20  190318.5      0.04       2.1       0.0                          
    0:03:21  190148.2      0.04       2.1       0.0                          
    0:03:22  189998.7      0.04       2.1       0.0                          
    0:03:23  189913.1      0.04       2.1       0.0                          
    0:03:24  189811.5      0.04       2.1       0.0                          
    0:03:24  189811.5      0.04       2.1       0.0                          
    0:03:24  189813.9      0.04       2.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  189838.1      0.04       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:25  189846.6      0.04       1.9       0.0                          
    0:03:27  189696.3      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:27  189690.2      0.09       2.1       0.0                          
    0:03:28  189692.8      0.04       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189700.0      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189706.7      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:28  189714.7      0.03       1.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189722.9      0.03       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189723.2      0.03       1.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189723.7      0.03       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189723.7      0.03       1.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189726.4      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189727.2      0.03       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189730.1      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189732.5      0.03       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189739.9      0.03       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189739.9      0.03       1.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189743.6      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189746.3      0.03       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189753.5      0.03       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:29  189756.7      0.03       1.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189762.5      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189763.6      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189770.2      0.03       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189781.7      0.03       1.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189781.7      0.03       1.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189783.8      0.03       1.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189790.5      0.03       1.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189793.1      0.03       1.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189796.6      0.03       1.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189801.1      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189808.0      0.03       1.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189808.0      0.03       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189808.0      0.03       1.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189810.4      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:30  189811.7      0.02       1.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189813.1      0.02       1.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  189813.1      0.02       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189813.1      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:30  189813.1      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:31  189813.9      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:31  189814.9      0.02       1.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189818.1      0.02       1.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189818.9      0.02       1.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189819.5      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:31  189821.6      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189824.8      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:31  189829.0      0.02       0.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189840.2      0.02       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189845.0      0.02       0.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189849.8      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189851.1      0.02       0.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189856.4      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189861.2      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:32  189866.8      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:32  189870.0      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:32  189874.3      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:32  189874.3      0.02       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189877.7      0.02       0.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189883.0      0.02       0.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189885.7      0.02       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189888.1      0.02       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:32  189889.4      0.02       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189889.4      0.02       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189891.3      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:03:32  189896.3      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:03:33  189898.2      0.01       0.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189905.9      0.01       0.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189912.0      0.01       0.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189916.0      0.01       0.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189917.3      0.01       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189917.3      0.01       0.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189917.9      0.01       0.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189922.4      0.01       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:33  189926.7      0.01       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189932.5      0.01       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  189932.5      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:33  189932.5      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189936.5      0.01       0.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  189946.9      0.01       0.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189946.6      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:34  189953.5      0.01       0.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189953.5      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189958.8      0.01       0.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189963.1      0.01       0.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189965.2      0.01       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189965.8      0.01       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189965.8      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189974.3      0.01       0.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  189977.2      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189981.2      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:34  189994.2      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:03:34  189999.0      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  190006.5      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:35  190010.4      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190013.9      0.01       0.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190015.8      0.01       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190018.7      0.01       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190018.4      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190023.5      0.01       0.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190027.2      0.01       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190028.8      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190032.8      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:35  190032.8      0.01       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190033.3      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:35  190038.1      0.01       0.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190038.1      0.00       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190038.1      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190044.5      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190046.4      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190051.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190052.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190057.3      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190058.9      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190060.5      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190060.7      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190060.7      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:36  190060.5      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190065.8      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190069.2      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190076.9      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  190071.4      0.00       0.0       0.0                          
    0:03:37  190007.3      0.00       0.0       0.0                          
    0:03:37  189958.3      0.00       0.0       0.0                          
    0:03:37  189912.6      0.00       0.0       0.0                          
    0:03:38  189853.0      0.00       0.0       0.0                          
    0:03:40  189758.5      0.00       0.0       0.0                          
    0:03:40  189714.9      0.00       0.0       0.0                          
    0:03:40  189656.4      0.00       0.0       0.0                          
    0:03:41  189604.5      0.00       0.0       0.0                          
    0:03:41  189556.9      0.00       0.0       0.0                          
    0:03:41  189493.1      0.00       0.0       0.0                          
    0:03:41  189435.4      0.00       0.0       0.0                          
    0:03:41  189397.6      0.00       0.0       0.0                          
    0:03:42  189332.7      0.00       0.0       0.0                          
    0:03:42  189292.8      0.00       0.0       0.0                          
    0:03:42  189227.3      0.00       0.0       0.0                          
    0:03:42  189097.5      0.00       0.0       0.0                          
    0:03:43  188945.1      0.00       0.0       0.0                          
    0:03:43  188792.7      0.00       0.0       0.0                          
    0:03:44  188639.5      0.00       0.0       0.0                          
    0:03:44  188487.1      0.00       0.0       0.0                          
    0:03:44  188334.6      0.00       0.0       0.0                          
    0:03:45  188181.4      0.00       0.0       0.0                          
    0:03:45  188029.0      0.00       0.0       0.0                          
    0:03:45  187876.6      0.00       0.0       0.0                          
    0:03:46  187746.0      0.00       0.0       0.0                          
    0:03:46  187616.4      0.00       0.0       0.0                          
    0:03:47  187486.6      0.00       0.0       0.0                          
    0:03:47  187357.9      0.00       0.0       0.0                          
    0:03:47  187267.5      0.00       0.0       0.0                          
    0:03:48  187116.6      0.00       0.0       0.0                          
    0:03:48  187054.9      0.00       0.0       0.0                          
    0:03:48  187045.3      0.00       0.0       0.0                          
    0:03:49  186940.3      0.00       0.0       0.0                          
    0:03:49  186914.7      0.00       0.0       0.0                          
    0:03:49  186849.6      0.00       0.0       0.0                          
    0:03:50  186728.3      0.00       0.0       0.0                          
    0:03:51  186697.2      0.00       0.0       0.0                          
    0:03:51  186695.8      0.00       0.0       0.0                          
    0:03:51  186694.2      0.00       0.0       0.0                          
    0:03:51  186691.0      0.00       0.0       0.0                          
    0:03:51  186683.3      0.00       0.0       0.0                          
    0:03:51  186682.5      0.00       0.0       0.0                          
    0:03:51  186673.5      0.00       0.0       0.0                          
    0:03:51  186671.1      0.00       0.0       0.0                          
    0:03:51  186668.7      0.00       0.0       0.0                          
    0:03:52  186665.2      0.00       0.0       0.0                          
    0:03:52  186636.2      0.00       0.0       0.0                          
    0:03:52  186636.0      0.00       0.0       0.0                          
    0:03:53  186624.0      0.00       0.0       0.0                          
    0:03:55  186624.0      0.00       0.0       0.0                          
    0:03:55  186559.1      0.09       1.3       0.0                          
    0:03:55  186554.6      0.09       1.3       0.0                          
    0:03:55  186554.6      0.09       1.3       0.0                          
    0:03:56  186554.6      0.09       1.3       0.0                          
    0:03:56  186554.6      0.09       1.3       0.0                          
    0:03:56  186554.6      0.09       1.3       0.0                          
    0:03:56  186554.6      0.09       1.3       0.0                          
    0:03:56  186582.0      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:56  186587.8      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:56  186588.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:56  186592.3      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186592.3      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:07:42 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83342.322627
Buf/Inv area:                     4383.946003
Noncombinational area:          103250.024421
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186592.347047
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:07:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  48.0888 mW   (93%)
  Net Switching Power  =   3.6393 mW    (7%)
                         ---------
Total Dynamic Power    =  51.7281 mW  (100%)

Cell Leakage Power     =   3.9207 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.6621e+04          484.1034        1.7426e+06        4.8847e+04  (  87.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4688e+03        3.1552e+03        2.1781e+06        6.8022e+03  (  12.22%)
--------------------------------------------------------------------------------------------------
Total          4.8090e+04 uW     3.6393e+03 uW     3.9207e+06 nW     5.5649e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:07:51 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/path/add_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/path/add_out_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/path/add_out_reg[1]/Q (DFF_X1)     0.08       0.08 f
  path/genblk1[3].path/path/add_42/B[1] (mac_b20_g1_17_DW01_add_1)
                                                          0.00       0.08 f
  path/genblk1[3].path/path/add_42/U200/ZN (AND2_X1)      0.04       0.13 f
  path/genblk1[3].path/path/add_42/U350/ZN (AOI21_X1)     0.05       0.18 r
  path/genblk1[3].path/path/add_42/U358/ZN (OAI21_X1)     0.03       0.21 f
  path/genblk1[3].path/path/add_42/U348/ZN (AOI21_X1)     0.04       0.26 r
  path/genblk1[3].path/path/add_42/U357/ZN (OAI21_X1)     0.03       0.29 f
  path/genblk1[3].path/path/add_42/U359/ZN (AOI21_X1)     0.04       0.33 r
  path/genblk1[3].path/path/add_42/U439/ZN (OAI21_X1)     0.03       0.36 f
  path/genblk1[3].path/path/add_42/U278/ZN (AOI21_X1)     0.04       0.40 r
  path/genblk1[3].path/path/add_42/U438/ZN (OAI21_X1)     0.03       0.44 f
  path/genblk1[3].path/path/add_42/U279/ZN (AOI21_X1)     0.04       0.48 r
  path/genblk1[3].path/path/add_42/U432/ZN (OAI21_X1)     0.03       0.51 f
  path/genblk1[3].path/path/add_42/U355/ZN (AOI21_X1)     0.04       0.55 r
  path/genblk1[3].path/path/add_42/U444/ZN (OAI21_X1)     0.03       0.59 f
  path/genblk1[3].path/path/add_42/U352/ZN (AOI21_X1)     0.04       0.63 r
  path/genblk1[3].path/path/add_42/U445/ZN (OAI21_X1)     0.03       0.66 f
  path/genblk1[3].path/path/add_42/U280/ZN (AOI21_X1)     0.04       0.70 r
  path/genblk1[3].path/path/add_42/U443/ZN (OAI21_X1)     0.03       0.73 f
  path/genblk1[3].path/path/add_42/U430/ZN (AOI21_X1)     0.04       0.78 r
  path/genblk1[3].path/path/add_42/U446/ZN (OAI21_X1)     0.04       0.81 f
  path/genblk1[3].path/path/add_42/U189/ZN (NAND2_X1)     0.03       0.85 r
  path/genblk1[3].path/path/add_42/U191/ZN (NAND3_X1)     0.05       0.89 f
  path/genblk1[3].path/path/add_42/U195/ZN (NAND2_X1)     0.04       0.93 r
  path/genblk1[3].path/path/add_42/U197/ZN (NAND3_X1)     0.04       0.97 f
  path/genblk1[3].path/path/add_42/U284/ZN (NAND2_X1)     0.04       1.01 r
  path/genblk1[3].path/path/add_42/U238/ZN (NAND3_X1)     0.04       1.05 f
  path/genblk1[3].path/path/add_42/U289/ZN (NAND2_X1)     0.04       1.09 r
  path/genblk1[3].path/path/add_42/U292/ZN (NAND3_X1)     0.04       1.13 f
  path/genblk1[3].path/path/add_42/U318/ZN (NAND2_X1)     0.04       1.17 r
  path/genblk1[3].path/path/add_42/U320/ZN (NAND3_X1)     0.04       1.21 f
  path/genblk1[3].path/path/add_42/U171/ZN (NAND2_X1)     0.03       1.24 r
  path/genblk1[3].path/path/add_42/U164/ZN (NAND3_X1)     0.04       1.28 f
  path/genblk1[3].path/path/add_42/U250/ZN (NAND2_X1)     0.04       1.31 r
  path/genblk1[3].path/path/add_42/U235/ZN (NAND3_X1)     0.04       1.35 f
  path/genblk1[3].path/path/add_42/U266/ZN (NAND2_X1)     0.04       1.39 r
  path/genblk1[3].path/path/add_42/U269/ZN (NAND3_X1)     0.05       1.43 f
  path/genblk1[3].path/path/add_42/U204/ZN (NAND2_X1)     0.04       1.47 r
  path/genblk1[3].path/path/add_42/U225/ZN (NAND3_X1)     0.03       1.50 f
  path/genblk1[3].path/path/add_42/U272/ZN (NAND2_X1)     0.03       1.54 r
  path/genblk1[3].path/path/add_42/U275/ZN (NAND3_X1)     0.04       1.58 f
  path/genblk1[3].path/path/add_42/U183/ZN (NAND2_X1)     0.03       1.61 r
  path/genblk1[3].path/path/add_42/U185/ZN (NAND3_X1)     0.05       1.66 f
  path/genblk1[3].path/path/add_42/U161/ZN (NAND2_X1)     0.04       1.69 r
  path/genblk1[3].path/path/add_42/U163/ZN (NAND3_X1)     0.04       1.73 f
  path/genblk1[3].path/path/add_42/U231/ZN (NAND2_X1)     0.04       1.78 r
  path/genblk1[3].path/path/add_42/U221/ZN (NAND3_X1)     0.04       1.81 f
  path/genblk1[3].path/path/add_42/U244/ZN (NAND2_X1)     0.03       1.85 r
  path/genblk1[3].path/path/add_42/U247/ZN (NAND3_X1)     0.04       1.89 f
  path/genblk1[3].path/path/add_42/U205/ZN (NAND2_X1)     0.04       1.92 r
  path/genblk1[3].path/path/add_42/U295/ZN (NAND3_X1)     0.04       1.96 f
  path/genblk1[3].path/path/add_42/U331/ZN (NAND2_X1)     0.04       2.00 r
  path/genblk1[3].path/path/add_42/U297/ZN (NAND3_X1)     0.04       2.04 f
  path/genblk1[3].path/path/add_42/U337/ZN (NAND2_X1)     0.04       2.07 r
  path/genblk1[3].path/path/add_42/U339/ZN (NAND3_X1)     0.04       2.11 f
  path/genblk1[3].path/path/add_42/U307/ZN (NAND2_X1)     0.04       2.14 r
  path/genblk1[3].path/path/add_42/U308/ZN (NAND3_X1)     0.04       2.18 f
  path/genblk1[3].path/path/add_42/U313/ZN (NAND2_X1)     0.03       2.21 r
  path/genblk1[3].path/path/add_42/U314/ZN (NAND3_X1)     0.04       2.25 f
  path/genblk1[3].path/path/add_42/U3/CO (FA_X1)          0.09       2.33 f
  path/genblk1[3].path/path/add_42/U396/ZN (XNOR2_X1)     0.06       2.39 f
  path/genblk1[3].path/path/add_42/SUM[39] (mac_b20_g1_17_DW01_add_1)
                                                          0.00       2.39 f
  path/genblk1[3].path/path/out[39] (mac_b20_g1_17)       0.00       2.39 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_17)
                                                          0.00       2.39 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_17)
                                                          0.00       2.39 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/U3/ZN (NAND2_X1)
                                                          0.03       2.43 r
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/U5/ZN (NAND2_X1)
                                                          0.03       2.45 f
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.50 r
  library setup time                                     -0.04       2.46
  data required time                                                 2.46
  --------------------------------------------------------------------------
  data required time                                                 2.46
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
