// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2023 rengaomin@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN20IW5_APP_H_
#define _DT_BINDINGS_RESET_SUN20IW5_APP_H_

#define RST_BUS_DPSSTOP		0
#define RST_BUS_WKUP		1
#define RST_BUS_MCSI		2
#define RST_BUS_HRESETN_MCSI	3
#define RST_BUS_G2D		4
#define RST_BUS_DE		5
#define RST_BUS_GMAC		6
#define RST_BUS_USBPHY		7
#define RST_BUS_USBOHCI		8
#define RST_BUS_USBEHCI		9
#define RST_BUS_USBOTG		10
#define RST_BUS_USB		11
#define RST_BUS_UART3		12
#define RST_BUS_UART2		13
#define RST_BUS_UART1		14
#define RST_BUS_UART0		15
#define RST_BUS_TWI0		16
#define RST_BUS_PWM		17
#define RST_BUS_WEIGAND		18
#define RST_BUS_TRNG		19
#define RST_BUS_TIMER		20
#define RST_BUS_SGDMA		21
#define RST_BUS_DMA		22
#define RST_BUS_SYSCTRL		23
#define RST_BUS_CE		24
#define RST_BUS_HSTIMER		25
#define RST_BUS_SPLOCK		26
#define RST_BUS_DRAM		27
#define RST_BUS_RV_MSGBOX	28
#define RST_BUS_RV_SYS_APB	29
#define RST_BUS_RV		30
#define RST_BUS_A27_CFG		31
#define RST_BUS_A27_MSGBOX	32
#define RST_BUS_A27		33
#define RST_BUS_TWI2		34
#define RST_BUS_TWI1		35
#define RST_BUS_SPI2		36
#define RST_BUS_SMHC1		37
#define RST_BUS_SMHC0		38
#define RST_BUS_SPI1		39
#define RST_BUS_DGBSYS		40
#define RST_BUS_MBUS		41
#define RST_BUS_TCONLCD		42
#define RST_BUS_TCON		43
#define RST_BUS_I2S1		44
#define RST_BUS_I2S0		45
#define RST_BUS_DMIC		46
#define RST_BUS_AUDIO		47
#define RST_BUS_SPIF		48
#define RST_BUS_SPI		49
#define RST_BUS_VE		50
#define RST_BUS_THS		51
#define RST_BUS_GPADC		52
#define RST_BUS_A27WFG		53
#define RST_BUS_GPIOWDG		54
#define RST_BUS_RV_WDG		55

#endif /* _DT_BINDINGS_RESET_SUN20IW5_APP_H_ */
