
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121837                       # Number of seconds simulated
sim_ticks                                121836865329                       # Number of ticks simulated
final_tick                               691668158463                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114261                       # Simulator instruction rate (inst/s)
host_op_rate                                   148619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6076046                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891900                       # Number of bytes of host memory used
host_seconds                                 20052.00                       # Real time elapsed on the host
sim_insts                                  2291166458                       # Number of instructions simulated
sim_ops                                    2980113906                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6499456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      7244544                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13747456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2582656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2582656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50777                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        56598                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107402                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20177                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20177                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53345562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59461018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               112834945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21197656                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21197656                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21197656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53345562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59461018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              134032601                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292174738                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21160198                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18798238                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828225                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11125221                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10841964                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339765                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52600                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228367773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119808682                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21160198                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12181729                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24213942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5617283                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3588214                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13972775                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259949506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235735564     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096941      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037680      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764330      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591553      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4347433      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043468      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565163      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9767374      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259949506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072423                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.410058                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226262583                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5709824                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24178221                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24155                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3774722                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060491                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134852839                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3774722                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226554381                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3413886                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1321711                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23904886                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       979918                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134696028                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90284                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       665315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177773720                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608978039                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608978039                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31062521                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18480                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9260                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2819759                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23506290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75300                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925509                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134196948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127435147                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80507                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20492817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42681916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259949506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205351368     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22935491      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11759099      4.52%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6723652      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498660      2.88%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754709      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509868      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350163      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66496      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259949506                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233313     47.24%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185867     37.63%     84.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74732     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100005866     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005888      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22293070     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121103      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127435147                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.436161                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493912                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003876                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515394219                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154708550                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124483068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127929059                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225451                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3980481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114348                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3774722                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2571901                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78362                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134215429                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23506290                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143256                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9260                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          816                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925896                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126317227                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22017756                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26138816                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19528838                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121060                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432335                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124516909                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124483068                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71161052                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164111784                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.426057                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433613                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21571307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832662                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256174784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439736                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213975160     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15990600      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12498590      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469776      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113922      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1058150      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4518868      1.76%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005286      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1544432      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256174784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1544432                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388850871                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272215818                       # The number of ROB writes
system.switch_cpus0.timesIdled                6095167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32225232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.921747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.921747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342261                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342261                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584996650                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162322944                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142707055                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292174738                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22616640                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18487886                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2201817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9276512                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8879204                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2319214                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99897                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    217826259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127062902                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22616640                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11198418                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26467636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6112396                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9732007                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13343482                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2203896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257899516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.943376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231431880     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1271462      0.49%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1936462      0.75%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2646394      1.03%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2718390      1.05%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2273359      0.88%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1296000      0.50%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1901270      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12424299      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257899516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077408                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.434887                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215313804                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12265699                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26395071                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51565                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3873374                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3735368                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155669578                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3873374                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       215925383                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2176413                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8539807                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25846932                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1537604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155574804                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2436                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        357020                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3171                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216186738                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724063561                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724063561                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186861320                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29325418                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42982                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24740                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4449926                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14769108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8101175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       143448                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1760253                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155363764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147362922                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29397                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17678886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41972613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257899516                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.571397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195582972     75.84%     75.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25413963      9.85%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13134387      5.09%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9897298      3.84%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7695569      2.98%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3091850      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1963470      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       994111      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       125896      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257899516                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26174     10.07%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95427     36.72%     46.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138270     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123458225     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2285306      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18241      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13560974      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8040176      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147362922                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504366                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             259871                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001763                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    552914628                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173085984                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145150273                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147622793                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       343717                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2438557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       198538                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3873374                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1856146                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       145017                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155406725                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        71345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14769108                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8101175                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24718                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          374                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1283468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1250515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2533983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145359554                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12785577                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2003368                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20823628                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20546366                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8038051                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497509                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145150365                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145150273                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83546769                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223807707                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496793                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373297                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109436795                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    134501631                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20906503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2238113                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254026142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199034278     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27115921     10.67%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10304195      4.06%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4972096      1.96%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4115251      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2463115      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2082124      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       921587      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3017575      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254026142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109436795                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     134501631                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20233188                       # Number of memory references committed
system.switch_cpus1.commit.loads             12330551                       # Number of loads committed
system.switch_cpus1.commit.membars              18242                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19291443                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121234120                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2744392                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3017575                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           406416701                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314689920                       # The number of ROB writes
system.switch_cpus1.timesIdled                3403563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               34275222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109436795                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            134501631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109436795                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.669803                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.669803                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.374559                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.374559                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655153635                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201393746                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144891285                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36484                       # number of misc regfile writes
system.l20.replacements                         54950                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             793                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55078                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.014398                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.157336                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.027045                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   117.723365                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.092254                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.079354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.919714                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000721                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          490                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    490                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4462                       # number of Writeback hits
system.l20.Writeback_hits::total                 4462                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          490                       # number of demand (read+write) hits
system.l20.demand_hits::total                     490                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          490                       # number of overall hits
system.l20.overall_hits::total                    490                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        50777                       # number of ReadReq misses
system.l20.ReadReq_misses::total                50791                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        50777                       # number of demand (read+write) misses
system.l20.demand_misses::total                 50791                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        50777                       # number of overall misses
system.l20.overall_misses::total                50791                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2768688                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10571464324                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10574233012                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2768688                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10571464324                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10574233012                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2768688                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10571464324                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10574233012                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51267                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51281                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4462                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4462                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51267                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51281                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51267                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51281                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.990442                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.990445                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.990442                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.990445                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.990442                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.990445                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 197763.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208193.952459                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208191.077396                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 197763.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208193.952459                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208191.077396                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 197763.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208193.952459                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208191.077396                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4025                       # number of writebacks
system.l20.writebacks::total                     4025                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        50777                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           50791                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        50777                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            50791                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        50777                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           50791                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1928729                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7526493229                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7528421958                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1928729                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7526493229                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7528421958                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1928729                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7526493229                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7528421958                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.990442                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.990445                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.990442                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.990445                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.990442                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.990445                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137766.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148226.425921                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148223.542714                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137766.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148226.425921                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148223.542714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137766.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148226.425921                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148223.542714                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         73652                       # number of replacements
system.l21.tagsinuse                       127.999999                       # Cycle average of tags in use
system.l21.total_refs                             890                       # Total number of references to valid blocks.
system.l21.sampled_refs                         73780                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.012063                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           30.770194                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.024412                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    97.112818                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.092576                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.240392                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000191                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.758694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000723                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          886                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    886                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17042                       # number of Writeback hits
system.l21.Writeback_hits::total                17042                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          886                       # number of demand (read+write) hits
system.l21.demand_hits::total                     886                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          886                       # number of overall hits
system.l21.overall_hits::total                    886                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        56597                       # number of ReadReq misses
system.l21.ReadReq_misses::total                56610                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        56598                       # number of demand (read+write) misses
system.l21.demand_misses::total                 56611                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        56598                       # number of overall misses
system.l21.overall_misses::total                56611                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2640192                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12185387610                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12188027802                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       220564                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       220564                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2640192                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12185608174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12188248366                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2640192                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12185608174                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12188248366                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        57483                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              57496                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17042                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17042                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        57484                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               57497                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        57484                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              57497                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.984587                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.984590                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.984587                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.984591                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.984587                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.984591                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 203091.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215300.945456                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215298.141706                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       220564                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       220564                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 203091.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215301.038447                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215298.234725                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 203091.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215301.038447                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215298.234725                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               16152                       # number of writebacks
system.l21.writebacks::total                    16152                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        56597                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           56610                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        56598                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            56611                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        56598                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           56611                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1857897                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   8781633163                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   8783491060                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       160169                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       160169                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1857897                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   8781793332                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   8783651229                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1857897                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   8781793332                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   8783651229                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.984587                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.984590                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.984587                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.984591                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.984587                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.984591                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 142915.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155160.753450                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155157.941353                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       160169                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       160169                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 142915.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155160.841938                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155158.029871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 142915.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155160.841938                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155158.029871                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.958124                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014004876                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874315.852126                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958124                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866920                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13972760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13972760                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13972760                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13972760                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13972760                       # number of overall hits
system.cpu0.icache.overall_hits::total       13972760                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3144133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3144133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3144133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3144133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3144133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3144133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13972775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13972775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13972775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13972775                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13972775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13972775                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 209608.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 209608.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 209608.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 209608.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 209608.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 209608.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2889088                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2889088                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2889088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2889088                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2889088                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2889088                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 206363.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 206363.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 206363.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 206363.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 206363.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 206363.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51267                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246996620                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51523                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4793.909904                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.974034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.025966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812399                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187601                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20087305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20087305                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9261                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9261                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24097739                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24097739                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24097739                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24097739                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209547                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209547                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209547                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209547                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209547                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41678360439                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41678360439                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41678360439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41678360439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41678360439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41678360439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20296852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20296852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24307286                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24307286                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24307286                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24307286                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010324                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008621                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008621                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008621                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 198897.433220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 198897.433220                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 198897.433220                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 198897.433220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 198897.433220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 198897.433220                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4462                       # number of writebacks
system.cpu0.dcache.writebacks::total             4462                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158280                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158280                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158280                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158280                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51267                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51267                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51267                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11025908904                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11025908904                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11025908904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11025908904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11025908904                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11025908904                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 215068.346188                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 215068.346188                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 215068.346188                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 215068.346188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 215068.346188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 215068.346188                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998306                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095080744                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221259.115619                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998306                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13343468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13343468                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13343468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13343468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13343468                       # number of overall hits
system.cpu1.icache.overall_hits::total       13343468                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3010238                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3010238                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3010238                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3010238                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3010238                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3010238                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13343482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13343482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13343482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13343482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13343482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13343482                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       215017                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       215017                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       215017                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       215017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       215017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       215017                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2748287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2748287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2748287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2748287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2748287                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2748287                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211406.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 211406.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 211406.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 211406.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 211406.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 211406.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 57484                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185929381                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 57740                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3220.113976                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.547568                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.452432                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912295                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087705                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9382579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9382579                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7862201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7862201                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19299                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18242                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17244780                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17244780                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17244780                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17244780                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164426                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2915                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2915                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167341                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167341                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167341                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167341                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38871312005                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38871312005                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    575387509                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    575387509                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39446699514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39446699514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39446699514                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39446699514                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9547005                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9547005                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7865116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7865116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17412121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17412121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17412121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17412121                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017223                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017223                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000371                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000371                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009611                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236406.115852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236406.115852                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 197388.510806                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 197388.510806                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 235726.447876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 235726.447876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 235726.447876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 235726.447876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1331565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 147951.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17042                       # number of writebacks
system.cpu1.dcache.writebacks::total            17042                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106943                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106943                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2914                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2914                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109857                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        57483                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        57483                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57484                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57484                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57484                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57484                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12741305266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12741305266                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       228864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       228864                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12741534130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12741534130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12741534130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12741534130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221653.449994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 221653.449994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       228864                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       228864                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 221653.575430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 221653.575430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 221653.575430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 221653.575430                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
