Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 39a24121190c42a3b35b0e2b01beb4be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_top_behav xil_defaultlib.regfile_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op2' [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.sv:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_OneShot_sv
Compiling module xil_defaultlib.OneShot
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_top_behav
