----- Libraries -----
library ieee;
use ieee.std_logic_1164.all;

entity ReceiveTester is
	port (	CLOCK_50	: in std_logic;
				KEY		: in std_logic_vector(0 downto 0);
				GPIO_0	: in std_logic_vector(0 downto 0)
	);
end ReceiveTester;

architecture test of ReceiveTester is
signal clk_57600, recvalid					: std_logic := '0';	-- recvalid er det 1 eller 0 fra rxvalid, som checker om vi har fÃ¥et en korrekt string pÃ¥ 9. bit
signal indata									: std_logic_vector(141 downto 1) := (others => '0');
begin
gen		: entity work.BaudRateGenerator	port map (	clk => CLOCK_50, reset => KEY(0), clk_baud => clk_57600);
rec		: entity work.Receiver				port map (	rxd => GPIO_0(0), reset => KEY(0), clk_baud => clk_57600, rxdata => indata, rxvalid => recvalid);
end test;