// Seed: 33608127
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4
);
  assign id_1 = -1 | -1;
  assign module_1.id_3 = 0;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output wand  id_3,
    input  uwire id_4,
    input  tri   id_5,
    output tri1  id_6,
    input  wand  id_7,
    input  tri0  id_8
);
  always force id_0 = id_1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_8,
      id_5
  );
endmodule
