INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/333A/Documents/MEGA/Studying/2024-Fall/Digital Comm IC/Final Project/abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/333A/Documents/MEGA/Studying/2024-Fall/Digital Comm IC/Final Project/abs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abs_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/333A/Documents/MEGA/Studying/2024-Fall/Digital Comm IC/Final Project/abs/abs.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
