<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Registers.hpp source code [llvm/libunwind/src/Registers.hpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="libunwind::Registers_x86_64,libunwind::v128 "/>
<link rel="stylesheet" href="../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/libunwind/src/Registers.hpp'; var root_path = '../../..'; var data_path = '../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>llvm</a>/<a href='..'>libunwind</a>/<a href='./'>src</a>/<a href='Registers.hpp.html'>Registers.hpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----------------------------- Registers.hpp --------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>//  Models register sets for supported processors.</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="12">ifndef</span> <span class="macro" data-ref="_M/__REGISTERS_HPP__">__REGISTERS_HPP__</span></u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/__REGISTERS_HPP__" data-ref="_M/__REGISTERS_HPP__">__REGISTERS_HPP__</dfn></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/string.h.html">&lt;string.h&gt;</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../include/libunwind.h.html">"libunwind.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="config.h.html">"config.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">libunwind</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>// For emulating 128-bit registers</i></td></tr>
<tr><th id="24">24</th><td><b>struct</b> <dfn class="type def" id="libunwind::v128" title='libunwind::v128' data-ref="libunwind::v128" data-ref-filename="libunwind..v128">v128</dfn> { <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="libunwind::v128::vec" title='libunwind::v128::vec' data-ref="libunwind::v128::vec" data-ref-filename="libunwind..v128..vec">vec</dfn>[<var>4</var>]; };</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>enum</b> {</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="libunwind::REGISTERS_X86" title='libunwind::REGISTERS_X86' data-ref="libunwind::REGISTERS_X86" data-ref-filename="libunwind..REGISTERS_X86">REGISTERS_X86</dfn>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="libunwind::REGISTERS_X86_64" title='libunwind::REGISTERS_X86_64' data-ref="libunwind::REGISTERS_X86_64" data-ref-filename="libunwind..REGISTERS_X86_64">REGISTERS_X86_64</dfn>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="libunwind::REGISTERS_PPC" title='libunwind::REGISTERS_PPC' data-ref="libunwind::REGISTERS_PPC" data-ref-filename="libunwind..REGISTERS_PPC">REGISTERS_PPC</dfn>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="libunwind::REGISTERS_PPC64" title='libunwind::REGISTERS_PPC64' data-ref="libunwind::REGISTERS_PPC64" data-ref-filename="libunwind..REGISTERS_PPC64">REGISTERS_PPC64</dfn>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="libunwind::REGISTERS_ARM64" title='libunwind::REGISTERS_ARM64' data-ref="libunwind::REGISTERS_ARM64" data-ref-filename="libunwind..REGISTERS_ARM64">REGISTERS_ARM64</dfn>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="libunwind::REGISTERS_ARM" title='libunwind::REGISTERS_ARM' data-ref="libunwind::REGISTERS_ARM" data-ref-filename="libunwind..REGISTERS_ARM">REGISTERS_ARM</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="libunwind::REGISTERS_OR1K" title='libunwind::REGISTERS_OR1K' data-ref="libunwind::REGISTERS_OR1K" data-ref-filename="libunwind..REGISTERS_OR1K">REGISTERS_OR1K</dfn>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="libunwind::REGISTERS_MIPS_O32" title='libunwind::REGISTERS_MIPS_O32' data-ref="libunwind::REGISTERS_MIPS_O32" data-ref-filename="libunwind..REGISTERS_MIPS_O32">REGISTERS_MIPS_O32</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="libunwind::REGISTERS_MIPS_NEWABI" title='libunwind::REGISTERS_MIPS_NEWABI' data-ref="libunwind::REGISTERS_MIPS_NEWABI" data-ref-filename="libunwind..REGISTERS_MIPS_NEWABI">REGISTERS_MIPS_NEWABI</dfn>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="libunwind::REGISTERS_SPARC" title='libunwind::REGISTERS_SPARC' data-ref="libunwind::REGISTERS_SPARC" data-ref-filename="libunwind..REGISTERS_SPARC">REGISTERS_SPARC</dfn>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="libunwind::REGISTERS_HEXAGON" title='libunwind::REGISTERS_HEXAGON' data-ref="libunwind::REGISTERS_HEXAGON" data-ref-filename="libunwind..REGISTERS_HEXAGON">REGISTERS_HEXAGON</dfn>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="libunwind::REGISTERS_RISCV" title='libunwind::REGISTERS_RISCV' data-ref="libunwind::REGISTERS_RISCV" data-ref-filename="libunwind..REGISTERS_RISCV">REGISTERS_RISCV</dfn>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="libunwind::REGISTERS_VE" title='libunwind::REGISTERS_VE' data-ref="libunwind::REGISTERS_VE" data-ref-filename="libunwind..REGISTERS_VE">REGISTERS_VE</dfn>,</td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="42">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_I386">_LIBUNWIND_TARGET_I386</span>)</u></td></tr>
<tr><th id="43">43</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_x86;</td></tr>
<tr><th id="44">44</th><td><b>extern</b> <q>"C"</q> <em>void</em> __libunwind_Registers_x86_jumpto(Registers_x86 *);</td></tr>
<tr><th id="45">45</th><td><i class="doc">/// Registers_x86 holds the register state of a thread in a 32-bit intel</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="47">47</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_x86 {</td></tr>
<tr><th id="48">48</th><td><b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  Registers_x86();</td></tr>
<tr><th id="50">50</th><td>  Registers_x86(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="54">54</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="55">55</th><td>  <em>bool</em>        validFloatRegister(<em>int</em>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="56">56</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="58">58</th><td>  <em>bool</em>        validVectorRegister(<em>int</em>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="59">59</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="61">61</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="62">62</th><td>  <em>void</em>        jumpto() { __libunwind_Registers_x86_jumpto(<b>this</b>); }</td></tr>
<tr><th id="63">63</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_X86; }</td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_X86; }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  uint32_t  getSP() <em>const</em>          { <b>return</b> _registers.__esp; }</td></tr>
<tr><th id="67">67</th><td>  <em>void</em>      setSP(uint32_t value)  { _registers.__esp = value; }</td></tr>
<tr><th id="68">68</th><td>  uint32_t  getIP() <em>const</em>          { <b>return</b> _registers.__eip; }</td></tr>
<tr><th id="69">69</th><td>  <em>void</em>      setIP(uint32_t value)  { _registers.__eip = value; }</td></tr>
<tr><th id="70">70</th><td>  uint32_t  getEBP() <em>const</em>         { <b>return</b> _registers.__ebp; }</td></tr>
<tr><th id="71">71</th><td>  <em>void</em>      setEBP(uint32_t value) { _registers.__ebp = value; }</td></tr>
<tr><th id="72">72</th><td>  uint32_t  getEBX() <em>const</em>         { <b>return</b> _registers.__ebx; }</td></tr>
<tr><th id="73">73</th><td>  <em>void</em>      setEBX(uint32_t value) { _registers.__ebx = value; }</td></tr>
<tr><th id="74">74</th><td>  uint32_t  getECX() <em>const</em>         { <b>return</b> _registers.__ecx; }</td></tr>
<tr><th id="75">75</th><td>  <em>void</em>      setECX(uint32_t value) { _registers.__ecx = value; }</td></tr>
<tr><th id="76">76</th><td>  uint32_t  getEDX() <em>const</em>         { <b>return</b> _registers.__edx; }</td></tr>
<tr><th id="77">77</th><td>  <em>void</em>      setEDX(uint32_t value) { _registers.__edx = value; }</td></tr>
<tr><th id="78">78</th><td>  uint32_t  getESI() <em>const</em>         { <b>return</b> _registers.__esi; }</td></tr>
<tr><th id="79">79</th><td>  <em>void</em>      setESI(uint32_t value) { _registers.__esi = value; }</td></tr>
<tr><th id="80">80</th><td>  uint32_t  getEDI() <em>const</em>         { <b>return</b> _registers.__edi; }</td></tr>
<tr><th id="81">81</th><td>  <em>void</em>      setEDI(uint32_t value) { _registers.__edi = value; }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>private</b>:</td></tr>
<tr><th id="84">84</th><td>  <b>struct</b> GPRs {</td></tr>
<tr><th id="85">85</th><td>    <em>unsigned</em> <em>int</em> __eax;</td></tr>
<tr><th id="86">86</th><td>    <em>unsigned</em> <em>int</em> __ebx;</td></tr>
<tr><th id="87">87</th><td>    <em>unsigned</em> <em>int</em> __ecx;</td></tr>
<tr><th id="88">88</th><td>    <em>unsigned</em> <em>int</em> __edx;</td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <em>int</em> __edi;</td></tr>
<tr><th id="90">90</th><td>    <em>unsigned</em> <em>int</em> __esi;</td></tr>
<tr><th id="91">91</th><td>    <em>unsigned</em> <em>int</em> __ebp;</td></tr>
<tr><th id="92">92</th><td>    <em>unsigned</em> <em>int</em> __esp;</td></tr>
<tr><th id="93">93</th><td>    <em>unsigned</em> <em>int</em> __ss;</td></tr>
<tr><th id="94">94</th><td>    <em>unsigned</em> <em>int</em> __eflags;</td></tr>
<tr><th id="95">95</th><td>    <em>unsigned</em> <em>int</em> __eip;</td></tr>
<tr><th id="96">96</th><td>    <em>unsigned</em> <em>int</em> __cs;</td></tr>
<tr><th id="97">97</th><td>    <em>unsigned</em> <em>int</em> __ds;</td></tr>
<tr><th id="98">98</th><td>    <em>unsigned</em> <em>int</em> __es;</td></tr>
<tr><th id="99">99</th><td>    <em>unsigned</em> <em>int</em> __fs;</td></tr>
<tr><th id="100">100</th><td>    <em>unsigned</em> <em>int</em> __gs;</td></tr>
<tr><th id="101">101</th><td>  };</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  GPRs _registers;</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>inline</b> Registers_x86::Registers_x86(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="107">107</th><td>  <b>static_assert</b>((check_fit&lt;Registers_x86, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="108">108</th><td>                <q>"x86 registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="109">109</th><td>  memcpy(&amp;_registers, registers, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="110">110</th><td>}</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>inline</b> Registers_x86::Registers_x86() {</td></tr>
<tr><th id="113">113</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><b>inline</b> <em>bool</em> Registers_x86::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (regNum &gt; <var>7</var>)</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>inline</b> uint32_t Registers_x86::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> _registers.__eip;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> _registers.__esp;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> UNW_X86_EAX:</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> _registers.__eax;</td></tr>
<tr><th id="136">136</th><td>  <b>case</b> UNW_X86_ECX:</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> _registers.__ecx;</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> UNW_X86_EDX:</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> _registers.__edx;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> UNW_X86_EBX:</td></tr>
<tr><th id="141">141</th><td>    <b>return</b> _registers.__ebx;</td></tr>
<tr><th id="142">142</th><td><u>#if !defined(__APPLE__)</u></td></tr>
<tr><th id="143">143</th><td>  <b>case</b> UNW_X86_ESP:</td></tr>
<tr><th id="144">144</th><td><u>#else</u></td></tr>
<tr><th id="145">145</th><td>  <b>case</b> UNW_X86_EBP:</td></tr>
<tr><th id="146">146</th><td><u>#endif</u></td></tr>
<tr><th id="147">147</th><td>    <b>return</b> _registers.__ebp;</td></tr>
<tr><th id="148">148</th><td><u>#if !defined(__APPLE__)</u></td></tr>
<tr><th id="149">149</th><td>  <b>case</b> UNW_X86_EBP:</td></tr>
<tr><th id="150">150</th><td><u>#else</u></td></tr>
<tr><th id="151">151</th><td>  <b>case</b> UNW_X86_ESP:</td></tr>
<tr><th id="152">152</th><td><u>#endif</u></td></tr>
<tr><th id="153">153</th><td>    <b>return</b> _registers.__esp;</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> UNW_X86_ESI:</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> _registers.__esi;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> UNW_X86_EDI:</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> _registers.__edi;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td>  _LIBUNWIND_ABORT(<q>"unsupported x86 register"</q>);</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><b>inline</b> <em>void</em> Registers_x86::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="163">163</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="165">165</th><td>    _registers.__eip = value;</td></tr>
<tr><th id="166">166</th><td>    <b>return</b>;</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="168">168</th><td>    _registers.__esp = value;</td></tr>
<tr><th id="169">169</th><td>    <b>return</b>;</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> UNW_X86_EAX:</td></tr>
<tr><th id="171">171</th><td>    _registers.__eax = value;</td></tr>
<tr><th id="172">172</th><td>    <b>return</b>;</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> UNW_X86_ECX:</td></tr>
<tr><th id="174">174</th><td>    _registers.__ecx = value;</td></tr>
<tr><th id="175">175</th><td>    <b>return</b>;</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> UNW_X86_EDX:</td></tr>
<tr><th id="177">177</th><td>    _registers.__edx = value;</td></tr>
<tr><th id="178">178</th><td>    <b>return</b>;</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> UNW_X86_EBX:</td></tr>
<tr><th id="180">180</th><td>    _registers.__ebx = value;</td></tr>
<tr><th id="181">181</th><td>    <b>return</b>;</td></tr>
<tr><th id="182">182</th><td><u>#if !defined(__APPLE__)</u></td></tr>
<tr><th id="183">183</th><td>  <b>case</b> UNW_X86_ESP:</td></tr>
<tr><th id="184">184</th><td><u>#else</u></td></tr>
<tr><th id="185">185</th><td>  <b>case</b> UNW_X86_EBP:</td></tr>
<tr><th id="186">186</th><td><u>#endif</u></td></tr>
<tr><th id="187">187</th><td>    _registers.__ebp = value;</td></tr>
<tr><th id="188">188</th><td>    <b>return</b>;</td></tr>
<tr><th id="189">189</th><td><u>#if !defined(__APPLE__)</u></td></tr>
<tr><th id="190">190</th><td>  <b>case</b> UNW_X86_EBP:</td></tr>
<tr><th id="191">191</th><td><u>#else</u></td></tr>
<tr><th id="192">192</th><td>  <b>case</b> UNW_X86_ESP:</td></tr>
<tr><th id="193">193</th><td><u>#endif</u></td></tr>
<tr><th id="194">194</th><td>    _registers.__esp = value;</td></tr>
<tr><th id="195">195</th><td>    <b>return</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> UNW_X86_ESI:</td></tr>
<tr><th id="197">197</th><td>    _registers.__esi = value;</td></tr>
<tr><th id="198">198</th><td>    <b>return</b>;</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> UNW_X86_EDI:</td></tr>
<tr><th id="200">200</th><td>    _registers.__edi = value;</td></tr>
<tr><th id="201">201</th><td>    <b>return</b>;</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td>  _LIBUNWIND_ABORT(<q>"unsupported x86 register"</q>);</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_x86::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="207">207</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> <q>"ip"</q>;</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="211">211</th><td>    <b>return</b> <q>"esp"</q>;</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> UNW_X86_EAX:</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <q>"eax"</q>;</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> UNW_X86_ECX:</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <q>"ecx"</q>;</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> UNW_X86_EDX:</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <q>"edx"</q>;</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> UNW_X86_EBX:</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <q>"ebx"</q>;</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> UNW_X86_EBP:</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <q>"ebp"</q>;</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> UNW_X86_ESP:</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <q>"esp"</q>;</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> UNW_X86_ESI:</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <q>"esi"</q>;</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> UNW_X86_EDI:</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <q>"edi"</q>;</td></tr>
<tr><th id="228">228</th><td>  <b>default</b>:</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="230">230</th><td>  }</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><b>inline</b> <em>double</em> Registers_x86::getFloatRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="234">234</th><td>  _LIBUNWIND_ABORT(<q>"no x86 float registers"</q>);</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>inline</b> <em>void</em> Registers_x86::setFloatRegister(<em>int</em>, <em>double</em>) {</td></tr>
<tr><th id="238">238</th><td>  _LIBUNWIND_ABORT(<q>"no x86 float registers"</q>);</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><b>inline</b> v128 Registers_x86::getVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="242">242</th><td>  _LIBUNWIND_ABORT(<q>"no x86 vector registers"</q>);</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><b>inline</b> <em>void</em> Registers_x86::setVectorRegister(<em>int</em>, v128) {</td></tr>
<tr><th id="246">246</th><td>  _LIBUNWIND_ABORT(<q>"no x86 vector registers"</q>);</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="42">endif</span> // _LIBUNWIND_TARGET_I386</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#<span data-ppcond="251">if</span> defined(<a class="macro" href="../include/__libunwind_config.h.html#40" data-ref="_M/_LIBUNWIND_TARGET_X86_64">_LIBUNWIND_TARGET_X86_64</a>)</u></td></tr>
<tr><th id="252">252</th><td><i class="doc">/// Registers_x86_64  holds the register state of a thread in a 64-bit intel</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="254">254</th><td><b>class</b> <a class="macro" href="config.h.html#64" title="__attribute__((visibility(&quot;hidden&quot;)))" data-ref="_M/_LIBUNWIND_HIDDEN">_LIBUNWIND_HIDDEN</a> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>;</td></tr>
<tr><th id="255">255</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl fn" id="libunwind::__libunwind_Registers_x86_64_jumpto" title='libunwind::__libunwind_Registers_x86_64_jumpto' data-ref="libunwind::__libunwind_Registers_x86_64_jumpto" data-ref-filename="libunwind..__libunwind_Registers_x86_64_jumpto">__libunwind_Registers_x86_64_jumpto</dfn>(<a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a> *);</td></tr>
<tr><th id="256">256</th><td><b>class</b> <a class="macro" href="config.h.html#64" title="__attribute__((visibility(&quot;hidden&quot;)))" data-ref="_M/_LIBUNWIND_HIDDEN">_LIBUNWIND_HIDDEN</a> <dfn class="type def" id="libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</dfn> {</td></tr>
<tr><th id="257">257</th><td><b>public</b>:</td></tr>
<tr><th id="258">258</th><td>  <a class="decl fn" href="#_ZN9libunwind16Registers_x86_64C1Ev" title='libunwind::Registers_x86_64::Registers_x86_64' data-ref="_ZN9libunwind16Registers_x86_64C1Ev" data-ref-filename="_ZN9libunwind16Registers_x86_64C1Ev">Registers_x86_64</a>();</td></tr>
<tr><th id="259">259</th><td>  <a class="decl fn" href="#_ZN9libunwind16Registers_x86_64C1EPKv" title='libunwind::Registers_x86_64::Registers_x86_64' data-ref="_ZN9libunwind16Registers_x86_64C1EPKv" data-ref-filename="_ZN9libunwind16Registers_x86_64C1EPKv">Registers_x86_64</a>(<em>const</em> <em>void</em> *<dfn class="local col1 decl" id="1registers" title='registers' data-type='const void *' data-ref="1registers" data-ref-filename="1registers">registers</dfn>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em>        <a class="decl fn" href="#_ZNK9libunwind16Registers_x86_6413validRegisterEi" title='libunwind::Registers_x86_64::validRegister' data-ref="_ZNK9libunwind16Registers_x86_6413validRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6413validRegisterEi">validRegister</a>(<em>int</em> <dfn class="local col2 decl" id="2num" title='num' data-type='int' data-ref="2num" data-ref-filename="2num">num</dfn>) <em>const</em>;</td></tr>
<tr><th id="262">262</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>    <a class="decl fn" href="#_ZNK9libunwind16Registers_x86_6411getRegisterEi" title='libunwind::Registers_x86_64::getRegister' data-ref="_ZNK9libunwind16Registers_x86_6411getRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6411getRegisterEi">getRegister</a>(<em>int</em> <dfn class="local col3 decl" id="3num" title='num' data-type='int' data-ref="3num" data-ref-filename="3num">num</dfn>) <em>const</em>;</td></tr>
<tr><th id="263">263</th><td>  <em>void</em>        <a class="decl fn" href="#_ZN9libunwind16Registers_x86_6411setRegisterEim" title='libunwind::Registers_x86_64::setRegister' data-ref="_ZN9libunwind16Registers_x86_6411setRegisterEim" data-ref-filename="_ZN9libunwind16Registers_x86_6411setRegisterEim">setRegister</a>(<em>int</em> <dfn class="local col4 decl" id="4num" title='num' data-type='int' data-ref="4num" data-ref-filename="4num">num</dfn>, <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="5value" title='value' data-type='uint64_t' data-ref="5value" data-ref-filename="5value">value</dfn>);</td></tr>
<tr><th id="264">264</th><td>  <em>bool</em>        <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6418validFloatRegisterEi" title='libunwind::Registers_x86_64::validFloatRegister' data-ref="_ZNK9libunwind16Registers_x86_6418validFloatRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6418validFloatRegisterEi">validFloatRegister</dfn>(<em>int</em>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="265">265</th><td>  <em>double</em>      <a class="decl fn" href="#_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi" title='libunwind::Registers_x86_64::getFloatRegister' data-ref="_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi">getFloatRegister</a>(<em>int</em> <dfn class="local col6 decl" id="6num" title='num' data-type='int' data-ref="6num" data-ref-filename="6num">num</dfn>) <em>const</em>;</td></tr>
<tr><th id="266">266</th><td>  <em>void</em>        <a class="decl fn" href="#_ZN9libunwind16Registers_x86_6416setFloatRegisterEid" title='libunwind::Registers_x86_64::setFloatRegister' data-ref="_ZN9libunwind16Registers_x86_6416setFloatRegisterEid" data-ref-filename="_ZN9libunwind16Registers_x86_6416setFloatRegisterEid">setFloatRegister</a>(<em>int</em> <dfn class="local col7 decl" id="7num" title='num' data-type='int' data-ref="7num" data-ref-filename="7num">num</dfn>, <em>double</em> <dfn class="local col8 decl" id="8value" title='value' data-type='double' data-ref="8value" data-ref-filename="8value">value</dfn>);</td></tr>
<tr><th id="267">267</th><td>  <em>bool</em>        <a class="decl fn" href="#_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi" title='libunwind::Registers_x86_64::validVectorRegister' data-ref="_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi">validVectorRegister</a>(<em>int</em>) <em>const</em>;</td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="#libunwind::v128" title='libunwind::v128' data-ref="libunwind::v128" data-ref-filename="libunwind..v128">v128</a>        <a class="decl fn" href="#_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi" title='libunwind::Registers_x86_64::getVectorRegister' data-ref="_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi">getVectorRegister</a>(<em>int</em> <dfn class="local col9 decl" id="9num" title='num' data-type='int' data-ref="9num" data-ref-filename="9num">num</dfn>) <em>const</em>;</td></tr>
<tr><th id="269">269</th><td>  <em>void</em>        <a class="decl fn" href="#_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E" title='libunwind::Registers_x86_64::setVectorRegister' data-ref="_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E" data-ref-filename="_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E">setVectorRegister</a>(<em>int</em> <dfn class="local col0 decl" id="10num" title='num' data-type='int' data-ref="10num" data-ref-filename="10num">num</dfn>, <a class="type" href="#libunwind::v128" title='libunwind::v128' data-ref="libunwind::v128" data-ref-filename="libunwind..v128">v128</a> <dfn class="local col1 decl" id="11value" title='value' data-type='libunwind::v128' data-ref="11value" data-ref-filename="11value">value</dfn>);</td></tr>
<tr><th id="270">270</th><td>  <em>static</em> <em>const</em> <em>char</em> *<a class="decl fn" href="#_ZN9libunwind16Registers_x86_6415getRegisterNameEi" title='libunwind::Registers_x86_64::getRegisterName' data-ref="_ZN9libunwind16Registers_x86_6415getRegisterNameEi" data-ref-filename="_ZN9libunwind16Registers_x86_6415getRegisterNameEi">getRegisterName</a>(<em>int</em> <dfn class="local col2 decl" id="12num" title='num' data-type='int' data-ref="12num" data-ref-filename="12num">num</dfn>);</td></tr>
<tr><th id="271">271</th><td>  <em>void</em>        <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646jumptoEv" title='libunwind::Registers_x86_64::jumpto' data-ref="_ZN9libunwind16Registers_x86_646jumptoEv" data-ref-filename="_ZN9libunwind16Registers_x86_646jumptoEv">jumpto</dfn>() { <a class="ref fn" href="#libunwind::__libunwind_Registers_x86_64_jumpto" title='libunwind::__libunwind_Registers_x86_64_jumpto' data-ref="libunwind::__libunwind_Registers_x86_64_jumpto" data-ref-filename="libunwind..__libunwind_Registers_x86_64_jumpto">__libunwind_Registers_x86_64_jumpto</a>(<b>this</b>); }</td></tr>
<tr><th id="272">272</th><td>  <em>static</em> <em>int</em>  <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_6415lastDwarfRegNumEv" title='libunwind::Registers_x86_64::lastDwarfRegNum' data-ref="_ZN9libunwind16Registers_x86_6415lastDwarfRegNumEv" data-ref-filename="_ZN9libunwind16Registers_x86_6415lastDwarfRegNumEv">lastDwarfRegNum</dfn>() { <b>return</b> <a class="macro" href="../include/__libunwind_config.h.html#18" title="32" data-ref="_M/_LIBUNWIND_HIGHEST_DWARF_REGISTER_X86_64">_LIBUNWIND_HIGHEST_DWARF_REGISTER_X86_64</a>; }</td></tr>
<tr><th id="273">273</th><td>  <em>static</em> <em>int</em>  <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_647getArchEv" title='libunwind::Registers_x86_64::getArch' data-ref="_ZN9libunwind16Registers_x86_647getArchEv" data-ref-filename="_ZN9libunwind16Registers_x86_647getArchEv">getArch</dfn>() { <b>return</b> <a class="enum" href="#libunwind::REGISTERS_X86_64" title='libunwind::REGISTERS_X86_64' data-ref="libunwind::REGISTERS_X86_64" data-ref-filename="libunwind..REGISTERS_X86_64">REGISTERS_X86_64</a>; }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_645getSPEv" title='libunwind::Registers_x86_64::getSP' data-ref="_ZNK9libunwind16Registers_x86_645getSPEv" data-ref-filename="_ZNK9libunwind16Registers_x86_645getSPEv">getSP</dfn>() <em>const</em>          { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a>; }</td></tr>
<tr><th id="276">276</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_645setSPEm" title='libunwind::Registers_x86_64::setSP' data-ref="_ZN9libunwind16Registers_x86_645setSPEm" data-ref-filename="_ZN9libunwind16Registers_x86_645setSPEm">setSP</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="13value" title='value' data-type='uint64_t' data-ref="13value" data-ref-filename="13value">value</dfn>)  { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a> = <a class="local col3 ref" href="#13value" title='value' data-ref="13value" data-ref-filename="13value">value</a>; }</td></tr>
<tr><th id="277">277</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_645getIPEv" title='libunwind::Registers_x86_64::getIP' data-ref="_ZNK9libunwind16Registers_x86_645getIPEv" data-ref-filename="_ZNK9libunwind16Registers_x86_645getIPEv">getIP</dfn>() <em>const</em>          { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rip" title='libunwind::Registers_x86_64::GPRs::__rip' data-ref="libunwind::Registers_x86_64::GPRs::__rip" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rip">__rip</a>; }</td></tr>
<tr><th id="278">278</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_645setIPEm" title='libunwind::Registers_x86_64::setIP' data-ref="_ZN9libunwind16Registers_x86_645setIPEm" data-ref-filename="_ZN9libunwind16Registers_x86_645setIPEm">setIP</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="14value" title='value' data-type='uint64_t' data-ref="14value" data-ref-filename="14value">value</dfn>)  { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rip" title='libunwind::Registers_x86_64::GPRs::__rip' data-ref="libunwind::Registers_x86_64::GPRs::__rip" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rip">__rip</a> = <a class="local col4 ref" href="#14value" title='value' data-ref="14value" data-ref-filename="14value">value</a>; }</td></tr>
<tr><th id="279">279</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getRBPEv" title='libunwind::Registers_x86_64::getRBP' data-ref="_ZNK9libunwind16Registers_x86_646getRBPEv" data-ref-filename="_ZNK9libunwind16Registers_x86_646getRBPEv">getRBP</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbp" title='libunwind::Registers_x86_64::GPRs::__rbp' data-ref="libunwind::Registers_x86_64::GPRs::__rbp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbp">__rbp</a>; }</td></tr>
<tr><th id="280">280</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setRBPEm" title='libunwind::Registers_x86_64::setRBP' data-ref="_ZN9libunwind16Registers_x86_646setRBPEm" data-ref-filename="_ZN9libunwind16Registers_x86_646setRBPEm">setRBP</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="15value" title='value' data-type='uint64_t' data-ref="15value" data-ref-filename="15value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbp" title='libunwind::Registers_x86_64::GPRs::__rbp' data-ref="libunwind::Registers_x86_64::GPRs::__rbp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbp">__rbp</a> = <a class="local col5 ref" href="#15value" title='value' data-ref="15value" data-ref-filename="15value">value</a>; }</td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getRBXEv" title='libunwind::Registers_x86_64::getRBX' data-ref="_ZNK9libunwind16Registers_x86_646getRBXEv" data-ref-filename="_ZNK9libunwind16Registers_x86_646getRBXEv">getRBX</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbx" title='libunwind::Registers_x86_64::GPRs::__rbx' data-ref="libunwind::Registers_x86_64::GPRs::__rbx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbx">__rbx</a>; }</td></tr>
<tr><th id="282">282</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setRBXEm" title='libunwind::Registers_x86_64::setRBX' data-ref="_ZN9libunwind16Registers_x86_646setRBXEm" data-ref-filename="_ZN9libunwind16Registers_x86_646setRBXEm">setRBX</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="16value" title='value' data-type='uint64_t' data-ref="16value" data-ref-filename="16value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbx" title='libunwind::Registers_x86_64::GPRs::__rbx' data-ref="libunwind::Registers_x86_64::GPRs::__rbx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbx">__rbx</a> = <a class="local col6 ref" href="#16value" title='value' data-ref="16value" data-ref-filename="16value">value</a>; }</td></tr>
<tr><th id="283">283</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getR12Ev" title='libunwind::Registers_x86_64::getR12' data-ref="_ZNK9libunwind16Registers_x86_646getR12Ev" data-ref-filename="_ZNK9libunwind16Registers_x86_646getR12Ev">getR12</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r12" title='libunwind::Registers_x86_64::GPRs::__r12' data-ref="libunwind::Registers_x86_64::GPRs::__r12" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r12">__r12</a>; }</td></tr>
<tr><th id="284">284</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setR12Em" title='libunwind::Registers_x86_64::setR12' data-ref="_ZN9libunwind16Registers_x86_646setR12Em" data-ref-filename="_ZN9libunwind16Registers_x86_646setR12Em">setR12</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="17value" title='value' data-type='uint64_t' data-ref="17value" data-ref-filename="17value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r12" title='libunwind::Registers_x86_64::GPRs::__r12' data-ref="libunwind::Registers_x86_64::GPRs::__r12" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r12">__r12</a> = <a class="local col7 ref" href="#17value" title='value' data-ref="17value" data-ref-filename="17value">value</a>; }</td></tr>
<tr><th id="285">285</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getR13Ev" title='libunwind::Registers_x86_64::getR13' data-ref="_ZNK9libunwind16Registers_x86_646getR13Ev" data-ref-filename="_ZNK9libunwind16Registers_x86_646getR13Ev">getR13</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r13" title='libunwind::Registers_x86_64::GPRs::__r13' data-ref="libunwind::Registers_x86_64::GPRs::__r13" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r13">__r13</a>; }</td></tr>
<tr><th id="286">286</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setR13Em" title='libunwind::Registers_x86_64::setR13' data-ref="_ZN9libunwind16Registers_x86_646setR13Em" data-ref-filename="_ZN9libunwind16Registers_x86_646setR13Em">setR13</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="18value" title='value' data-type='uint64_t' data-ref="18value" data-ref-filename="18value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r13" title='libunwind::Registers_x86_64::GPRs::__r13' data-ref="libunwind::Registers_x86_64::GPRs::__r13" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r13">__r13</a> = <a class="local col8 ref" href="#18value" title='value' data-ref="18value" data-ref-filename="18value">value</a>; }</td></tr>
<tr><th id="287">287</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getR14Ev" title='libunwind::Registers_x86_64::getR14' data-ref="_ZNK9libunwind16Registers_x86_646getR14Ev" data-ref-filename="_ZNK9libunwind16Registers_x86_646getR14Ev">getR14</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r14" title='libunwind::Registers_x86_64::GPRs::__r14' data-ref="libunwind::Registers_x86_64::GPRs::__r14" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r14">__r14</a>; }</td></tr>
<tr><th id="288">288</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setR14Em" title='libunwind::Registers_x86_64::setR14' data-ref="_ZN9libunwind16Registers_x86_646setR14Em" data-ref-filename="_ZN9libunwind16Registers_x86_646setR14Em">setR14</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="19value" title='value' data-type='uint64_t' data-ref="19value" data-ref-filename="19value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r14" title='libunwind::Registers_x86_64::GPRs::__r14' data-ref="libunwind::Registers_x86_64::GPRs::__r14" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r14">__r14</a> = <a class="local col9 ref" href="#19value" title='value' data-ref="19value" data-ref-filename="19value">value</a>; }</td></tr>
<tr><th id="289">289</th><td>  <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>  <dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_646getR15Ev" title='libunwind::Registers_x86_64::getR15' data-ref="_ZNK9libunwind16Registers_x86_646getR15Ev" data-ref-filename="_ZNK9libunwind16Registers_x86_646getR15Ev">getR15</dfn>() <em>const</em>         { <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r15" title='libunwind::Registers_x86_64::GPRs::__r15' data-ref="libunwind::Registers_x86_64::GPRs::__r15" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r15">__r15</a>; }</td></tr>
<tr><th id="290">290</th><td>  <em>void</em>      <dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_646setR15Em" title='libunwind::Registers_x86_64::setR15' data-ref="_ZN9libunwind16Registers_x86_646setR15Em" data-ref-filename="_ZN9libunwind16Registers_x86_646setR15Em">setR15</dfn>(<a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20value" title='value' data-type='uint64_t' data-ref="20value" data-ref-filename="20value">value</dfn>) { <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r15" title='libunwind::Registers_x86_64::GPRs::__r15' data-ref="libunwind::Registers_x86_64::GPRs::__r15" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r15">__r15</a> = <a class="local col0 ref" href="#20value" title='value' data-ref="20value" data-ref-filename="20value">value</a>; }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><b>private</b>:</td></tr>
<tr><th id="293">293</th><td>  <b>struct</b> <dfn class="type def" id="libunwind::Registers_x86_64::GPRs" title='libunwind::Registers_x86_64::GPRs' data-ref="libunwind::Registers_x86_64::GPRs" data-ref-filename="libunwind..Registers_x86_64..GPRs">GPRs</dfn> {</td></tr>
<tr><th id="294">294</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rax" title='libunwind::Registers_x86_64::GPRs::__rax' data-ref="libunwind::Registers_x86_64::GPRs::__rax" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rax">__rax</dfn>;</td></tr>
<tr><th id="295">295</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rbx" title='libunwind::Registers_x86_64::GPRs::__rbx' data-ref="libunwind::Registers_x86_64::GPRs::__rbx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbx">__rbx</dfn>;</td></tr>
<tr><th id="296">296</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rcx" title='libunwind::Registers_x86_64::GPRs::__rcx' data-ref="libunwind::Registers_x86_64::GPRs::__rcx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rcx">__rcx</dfn>;</td></tr>
<tr><th id="297">297</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rdx" title='libunwind::Registers_x86_64::GPRs::__rdx' data-ref="libunwind::Registers_x86_64::GPRs::__rdx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdx">__rdx</dfn>;</td></tr>
<tr><th id="298">298</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rdi" title='libunwind::Registers_x86_64::GPRs::__rdi' data-ref="libunwind::Registers_x86_64::GPRs::__rdi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdi">__rdi</dfn>;</td></tr>
<tr><th id="299">299</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rsi" title='libunwind::Registers_x86_64::GPRs::__rsi' data-ref="libunwind::Registers_x86_64::GPRs::__rsi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsi">__rsi</dfn>;</td></tr>
<tr><th id="300">300</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rbp" title='libunwind::Registers_x86_64::GPRs::__rbp' data-ref="libunwind::Registers_x86_64::GPRs::__rbp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbp">__rbp</dfn>;</td></tr>
<tr><th id="301">301</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</dfn>;</td></tr>
<tr><th id="302">302</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r8" title='libunwind::Registers_x86_64::GPRs::__r8' data-ref="libunwind::Registers_x86_64::GPRs::__r8" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r8">__r8</dfn>;</td></tr>
<tr><th id="303">303</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r9" title='libunwind::Registers_x86_64::GPRs::__r9' data-ref="libunwind::Registers_x86_64::GPRs::__r9" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r9">__r9</dfn>;</td></tr>
<tr><th id="304">304</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r10" title='libunwind::Registers_x86_64::GPRs::__r10' data-ref="libunwind::Registers_x86_64::GPRs::__r10" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r10">__r10</dfn>;</td></tr>
<tr><th id="305">305</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r11" title='libunwind::Registers_x86_64::GPRs::__r11' data-ref="libunwind::Registers_x86_64::GPRs::__r11" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r11">__r11</dfn>;</td></tr>
<tr><th id="306">306</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r12" title='libunwind::Registers_x86_64::GPRs::__r12' data-ref="libunwind::Registers_x86_64::GPRs::__r12" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r12">__r12</dfn>;</td></tr>
<tr><th id="307">307</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r13" title='libunwind::Registers_x86_64::GPRs::__r13' data-ref="libunwind::Registers_x86_64::GPRs::__r13" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r13">__r13</dfn>;</td></tr>
<tr><th id="308">308</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r14" title='libunwind::Registers_x86_64::GPRs::__r14' data-ref="libunwind::Registers_x86_64::GPRs::__r14" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r14">__r14</dfn>;</td></tr>
<tr><th id="309">309</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__r15" title='libunwind::Registers_x86_64::GPRs::__r15' data-ref="libunwind::Registers_x86_64::GPRs::__r15" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r15">__r15</dfn>;</td></tr>
<tr><th id="310">310</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rip" title='libunwind::Registers_x86_64::GPRs::__rip' data-ref="libunwind::Registers_x86_64::GPRs::__rip" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rip">__rip</dfn>;</td></tr>
<tr><th id="311">311</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__rflags" title='libunwind::Registers_x86_64::GPRs::__rflags' data-ref="libunwind::Registers_x86_64::GPRs::__rflags" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rflags">__rflags</dfn>;</td></tr>
<tr><th id="312">312</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__cs" title='libunwind::Registers_x86_64::GPRs::__cs' data-ref="libunwind::Registers_x86_64::GPRs::__cs" data-ref-filename="libunwind..Registers_x86_64..GPRs..__cs">__cs</dfn>;</td></tr>
<tr><th id="313">313</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__fs" title='libunwind::Registers_x86_64::GPRs::__fs' data-ref="libunwind::Registers_x86_64::GPRs::__fs" data-ref-filename="libunwind..Registers_x86_64..GPRs..__fs">__fs</dfn>;</td></tr>
<tr><th id="314">314</th><td>    <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="libunwind::Registers_x86_64::GPRs::__gs" title='libunwind::Registers_x86_64::GPRs::__gs' data-ref="libunwind::Registers_x86_64::GPRs::__gs" data-ref-filename="libunwind..Registers_x86_64..GPRs..__gs">__gs</dfn>;</td></tr>
<tr><th id="315">315</th><td><u>#<span data-ppcond="315">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="316">316</th><td>    uint64_t __padding; <i>// 16-byte align</i></td></tr>
<tr><th id="317">317</th><td><u>#<span data-ppcond="315">endif</span></u></td></tr>
<tr><th id="318">318</th><td>  };</td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="#libunwind::Registers_x86_64::GPRs" title='libunwind::Registers_x86_64::GPRs' data-ref="libunwind::Registers_x86_64::GPRs" data-ref-filename="libunwind..Registers_x86_64..GPRs">GPRs</a> <dfn class="decl field" id="libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</dfn>;</td></tr>
<tr><th id="320">320</th><td><u>#<span data-ppcond="320">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="321">321</th><td>  v128 _xmm[<var>16</var>];</td></tr>
<tr><th id="322">322</th><td><u>#<span data-ppcond="320">endif</span></u></td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><b>inline</b> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_64C1EPKv" title='libunwind::Registers_x86_64::Registers_x86_64' data-ref="_ZN9libunwind16Registers_x86_64C1EPKv" data-ref-filename="_ZN9libunwind16Registers_x86_64C1EPKv">Registers_x86_64</dfn>(<em>const</em> <em>void</em> *<dfn class="local col1 decl" id="21registers" title='registers' data-type='const void *' data-ref="21registers" data-ref-filename="21registers">registers</dfn>) {</td></tr>
<tr><th id="326">326</th><td>  <b>static_assert</b>((<a class="type" href="config.h.html#check_fit" title='check_fit' data-ref="check_fit" data-ref-filename="check_fit">check_fit</a>&lt;<a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>, <a class="typedef" href="../include/libunwind.h.html#unw_context_t" title='unw_context_t' data-type='struct unw_context_t' data-ref="unw_context_t" data-ref-filename="unw_context_t">unw_context_t</a>&gt;::<a class="ref" href="config.h.html#check_fit::does_fit" title='check_fit::does_fit' data-ref="check_fit::does_fit" data-ref-filename="check_fit..does_fit">does_fit</a>),</td></tr>
<tr><th id="327">327</th><td>                <q>"x86_64 registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="328">328</th><td>  <a class="ref fn" href="../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(&amp;<a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>, <a class="local col1 ref" href="#21registers" title='registers' data-ref="21registers" data-ref-filename="21registers">registers</a>, <b>sizeof</b>(<a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>));</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><b>inline</b> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_64C1Ev" title='libunwind::Registers_x86_64::Registers_x86_64' data-ref="_ZN9libunwind16Registers_x86_64C1Ev" data-ref-filename="_ZN9libunwind16Registers_x86_64C1Ev">Registers_x86_64</dfn>() {</td></tr>
<tr><th id="332">332</th><td>  <a class="ref fn" href="../../../include/string.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>, <var>0</var>, <b>sizeof</b>(<a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>));</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><b>inline</b> <em>bool</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6413validRegisterEi" title='libunwind::Registers_x86_64::validRegister' data-ref="_ZNK9libunwind16Registers_x86_6413validRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6413validRegisterEi">validRegister</dfn>(<em>int</em> <dfn class="local col2 decl" id="22regNum" title='regNum' data-type='int' data-ref="22regNum" data-ref-filename="22regNum">regNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>  <b>if</b> (<a class="local col2 ref" href="#22regNum" title='regNum' data-ref="22regNum" data-ref-filename="22regNum">regNum</a> == <a class="enum" href="../include/libunwind.h.html#UNW_REG_IP" title='UNW_REG_IP' data-ref="UNW_REG_IP" data-ref-filename="UNW_REG_IP">UNW_REG_IP</a>)</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<a class="local col2 ref" href="#22regNum" title='regNum' data-ref="22regNum" data-ref-filename="22regNum">regNum</a> == <a class="enum" href="../include/libunwind.h.html#UNW_REG_SP" title='UNW_REG_SP' data-ref="UNW_REG_SP" data-ref-filename="UNW_REG_SP">UNW_REG_SP</a>)</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>  <b>if</b> (<a class="local col2 ref" href="#22regNum" title='regNum' data-ref="22regNum" data-ref-filename="22regNum">regNum</a> &lt; <var>0</var>)</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col2 ref" href="#22regNum" title='regNum' data-ref="22regNum" data-ref-filename="22regNum">regNum</a> &gt; <var>15</var>)</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><b>inline</b> <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6411getRegisterEi" title='libunwind::Registers_x86_64::getRegister' data-ref="_ZNK9libunwind16Registers_x86_6411getRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6411getRegisterEi">getRegister</dfn>(<em>int</em> <dfn class="local col3 decl" id="23regNum" title='regNum' data-type='int' data-ref="23regNum" data-ref-filename="23regNum">regNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="348">348</th><td>  <b>switch</b> (<a class="local col3 ref" href="#23regNum" title='regNum' data-ref="23regNum" data-ref-filename="23regNum">regNum</a>) {</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_IP" title='UNW_REG_IP' data-ref="UNW_REG_IP" data-ref-filename="UNW_REG_IP">UNW_REG_IP</a>:</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rip" title='libunwind::Registers_x86_64::GPRs::__rip' data-ref="libunwind::Registers_x86_64::GPRs::__rip" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rip">__rip</a>;</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_SP" title='UNW_REG_SP' data-ref="UNW_REG_SP" data-ref-filename="UNW_REG_SP">UNW_REG_SP</a>:</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a>;</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RAX" title='UNW_X86_64_RAX' data-ref="UNW_X86_64_RAX" data-ref-filename="UNW_X86_64_RAX">UNW_X86_64_RAX</a>:</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rax" title='libunwind::Registers_x86_64::GPRs::__rax' data-ref="libunwind::Registers_x86_64::GPRs::__rax" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rax">__rax</a>;</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDX" title='UNW_X86_64_RDX' data-ref="UNW_X86_64_RDX" data-ref-filename="UNW_X86_64_RDX">UNW_X86_64_RDX</a>:</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rdx" title='libunwind::Registers_x86_64::GPRs::__rdx' data-ref="libunwind::Registers_x86_64::GPRs::__rdx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdx">__rdx</a>;</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RCX" title='UNW_X86_64_RCX' data-ref="UNW_X86_64_RCX" data-ref-filename="UNW_X86_64_RCX">UNW_X86_64_RCX</a>:</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rcx" title='libunwind::Registers_x86_64::GPRs::__rcx' data-ref="libunwind::Registers_x86_64::GPRs::__rcx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rcx">__rcx</a>;</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBX" title='UNW_X86_64_RBX' data-ref="UNW_X86_64_RBX" data-ref-filename="UNW_X86_64_RBX">UNW_X86_64_RBX</a>:</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbx" title='libunwind::Registers_x86_64::GPRs::__rbx' data-ref="libunwind::Registers_x86_64::GPRs::__rbx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbx">__rbx</a>;</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSI" title='UNW_X86_64_RSI' data-ref="UNW_X86_64_RSI" data-ref-filename="UNW_X86_64_RSI">UNW_X86_64_RSI</a>:</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsi" title='libunwind::Registers_x86_64::GPRs::__rsi' data-ref="libunwind::Registers_x86_64::GPRs::__rsi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsi">__rsi</a>;</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDI" title='UNW_X86_64_RDI' data-ref="UNW_X86_64_RDI" data-ref-filename="UNW_X86_64_RDI">UNW_X86_64_RDI</a>:</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rdi" title='libunwind::Registers_x86_64::GPRs::__rdi' data-ref="libunwind::Registers_x86_64::GPRs::__rdi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdi">__rdi</a>;</td></tr>
<tr><th id="365">365</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBP" title='UNW_X86_64_RBP' data-ref="UNW_X86_64_RBP" data-ref-filename="UNW_X86_64_RBP">UNW_X86_64_RBP</a>:</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbp" title='libunwind::Registers_x86_64::GPRs::__rbp' data-ref="libunwind::Registers_x86_64::GPRs::__rbp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbp">__rbp</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSP" title='UNW_X86_64_RSP' data-ref="UNW_X86_64_RSP" data-ref-filename="UNW_X86_64_RSP">UNW_X86_64_RSP</a>:</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a>;</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R8" title='UNW_X86_64_R8' data-ref="UNW_X86_64_R8" data-ref-filename="UNW_X86_64_R8">UNW_X86_64_R8</a>:</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r8" title='libunwind::Registers_x86_64::GPRs::__r8' data-ref="libunwind::Registers_x86_64::GPRs::__r8" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r8">__r8</a>;</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R9" title='UNW_X86_64_R9' data-ref="UNW_X86_64_R9" data-ref-filename="UNW_X86_64_R9">UNW_X86_64_R9</a>:</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r9" title='libunwind::Registers_x86_64::GPRs::__r9' data-ref="libunwind::Registers_x86_64::GPRs::__r9" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r9">__r9</a>;</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R10" title='UNW_X86_64_R10' data-ref="UNW_X86_64_R10" data-ref-filename="UNW_X86_64_R10">UNW_X86_64_R10</a>:</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r10" title='libunwind::Registers_x86_64::GPRs::__r10' data-ref="libunwind::Registers_x86_64::GPRs::__r10" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r10">__r10</a>;</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R11" title='UNW_X86_64_R11' data-ref="UNW_X86_64_R11" data-ref-filename="UNW_X86_64_R11">UNW_X86_64_R11</a>:</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r11" title='libunwind::Registers_x86_64::GPRs::__r11' data-ref="libunwind::Registers_x86_64::GPRs::__r11" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r11">__r11</a>;</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R12" title='UNW_X86_64_R12' data-ref="UNW_X86_64_R12" data-ref-filename="UNW_X86_64_R12">UNW_X86_64_R12</a>:</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r12" title='libunwind::Registers_x86_64::GPRs::__r12' data-ref="libunwind::Registers_x86_64::GPRs::__r12" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r12">__r12</a>;</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R13" title='UNW_X86_64_R13' data-ref="UNW_X86_64_R13" data-ref-filename="UNW_X86_64_R13">UNW_X86_64_R13</a>:</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r13" title='libunwind::Registers_x86_64::GPRs::__r13' data-ref="libunwind::Registers_x86_64::GPRs::__r13" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r13">__r13</a>;</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R14" title='UNW_X86_64_R14' data-ref="UNW_X86_64_R14" data-ref-filename="UNW_X86_64_R14">UNW_X86_64_R14</a>:</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r14" title='libunwind::Registers_x86_64::GPRs::__r14' data-ref="libunwind::Registers_x86_64::GPRs::__r14" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r14">__r14</a>;</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R15" title='UNW_X86_64_R15' data-ref="UNW_X86_64_R15" data-ref-filename="UNW_X86_64_R15">UNW_X86_64_R15</a>:</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r15" title='libunwind::Registers_x86_64::GPRs::__r15' data-ref="libunwind::Registers_x86_64::GPRs::__r15" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r15">__r15</a>;</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;unsupported x86_64 register&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"unsupported x86_64 register"</q>);</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>inline</b> <em>void</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_6411setRegisterEim" title='libunwind::Registers_x86_64::setRegister' data-ref="_ZN9libunwind16Registers_x86_6411setRegisterEim" data-ref-filename="_ZN9libunwind16Registers_x86_6411setRegisterEim">setRegister</dfn>(<em>int</em> <dfn class="local col4 decl" id="24regNum" title='regNum' data-type='int' data-ref="24regNum" data-ref-filename="24regNum">regNum</dfn>, <a class="typedef" href="../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="25value" title='value' data-type='uint64_t' data-ref="25value" data-ref-filename="25value">value</dfn>) {</td></tr>
<tr><th id="390">390</th><td>  <b>switch</b> (<a class="local col4 ref" href="#24regNum" title='regNum' data-ref="24regNum" data-ref-filename="24regNum">regNum</a>) {</td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_IP" title='UNW_REG_IP' data-ref="UNW_REG_IP" data-ref-filename="UNW_REG_IP">UNW_REG_IP</a>:</td></tr>
<tr><th id="392">392</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rip" title='libunwind::Registers_x86_64::GPRs::__rip' data-ref="libunwind::Registers_x86_64::GPRs::__rip" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rip">__rip</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="393">393</th><td>    <b>return</b>;</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_SP" title='UNW_REG_SP' data-ref="UNW_REG_SP" data-ref-filename="UNW_REG_SP">UNW_REG_SP</a>:</td></tr>
<tr><th id="395">395</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="396">396</th><td>    <b>return</b>;</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RAX" title='UNW_X86_64_RAX' data-ref="UNW_X86_64_RAX" data-ref-filename="UNW_X86_64_RAX">UNW_X86_64_RAX</a>:</td></tr>
<tr><th id="398">398</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rax" title='libunwind::Registers_x86_64::GPRs::__rax' data-ref="libunwind::Registers_x86_64::GPRs::__rax" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rax">__rax</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="399">399</th><td>    <b>return</b>;</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDX" title='UNW_X86_64_RDX' data-ref="UNW_X86_64_RDX" data-ref-filename="UNW_X86_64_RDX">UNW_X86_64_RDX</a>:</td></tr>
<tr><th id="401">401</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rdx" title='libunwind::Registers_x86_64::GPRs::__rdx' data-ref="libunwind::Registers_x86_64::GPRs::__rdx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdx">__rdx</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="402">402</th><td>    <b>return</b>;</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RCX" title='UNW_X86_64_RCX' data-ref="UNW_X86_64_RCX" data-ref-filename="UNW_X86_64_RCX">UNW_X86_64_RCX</a>:</td></tr>
<tr><th id="404">404</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rcx" title='libunwind::Registers_x86_64::GPRs::__rcx' data-ref="libunwind::Registers_x86_64::GPRs::__rcx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rcx">__rcx</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="405">405</th><td>    <b>return</b>;</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBX" title='UNW_X86_64_RBX' data-ref="UNW_X86_64_RBX" data-ref-filename="UNW_X86_64_RBX">UNW_X86_64_RBX</a>:</td></tr>
<tr><th id="407">407</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbx" title='libunwind::Registers_x86_64::GPRs::__rbx' data-ref="libunwind::Registers_x86_64::GPRs::__rbx" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbx">__rbx</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="408">408</th><td>    <b>return</b>;</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSI" title='UNW_X86_64_RSI' data-ref="UNW_X86_64_RSI" data-ref-filename="UNW_X86_64_RSI">UNW_X86_64_RSI</a>:</td></tr>
<tr><th id="410">410</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsi" title='libunwind::Registers_x86_64::GPRs::__rsi' data-ref="libunwind::Registers_x86_64::GPRs::__rsi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsi">__rsi</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="411">411</th><td>    <b>return</b>;</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDI" title='UNW_X86_64_RDI' data-ref="UNW_X86_64_RDI" data-ref-filename="UNW_X86_64_RDI">UNW_X86_64_RDI</a>:</td></tr>
<tr><th id="413">413</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rdi" title='libunwind::Registers_x86_64::GPRs::__rdi' data-ref="libunwind::Registers_x86_64::GPRs::__rdi" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rdi">__rdi</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="414">414</th><td>    <b>return</b>;</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBP" title='UNW_X86_64_RBP' data-ref="UNW_X86_64_RBP" data-ref-filename="UNW_X86_64_RBP">UNW_X86_64_RBP</a>:</td></tr>
<tr><th id="416">416</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rbp" title='libunwind::Registers_x86_64::GPRs::__rbp' data-ref="libunwind::Registers_x86_64::GPRs::__rbp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rbp">__rbp</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="417">417</th><td>    <b>return</b>;</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSP" title='UNW_X86_64_RSP' data-ref="UNW_X86_64_RSP" data-ref-filename="UNW_X86_64_RSP">UNW_X86_64_RSP</a>:</td></tr>
<tr><th id="419">419</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__rsp" title='libunwind::Registers_x86_64::GPRs::__rsp' data-ref="libunwind::Registers_x86_64::GPRs::__rsp" data-ref-filename="libunwind..Registers_x86_64..GPRs..__rsp">__rsp</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="420">420</th><td>    <b>return</b>;</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R8" title='UNW_X86_64_R8' data-ref="UNW_X86_64_R8" data-ref-filename="UNW_X86_64_R8">UNW_X86_64_R8</a>:</td></tr>
<tr><th id="422">422</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r8" title='libunwind::Registers_x86_64::GPRs::__r8' data-ref="libunwind::Registers_x86_64::GPRs::__r8" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r8">__r8</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="423">423</th><td>    <b>return</b>;</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R9" title='UNW_X86_64_R9' data-ref="UNW_X86_64_R9" data-ref-filename="UNW_X86_64_R9">UNW_X86_64_R9</a>:</td></tr>
<tr><th id="425">425</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r9" title='libunwind::Registers_x86_64::GPRs::__r9' data-ref="libunwind::Registers_x86_64::GPRs::__r9" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r9">__r9</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="426">426</th><td>    <b>return</b>;</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R10" title='UNW_X86_64_R10' data-ref="UNW_X86_64_R10" data-ref-filename="UNW_X86_64_R10">UNW_X86_64_R10</a>:</td></tr>
<tr><th id="428">428</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r10" title='libunwind::Registers_x86_64::GPRs::__r10' data-ref="libunwind::Registers_x86_64::GPRs::__r10" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r10">__r10</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="429">429</th><td>    <b>return</b>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R11" title='UNW_X86_64_R11' data-ref="UNW_X86_64_R11" data-ref-filename="UNW_X86_64_R11">UNW_X86_64_R11</a>:</td></tr>
<tr><th id="431">431</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r11" title='libunwind::Registers_x86_64::GPRs::__r11' data-ref="libunwind::Registers_x86_64::GPRs::__r11" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r11">__r11</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="432">432</th><td>    <b>return</b>;</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R12" title='UNW_X86_64_R12' data-ref="UNW_X86_64_R12" data-ref-filename="UNW_X86_64_R12">UNW_X86_64_R12</a>:</td></tr>
<tr><th id="434">434</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r12" title='libunwind::Registers_x86_64::GPRs::__r12' data-ref="libunwind::Registers_x86_64::GPRs::__r12" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r12">__r12</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="435">435</th><td>    <b>return</b>;</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R13" title='UNW_X86_64_R13' data-ref="UNW_X86_64_R13" data-ref-filename="UNW_X86_64_R13">UNW_X86_64_R13</a>:</td></tr>
<tr><th id="437">437</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r13" title='libunwind::Registers_x86_64::GPRs::__r13' data-ref="libunwind::Registers_x86_64::GPRs::__r13" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r13">__r13</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="438">438</th><td>    <b>return</b>;</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R14" title='UNW_X86_64_R14' data-ref="UNW_X86_64_R14" data-ref-filename="UNW_X86_64_R14">UNW_X86_64_R14</a>:</td></tr>
<tr><th id="440">440</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r14" title='libunwind::Registers_x86_64::GPRs::__r14' data-ref="libunwind::Registers_x86_64::GPRs::__r14" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r14">__r14</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="441">441</th><td>    <b>return</b>;</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R15" title='UNW_X86_64_R15' data-ref="UNW_X86_64_R15" data-ref-filename="UNW_X86_64_R15">UNW_X86_64_R15</a>:</td></tr>
<tr><th id="443">443</th><td>    <a class="member field" href="#libunwind::Registers_x86_64::_registers" title='libunwind::Registers_x86_64::_registers' data-ref="libunwind::Registers_x86_64::_registers" data-ref-filename="libunwind..Registers_x86_64.._registers">_registers</a>.<a class="ref field" href="#libunwind::Registers_x86_64::GPRs::__r15" title='libunwind::Registers_x86_64::GPRs::__r15' data-ref="libunwind::Registers_x86_64::GPRs::__r15" data-ref-filename="libunwind..Registers_x86_64..GPRs..__r15">__r15</a> = <a class="local col5 ref" href="#25value" title='value' data-ref="25value" data-ref-filename="25value">value</a>;</td></tr>
<tr><th id="444">444</th><td>    <b>return</b>;</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;unsupported x86_64 register&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"unsupported x86_64 register"</q>);</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><b>inline</b> <em>const</em> <em>char</em> *<a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_6415getRegisterNameEi" title='libunwind::Registers_x86_64::getRegisterName' data-ref="_ZN9libunwind16Registers_x86_6415getRegisterNameEi" data-ref-filename="_ZN9libunwind16Registers_x86_6415getRegisterNameEi">getRegisterName</dfn>(<em>int</em> <dfn class="local col6 decl" id="26regNum" title='regNum' data-type='int' data-ref="26regNum" data-ref-filename="26regNum">regNum</dfn>) {</td></tr>
<tr><th id="450">450</th><td>  <b>switch</b> (<a class="local col6 ref" href="#26regNum" title='regNum' data-ref="26regNum" data-ref-filename="26regNum">regNum</a>) {</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_IP" title='UNW_REG_IP' data-ref="UNW_REG_IP" data-ref-filename="UNW_REG_IP">UNW_REG_IP</a>:</td></tr>
<tr><th id="452">452</th><td>    <b>return</b> <q>"rip"</q>;</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_REG_SP" title='UNW_REG_SP' data-ref="UNW_REG_SP" data-ref-filename="UNW_REG_SP">UNW_REG_SP</a>:</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <q>"rsp"</q>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RAX" title='UNW_X86_64_RAX' data-ref="UNW_X86_64_RAX" data-ref-filename="UNW_X86_64_RAX">UNW_X86_64_RAX</a>:</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <q>"rax"</q>;</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDX" title='UNW_X86_64_RDX' data-ref="UNW_X86_64_RDX" data-ref-filename="UNW_X86_64_RDX">UNW_X86_64_RDX</a>:</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <q>"rdx"</q>;</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RCX" title='UNW_X86_64_RCX' data-ref="UNW_X86_64_RCX" data-ref-filename="UNW_X86_64_RCX">UNW_X86_64_RCX</a>:</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <q>"rcx"</q>;</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBX" title='UNW_X86_64_RBX' data-ref="UNW_X86_64_RBX" data-ref-filename="UNW_X86_64_RBX">UNW_X86_64_RBX</a>:</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <q>"rbx"</q>;</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSI" title='UNW_X86_64_RSI' data-ref="UNW_X86_64_RSI" data-ref-filename="UNW_X86_64_RSI">UNW_X86_64_RSI</a>:</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <q>"rsi"</q>;</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RDI" title='UNW_X86_64_RDI' data-ref="UNW_X86_64_RDI" data-ref-filename="UNW_X86_64_RDI">UNW_X86_64_RDI</a>:</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <q>"rdi"</q>;</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RBP" title='UNW_X86_64_RBP' data-ref="UNW_X86_64_RBP" data-ref-filename="UNW_X86_64_RBP">UNW_X86_64_RBP</a>:</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <q>"rbp"</q>;</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_RSP" title='UNW_X86_64_RSP' data-ref="UNW_X86_64_RSP" data-ref-filename="UNW_X86_64_RSP">UNW_X86_64_RSP</a>:</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <q>"rsp"</q>;</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R8" title='UNW_X86_64_R8' data-ref="UNW_X86_64_R8" data-ref-filename="UNW_X86_64_R8">UNW_X86_64_R8</a>:</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R9" title='UNW_X86_64_R9' data-ref="UNW_X86_64_R9" data-ref-filename="UNW_X86_64_R9">UNW_X86_64_R9</a>:</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R10" title='UNW_X86_64_R10' data-ref="UNW_X86_64_R10" data-ref-filename="UNW_X86_64_R10">UNW_X86_64_R10</a>:</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R11" title='UNW_X86_64_R11' data-ref="UNW_X86_64_R11" data-ref-filename="UNW_X86_64_R11">UNW_X86_64_R11</a>:</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R12" title='UNW_X86_64_R12' data-ref="UNW_X86_64_R12" data-ref-filename="UNW_X86_64_R12">UNW_X86_64_R12</a>:</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R13" title='UNW_X86_64_R13' data-ref="UNW_X86_64_R13" data-ref-filename="UNW_X86_64_R13">UNW_X86_64_R13</a>:</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> <q>"r13"</q>;</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R14" title='UNW_X86_64_R14' data-ref="UNW_X86_64_R14" data-ref-filename="UNW_X86_64_R14">UNW_X86_64_R14</a>:</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <q>"r14"</q>;</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_R15" title='UNW_X86_64_R15' data-ref="UNW_X86_64_R15" data-ref-filename="UNW_X86_64_R15">UNW_X86_64_R15</a>:</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <q>"r15"</q>;</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM0" title='UNW_X86_64_XMM0' data-ref="UNW_X86_64_XMM0" data-ref-filename="UNW_X86_64_XMM0">UNW_X86_64_XMM0</a>:</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <q>"xmm0"</q>;</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM1" title='UNW_X86_64_XMM1' data-ref="UNW_X86_64_XMM1" data-ref-filename="UNW_X86_64_XMM1">UNW_X86_64_XMM1</a>:</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> <q>"xmm1"</q>;</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM2" title='UNW_X86_64_XMM2' data-ref="UNW_X86_64_XMM2" data-ref-filename="UNW_X86_64_XMM2">UNW_X86_64_XMM2</a>:</td></tr>
<tr><th id="492">492</th><td>    <b>return</b> <q>"xmm2"</q>;</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM3" title='UNW_X86_64_XMM3' data-ref="UNW_X86_64_XMM3" data-ref-filename="UNW_X86_64_XMM3">UNW_X86_64_XMM3</a>:</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> <q>"xmm3"</q>;</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM4" title='UNW_X86_64_XMM4' data-ref="UNW_X86_64_XMM4" data-ref-filename="UNW_X86_64_XMM4">UNW_X86_64_XMM4</a>:</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <q>"xmm4"</q>;</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM5" title='UNW_X86_64_XMM5' data-ref="UNW_X86_64_XMM5" data-ref-filename="UNW_X86_64_XMM5">UNW_X86_64_XMM5</a>:</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <q>"xmm5"</q>;</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM6" title='UNW_X86_64_XMM6' data-ref="UNW_X86_64_XMM6" data-ref-filename="UNW_X86_64_XMM6">UNW_X86_64_XMM6</a>:</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> <q>"xmm6"</q>;</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM7" title='UNW_X86_64_XMM7' data-ref="UNW_X86_64_XMM7" data-ref-filename="UNW_X86_64_XMM7">UNW_X86_64_XMM7</a>:</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <q>"xmm7"</q>;</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM8" title='UNW_X86_64_XMM8' data-ref="UNW_X86_64_XMM8" data-ref-filename="UNW_X86_64_XMM8">UNW_X86_64_XMM8</a>:</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <q>"xmm8"</q>;</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM9" title='UNW_X86_64_XMM9' data-ref="UNW_X86_64_XMM9" data-ref-filename="UNW_X86_64_XMM9">UNW_X86_64_XMM9</a>:</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <q>"xmm9"</q>;</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM10" title='UNW_X86_64_XMM10' data-ref="UNW_X86_64_XMM10" data-ref-filename="UNW_X86_64_XMM10">UNW_X86_64_XMM10</a>:</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <q>"xmm10"</q>;</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM11" title='UNW_X86_64_XMM11' data-ref="UNW_X86_64_XMM11" data-ref-filename="UNW_X86_64_XMM11">UNW_X86_64_XMM11</a>:</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> <q>"xmm11"</q>;</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM12" title='UNW_X86_64_XMM12' data-ref="UNW_X86_64_XMM12" data-ref-filename="UNW_X86_64_XMM12">UNW_X86_64_XMM12</a>:</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <q>"xmm12"</q>;</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM13" title='UNW_X86_64_XMM13' data-ref="UNW_X86_64_XMM13" data-ref-filename="UNW_X86_64_XMM13">UNW_X86_64_XMM13</a>:</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <q>"xmm13"</q>;</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM14" title='UNW_X86_64_XMM14' data-ref="UNW_X86_64_XMM14" data-ref-filename="UNW_X86_64_XMM14">UNW_X86_64_XMM14</a>:</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> <q>"xmm14"</q>;</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <a class="enum" href="../include/libunwind.h.html#UNW_X86_64_XMM15" title='UNW_X86_64_XMM15' data-ref="UNW_X86_64_XMM15" data-ref-filename="UNW_X86_64_XMM15">UNW_X86_64_XMM15</a>:</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <q>"xmm15"</q>;</td></tr>
<tr><th id="519">519</th><td>  <b>default</b>:</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td>}</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><b>inline</b> <em>double</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi" title='libunwind::Registers_x86_64::getFloatRegister' data-ref="_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6416getFloatRegisterEi">getFloatRegister</dfn>(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;no x86_64 float registers&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"no x86_64 float registers"</q>);</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><b>inline</b> <em>void</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_6416setFloatRegisterEid" title='libunwind::Registers_x86_64::setFloatRegister' data-ref="_ZN9libunwind16Registers_x86_6416setFloatRegisterEid" data-ref-filename="_ZN9libunwind16Registers_x86_6416setFloatRegisterEid">setFloatRegister</dfn>(<em>int</em>, <em>double</em>) {</td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;no x86_64 float registers&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"no x86_64 float registers"</q>);</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><b>inline</b> <em>bool</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi" title='libunwind::Registers_x86_64::validVectorRegister' data-ref="_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6419validVectorRegisterEi">validVectorRegister</dfn>(<em>int</em> <dfn class="local col7 decl" id="27regNum" title='regNum' data-type='int' data-ref="27regNum" data-ref-filename="27regNum">regNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="533">533</th><td><u>#<span data-ppcond="533">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (regNum &lt; UNW_X86_64_XMM0)</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (regNum &gt; UNW_X86_64_XMM15)</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="538">538</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="539">539</th><td><u>#<span data-ppcond="533">else</span></u></td></tr>
<tr><th id="540">540</th><td>  (<em>void</em>)<a class="local col7 ref" href="#27regNum" title='regNum' data-ref="27regNum" data-ref-filename="27regNum">regNum</a>; <i>// suppress unused parameter warning</i></td></tr>
<tr><th id="541">541</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td><u>#<span data-ppcond="533">endif</span></u></td></tr>
<tr><th id="543">543</th><td>}</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><b>inline</b> <a class="type" href="#libunwind::v128" title='libunwind::v128' data-ref="libunwind::v128" data-ref-filename="libunwind..v128">v128</a> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi" title='libunwind::Registers_x86_64::getVectorRegister' data-ref="_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi" data-ref-filename="_ZNK9libunwind16Registers_x86_6417getVectorRegisterEi">getVectorRegister</dfn>(<em>int</em> <dfn class="local col8 decl" id="28regNum" title='regNum' data-type='int' data-ref="28regNum" data-ref-filename="28regNum">regNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td><u>#<span data-ppcond="546">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="547">547</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="548">548</th><td>  <b>return</b> _xmm[regNum - UNW_X86_64_XMM0];</td></tr>
<tr><th id="549">549</th><td><u>#<span data-ppcond="546">else</span></u></td></tr>
<tr><th id="550">550</th><td>  (<em>void</em>)<a class="local col8 ref" href="#28regNum" title='regNum' data-ref="28regNum" data-ref-filename="28regNum">regNum</a>; <i>// suppress unused parameter warning</i></td></tr>
<tr><th id="551">551</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;no x86_64 vector registers&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"no x86_64 vector registers"</q>);</td></tr>
<tr><th id="552">552</th><td><u>#<span data-ppcond="546">endif</span></u></td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><b>inline</b> <em>void</em> <a class="type" href="#libunwind::Registers_x86_64" title='libunwind::Registers_x86_64' data-ref="libunwind::Registers_x86_64" data-ref-filename="libunwind..Registers_x86_64">Registers_x86_64</a>::<dfn class="decl def fn" id="_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E" title='libunwind::Registers_x86_64::setVectorRegister' data-ref="_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E" data-ref-filename="_ZN9libunwind16Registers_x86_6417setVectorRegisterEiNS_4v128E">setVectorRegister</dfn>(<em>int</em> <dfn class="local col9 decl" id="29regNum" title='regNum' data-type='int' data-ref="29regNum" data-ref-filename="29regNum">regNum</dfn>, <a class="type" href="#libunwind::v128" title='libunwind::v128' data-ref="libunwind::v128" data-ref-filename="libunwind..v128">v128</a> <dfn class="local col0 decl" id="30value" title='value' data-type='libunwind::v128' data-ref="30value" data-ref-filename="30value">value</dfn>) {</td></tr>
<tr><th id="556">556</th><td><u>#<span data-ppcond="556">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="557">557</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="558">558</th><td>  _xmm[regNum - UNW_X86_64_XMM0] = value;</td></tr>
<tr><th id="559">559</th><td><u>#<span data-ppcond="556">else</span></u></td></tr>
<tr><th id="560">560</th><td>  (<em>void</em>)<a class="local col9 ref" href="#29regNum" title='regNum' data-ref="29regNum" data-ref-filename="29regNum">regNum</a>; (<em>void</em>)<a class="local col0 ref" href="#30value" title='value' data-ref="30value" data-ref-filename="30value">value</a>; <i>// suppress unused parameter warnings</i></td></tr>
<tr><th id="561">561</th><td>  <a class="macro" href="config.h.html#148" title="do { fprintf(stderr, &quot;libunwind: %s - %s\n&quot;, __func__, &quot;no x86_64 vector registers&quot;); fflush(stderr); abort(); } while (0)" data-ref="_M/_LIBUNWIND_ABORT">_LIBUNWIND_ABORT</a>(<q>"no x86_64 vector registers"</q>);</td></tr>
<tr><th id="562">562</th><td><u>#<span data-ppcond="556">endif</span></u></td></tr>
<tr><th id="563">563</th><td>}</td></tr>
<tr><th id="564">564</th><td><u>#<span data-ppcond="251">endif</span> // _LIBUNWIND_TARGET_X86_64</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#<span data-ppcond="567">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_PPC">_LIBUNWIND_TARGET_PPC</span>)</u></td></tr>
<tr><th id="568">568</th><td><i class="doc">/// Registers_ppc holds the register state of a thread in a 32-bit PowerPC</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="570">570</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_ppc {</td></tr>
<tr><th id="571">571</th><td><b>public</b>:</td></tr>
<tr><th id="572">572</th><td>  Registers_ppc();</td></tr>
<tr><th id="573">573</th><td>  Registers_ppc(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="576">576</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="577">577</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="578">578</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="579">579</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="580">580</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="581">581</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="582">582</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="583">583</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="584">584</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="585">585</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="586">586</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_PPC; }</td></tr>
<tr><th id="587">587</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_PPC; }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__r1; }</td></tr>
<tr><th id="590">590</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__r1 = value; }</td></tr>
<tr><th id="591">591</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__srr0; }</td></tr>
<tr><th id="592">592</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__srr0 = value; }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><b>private</b>:</td></tr>
<tr><th id="595">595</th><td>  <b>struct</b> ppc_thread_state_t {</td></tr>
<tr><th id="596">596</th><td>    <em>unsigned</em> <em>int</em> __srr0; <i>/* Instruction address register (PC) */</i></td></tr>
<tr><th id="597">597</th><td>    <em>unsigned</em> <em>int</em> __srr1; <i>/* Machine state register (supervisor) */</i></td></tr>
<tr><th id="598">598</th><td>    <em>unsigned</em> <em>int</em> __r0;</td></tr>
<tr><th id="599">599</th><td>    <em>unsigned</em> <em>int</em> __r1;</td></tr>
<tr><th id="600">600</th><td>    <em>unsigned</em> <em>int</em> __r2;</td></tr>
<tr><th id="601">601</th><td>    <em>unsigned</em> <em>int</em> __r3;</td></tr>
<tr><th id="602">602</th><td>    <em>unsigned</em> <em>int</em> __r4;</td></tr>
<tr><th id="603">603</th><td>    <em>unsigned</em> <em>int</em> __r5;</td></tr>
<tr><th id="604">604</th><td>    <em>unsigned</em> <em>int</em> __r6;</td></tr>
<tr><th id="605">605</th><td>    <em>unsigned</em> <em>int</em> __r7;</td></tr>
<tr><th id="606">606</th><td>    <em>unsigned</em> <em>int</em> __r8;</td></tr>
<tr><th id="607">607</th><td>    <em>unsigned</em> <em>int</em> __r9;</td></tr>
<tr><th id="608">608</th><td>    <em>unsigned</em> <em>int</em> __r10;</td></tr>
<tr><th id="609">609</th><td>    <em>unsigned</em> <em>int</em> __r11;</td></tr>
<tr><th id="610">610</th><td>    <em>unsigned</em> <em>int</em> __r12;</td></tr>
<tr><th id="611">611</th><td>    <em>unsigned</em> <em>int</em> __r13;</td></tr>
<tr><th id="612">612</th><td>    <em>unsigned</em> <em>int</em> __r14;</td></tr>
<tr><th id="613">613</th><td>    <em>unsigned</em> <em>int</em> __r15;</td></tr>
<tr><th id="614">614</th><td>    <em>unsigned</em> <em>int</em> __r16;</td></tr>
<tr><th id="615">615</th><td>    <em>unsigned</em> <em>int</em> __r17;</td></tr>
<tr><th id="616">616</th><td>    <em>unsigned</em> <em>int</em> __r18;</td></tr>
<tr><th id="617">617</th><td>    <em>unsigned</em> <em>int</em> __r19;</td></tr>
<tr><th id="618">618</th><td>    <em>unsigned</em> <em>int</em> __r20;</td></tr>
<tr><th id="619">619</th><td>    <em>unsigned</em> <em>int</em> __r21;</td></tr>
<tr><th id="620">620</th><td>    <em>unsigned</em> <em>int</em> __r22;</td></tr>
<tr><th id="621">621</th><td>    <em>unsigned</em> <em>int</em> __r23;</td></tr>
<tr><th id="622">622</th><td>    <em>unsigned</em> <em>int</em> __r24;</td></tr>
<tr><th id="623">623</th><td>    <em>unsigned</em> <em>int</em> __r25;</td></tr>
<tr><th id="624">624</th><td>    <em>unsigned</em> <em>int</em> __r26;</td></tr>
<tr><th id="625">625</th><td>    <em>unsigned</em> <em>int</em> __r27;</td></tr>
<tr><th id="626">626</th><td>    <em>unsigned</em> <em>int</em> __r28;</td></tr>
<tr><th id="627">627</th><td>    <em>unsigned</em> <em>int</em> __r29;</td></tr>
<tr><th id="628">628</th><td>    <em>unsigned</em> <em>int</em> __r30;</td></tr>
<tr><th id="629">629</th><td>    <em>unsigned</em> <em>int</em> __r31;</td></tr>
<tr><th id="630">630</th><td>    <em>unsigned</em> <em>int</em> __cr;     <i>/* Condition register */</i></td></tr>
<tr><th id="631">631</th><td>    <em>unsigned</em> <em>int</em> __xer;    <i>/* User's integer exception register */</i></td></tr>
<tr><th id="632">632</th><td>    <em>unsigned</em> <em>int</em> __lr;     <i>/* Link register */</i></td></tr>
<tr><th id="633">633</th><td>    <em>unsigned</em> <em>int</em> __ctr;    <i>/* Count register */</i></td></tr>
<tr><th id="634">634</th><td>    <em>unsigned</em> <em>int</em> __mq;     <i>/* MQ register (601 only) */</i></td></tr>
<tr><th id="635">635</th><td>    <em>unsigned</em> <em>int</em> __vrsave; <i>/* Vector Save Register */</i></td></tr>
<tr><th id="636">636</th><td>  };</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <b>struct</b> ppc_float_state_t {</td></tr>
<tr><th id="639">639</th><td>    <em>double</em> __fpregs[<var>32</var>];</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>    <em>unsigned</em> <em>int</em> __fpscr_pad; <i>/* fpscr is 64 bits, 32 bits of rubbish */</i></td></tr>
<tr><th id="642">642</th><td>    <em>unsigned</em> <em>int</em> __fpscr;     <i>/* floating point status register */</i></td></tr>
<tr><th id="643">643</th><td>  };</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  ppc_thread_state_t _registers;</td></tr>
<tr><th id="646">646</th><td>  ppc_float_state_t  _floatRegisters;</td></tr>
<tr><th id="647">647</th><td>  v128               _vectorRegisters[<var>32</var>]; <i>// offset 424</i></td></tr>
<tr><th id="648">648</th><td>};</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><b>inline</b> Registers_ppc::Registers_ppc(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="651">651</th><td>  <b>static_assert</b>((check_fit&lt;Registers_ppc, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="652">652</th><td>                <q>"ppc registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="653">653</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="654">654</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="655">655</th><td>  <b>static_assert</b>(<b>sizeof</b>(ppc_thread_state_t) == <var>160</var>,</td></tr>
<tr><th id="656">656</th><td>                <q>"expected float register offset to be 160"</q>);</td></tr>
<tr><th id="657">657</th><td>  memcpy(&amp;_floatRegisters,</td></tr>
<tr><th id="658">658</th><td>         <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers) + <b>sizeof</b>(ppc_thread_state_t),</td></tr>
<tr><th id="659">659</th><td>         <b>sizeof</b>(_floatRegisters));</td></tr>
<tr><th id="660">660</th><td>  <b>static_assert</b>(<b>sizeof</b>(ppc_thread_state_t) + <b>sizeof</b>(ppc_float_state_t) == <var>424</var>,</td></tr>
<tr><th id="661">661</th><td>                <q>"expected vector register offset to be 424 bytes"</q>);</td></tr>
<tr><th id="662">662</th><td>  memcpy(_vectorRegisters,</td></tr>
<tr><th id="663">663</th><td>         <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers) + <b>sizeof</b>(ppc_thread_state_t) +</td></tr>
<tr><th id="664">664</th><td>             <b>sizeof</b>(ppc_float_state_t),</td></tr>
<tr><th id="665">665</th><td>         <b>sizeof</b>(_vectorRegisters));</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><b>inline</b> Registers_ppc::Registers_ppc() {</td></tr>
<tr><th id="669">669</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="670">670</th><td>  memset(&amp;_floatRegisters, <var>0</var>, <b>sizeof</b>(_floatRegisters));</td></tr>
<tr><th id="671">671</th><td>  memset(&amp;_vectorRegisters, <var>0</var>, <b>sizeof</b>(_vectorRegisters));</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><b>inline</b> <em>bool</em> Registers_ppc::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="677">677</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="678">678</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="679">679</th><td>  <b>if</b> (regNum == UNW_PPC_VRSAVE)</td></tr>
<tr><th id="680">680</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="681">681</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="682">682</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="683">683</th><td>  <b>if</b> (regNum &lt;= UNW_PPC_R31)</td></tr>
<tr><th id="684">684</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (regNum == UNW_PPC_MQ)</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (regNum == UNW_PPC_LR)</td></tr>
<tr><th id="688">688</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="689">689</th><td>  <b>if</b> (regNum == UNW_PPC_CTR)</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> ((UNW_PPC_CR0 &lt;= regNum) &amp;&amp; (regNum &lt;= UNW_PPC_CR7))</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="693">693</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="694">694</th><td>}</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><b>inline</b> uint32_t Registers_ppc::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="699">699</th><td>    <b>return</b> _registers.__srr0;</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="701">701</th><td>    <b>return</b> _registers.__r1;</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> UNW_PPC_R0:</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> _registers.__r0;</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> UNW_PPC_R1:</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> _registers.__r1;</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> UNW_PPC_R2:</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> _registers.__r2;</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> UNW_PPC_R3:</td></tr>
<tr><th id="709">709</th><td>    <b>return</b> _registers.__r3;</td></tr>
<tr><th id="710">710</th><td>  <b>case</b> UNW_PPC_R4:</td></tr>
<tr><th id="711">711</th><td>    <b>return</b> _registers.__r4;</td></tr>
<tr><th id="712">712</th><td>  <b>case</b> UNW_PPC_R5:</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> _registers.__r5;</td></tr>
<tr><th id="714">714</th><td>  <b>case</b> UNW_PPC_R6:</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> _registers.__r6;</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> UNW_PPC_R7:</td></tr>
<tr><th id="717">717</th><td>    <b>return</b> _registers.__r7;</td></tr>
<tr><th id="718">718</th><td>  <b>case</b> UNW_PPC_R8:</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> _registers.__r8;</td></tr>
<tr><th id="720">720</th><td>  <b>case</b> UNW_PPC_R9:</td></tr>
<tr><th id="721">721</th><td>    <b>return</b> _registers.__r9;</td></tr>
<tr><th id="722">722</th><td>  <b>case</b> UNW_PPC_R10:</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> _registers.__r10;</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> UNW_PPC_R11:</td></tr>
<tr><th id="725">725</th><td>    <b>return</b> _registers.__r11;</td></tr>
<tr><th id="726">726</th><td>  <b>case</b> UNW_PPC_R12:</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> _registers.__r12;</td></tr>
<tr><th id="728">728</th><td>  <b>case</b> UNW_PPC_R13:</td></tr>
<tr><th id="729">729</th><td>    <b>return</b> _registers.__r13;</td></tr>
<tr><th id="730">730</th><td>  <b>case</b> UNW_PPC_R14:</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> _registers.__r14;</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> UNW_PPC_R15:</td></tr>
<tr><th id="733">733</th><td>    <b>return</b> _registers.__r15;</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> UNW_PPC_R16:</td></tr>
<tr><th id="735">735</th><td>    <b>return</b> _registers.__r16;</td></tr>
<tr><th id="736">736</th><td>  <b>case</b> UNW_PPC_R17:</td></tr>
<tr><th id="737">737</th><td>    <b>return</b> _registers.__r17;</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> UNW_PPC_R18:</td></tr>
<tr><th id="739">739</th><td>    <b>return</b> _registers.__r18;</td></tr>
<tr><th id="740">740</th><td>  <b>case</b> UNW_PPC_R19:</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> _registers.__r19;</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> UNW_PPC_R20:</td></tr>
<tr><th id="743">743</th><td>    <b>return</b> _registers.__r20;</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> UNW_PPC_R21:</td></tr>
<tr><th id="745">745</th><td>    <b>return</b> _registers.__r21;</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> UNW_PPC_R22:</td></tr>
<tr><th id="747">747</th><td>    <b>return</b> _registers.__r22;</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> UNW_PPC_R23:</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> _registers.__r23;</td></tr>
<tr><th id="750">750</th><td>  <b>case</b> UNW_PPC_R24:</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> _registers.__r24;</td></tr>
<tr><th id="752">752</th><td>  <b>case</b> UNW_PPC_R25:</td></tr>
<tr><th id="753">753</th><td>    <b>return</b> _registers.__r25;</td></tr>
<tr><th id="754">754</th><td>  <b>case</b> UNW_PPC_R26:</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> _registers.__r26;</td></tr>
<tr><th id="756">756</th><td>  <b>case</b> UNW_PPC_R27:</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> _registers.__r27;</td></tr>
<tr><th id="758">758</th><td>  <b>case</b> UNW_PPC_R28:</td></tr>
<tr><th id="759">759</th><td>    <b>return</b> _registers.__r28;</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> UNW_PPC_R29:</td></tr>
<tr><th id="761">761</th><td>    <b>return</b> _registers.__r29;</td></tr>
<tr><th id="762">762</th><td>  <b>case</b> UNW_PPC_R30:</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> _registers.__r30;</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> UNW_PPC_R31:</td></tr>
<tr><th id="765">765</th><td>    <b>return</b> _registers.__r31;</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> UNW_PPC_LR:</td></tr>
<tr><th id="767">767</th><td>    <b>return</b> _registers.__lr;</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> UNW_PPC_CR0:</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> (_registers.__cr &amp; <var>0xF0000000</var>);</td></tr>
<tr><th id="770">770</th><td>  <b>case</b> UNW_PPC_CR1:</td></tr>
<tr><th id="771">771</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0F000000</var>);</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> UNW_PPC_CR2:</td></tr>
<tr><th id="773">773</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x00F00000</var>);</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> UNW_PPC_CR3:</td></tr>
<tr><th id="775">775</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x000F0000</var>);</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> UNW_PPC_CR4:</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0000F000</var>);</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> UNW_PPC_CR5:</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x00000F00</var>);</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> UNW_PPC_CR6:</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x000000F0</var>);</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> UNW_PPC_CR7:</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0000000F</var>);</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> UNW_PPC_VRSAVE:</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> _registers.__vrsave;</td></tr>
<tr><th id="786">786</th><td>  }</td></tr>
<tr><th id="787">787</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ppc register"</q>);</td></tr>
<tr><th id="788">788</th><td>}</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><b>inline</b> <em>void</em> Registers_ppc::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="791">791</th><td>  <i>//fprintf(stderr, "Registers_ppc::setRegister(%d, 0x%08X)\n", regNum, value);</i></td></tr>
<tr><th id="792">792</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="793">793</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="794">794</th><td>    _registers.__srr0 = value;</td></tr>
<tr><th id="795">795</th><td>    <b>return</b>;</td></tr>
<tr><th id="796">796</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="797">797</th><td>    _registers.__r1 = value;</td></tr>
<tr><th id="798">798</th><td>    <b>return</b>;</td></tr>
<tr><th id="799">799</th><td>  <b>case</b> UNW_PPC_R0:</td></tr>
<tr><th id="800">800</th><td>    _registers.__r0 = value;</td></tr>
<tr><th id="801">801</th><td>    <b>return</b>;</td></tr>
<tr><th id="802">802</th><td>  <b>case</b> UNW_PPC_R1:</td></tr>
<tr><th id="803">803</th><td>    _registers.__r1 = value;</td></tr>
<tr><th id="804">804</th><td>    <b>return</b>;</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> UNW_PPC_R2:</td></tr>
<tr><th id="806">806</th><td>    _registers.__r2 = value;</td></tr>
<tr><th id="807">807</th><td>    <b>return</b>;</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> UNW_PPC_R3:</td></tr>
<tr><th id="809">809</th><td>    _registers.__r3 = value;</td></tr>
<tr><th id="810">810</th><td>    <b>return</b>;</td></tr>
<tr><th id="811">811</th><td>  <b>case</b> UNW_PPC_R4:</td></tr>
<tr><th id="812">812</th><td>    _registers.__r4 = value;</td></tr>
<tr><th id="813">813</th><td>    <b>return</b>;</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> UNW_PPC_R5:</td></tr>
<tr><th id="815">815</th><td>    _registers.__r5 = value;</td></tr>
<tr><th id="816">816</th><td>    <b>return</b>;</td></tr>
<tr><th id="817">817</th><td>  <b>case</b> UNW_PPC_R6:</td></tr>
<tr><th id="818">818</th><td>    _registers.__r6 = value;</td></tr>
<tr><th id="819">819</th><td>    <b>return</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> UNW_PPC_R7:</td></tr>
<tr><th id="821">821</th><td>    _registers.__r7 = value;</td></tr>
<tr><th id="822">822</th><td>    <b>return</b>;</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> UNW_PPC_R8:</td></tr>
<tr><th id="824">824</th><td>    _registers.__r8 = value;</td></tr>
<tr><th id="825">825</th><td>    <b>return</b>;</td></tr>
<tr><th id="826">826</th><td>  <b>case</b> UNW_PPC_R9:</td></tr>
<tr><th id="827">827</th><td>    _registers.__r9 = value;</td></tr>
<tr><th id="828">828</th><td>    <b>return</b>;</td></tr>
<tr><th id="829">829</th><td>  <b>case</b> UNW_PPC_R10:</td></tr>
<tr><th id="830">830</th><td>    _registers.__r10 = value;</td></tr>
<tr><th id="831">831</th><td>    <b>return</b>;</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> UNW_PPC_R11:</td></tr>
<tr><th id="833">833</th><td>    _registers.__r11 = value;</td></tr>
<tr><th id="834">834</th><td>    <b>return</b>;</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> UNW_PPC_R12:</td></tr>
<tr><th id="836">836</th><td>    _registers.__r12 = value;</td></tr>
<tr><th id="837">837</th><td>    <b>return</b>;</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> UNW_PPC_R13:</td></tr>
<tr><th id="839">839</th><td>    _registers.__r13 = value;</td></tr>
<tr><th id="840">840</th><td>    <b>return</b>;</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> UNW_PPC_R14:</td></tr>
<tr><th id="842">842</th><td>    _registers.__r14 = value;</td></tr>
<tr><th id="843">843</th><td>    <b>return</b>;</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> UNW_PPC_R15:</td></tr>
<tr><th id="845">845</th><td>    _registers.__r15 = value;</td></tr>
<tr><th id="846">846</th><td>    <b>return</b>;</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> UNW_PPC_R16:</td></tr>
<tr><th id="848">848</th><td>    _registers.__r16 = value;</td></tr>
<tr><th id="849">849</th><td>    <b>return</b>;</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> UNW_PPC_R17:</td></tr>
<tr><th id="851">851</th><td>    _registers.__r17 = value;</td></tr>
<tr><th id="852">852</th><td>    <b>return</b>;</td></tr>
<tr><th id="853">853</th><td>  <b>case</b> UNW_PPC_R18:</td></tr>
<tr><th id="854">854</th><td>    _registers.__r18 = value;</td></tr>
<tr><th id="855">855</th><td>    <b>return</b>;</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> UNW_PPC_R19:</td></tr>
<tr><th id="857">857</th><td>    _registers.__r19 = value;</td></tr>
<tr><th id="858">858</th><td>    <b>return</b>;</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> UNW_PPC_R20:</td></tr>
<tr><th id="860">860</th><td>    _registers.__r20 = value;</td></tr>
<tr><th id="861">861</th><td>    <b>return</b>;</td></tr>
<tr><th id="862">862</th><td>  <b>case</b> UNW_PPC_R21:</td></tr>
<tr><th id="863">863</th><td>    _registers.__r21 = value;</td></tr>
<tr><th id="864">864</th><td>    <b>return</b>;</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> UNW_PPC_R22:</td></tr>
<tr><th id="866">866</th><td>    _registers.__r22 = value;</td></tr>
<tr><th id="867">867</th><td>    <b>return</b>;</td></tr>
<tr><th id="868">868</th><td>  <b>case</b> UNW_PPC_R23:</td></tr>
<tr><th id="869">869</th><td>    _registers.__r23 = value;</td></tr>
<tr><th id="870">870</th><td>    <b>return</b>;</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> UNW_PPC_R24:</td></tr>
<tr><th id="872">872</th><td>    _registers.__r24 = value;</td></tr>
<tr><th id="873">873</th><td>    <b>return</b>;</td></tr>
<tr><th id="874">874</th><td>  <b>case</b> UNW_PPC_R25:</td></tr>
<tr><th id="875">875</th><td>    _registers.__r25 = value;</td></tr>
<tr><th id="876">876</th><td>    <b>return</b>;</td></tr>
<tr><th id="877">877</th><td>  <b>case</b> UNW_PPC_R26:</td></tr>
<tr><th id="878">878</th><td>    _registers.__r26 = value;</td></tr>
<tr><th id="879">879</th><td>    <b>return</b>;</td></tr>
<tr><th id="880">880</th><td>  <b>case</b> UNW_PPC_R27:</td></tr>
<tr><th id="881">881</th><td>    _registers.__r27 = value;</td></tr>
<tr><th id="882">882</th><td>    <b>return</b>;</td></tr>
<tr><th id="883">883</th><td>  <b>case</b> UNW_PPC_R28:</td></tr>
<tr><th id="884">884</th><td>    _registers.__r28 = value;</td></tr>
<tr><th id="885">885</th><td>    <b>return</b>;</td></tr>
<tr><th id="886">886</th><td>  <b>case</b> UNW_PPC_R29:</td></tr>
<tr><th id="887">887</th><td>    _registers.__r29 = value;</td></tr>
<tr><th id="888">888</th><td>    <b>return</b>;</td></tr>
<tr><th id="889">889</th><td>  <b>case</b> UNW_PPC_R30:</td></tr>
<tr><th id="890">890</th><td>    _registers.__r30 = value;</td></tr>
<tr><th id="891">891</th><td>    <b>return</b>;</td></tr>
<tr><th id="892">892</th><td>  <b>case</b> UNW_PPC_R31:</td></tr>
<tr><th id="893">893</th><td>    _registers.__r31 = value;</td></tr>
<tr><th id="894">894</th><td>    <b>return</b>;</td></tr>
<tr><th id="895">895</th><td>  <b>case</b> UNW_PPC_MQ:</td></tr>
<tr><th id="896">896</th><td>    _registers.__mq = value;</td></tr>
<tr><th id="897">897</th><td>    <b>return</b>;</td></tr>
<tr><th id="898">898</th><td>  <b>case</b> UNW_PPC_LR:</td></tr>
<tr><th id="899">899</th><td>    _registers.__lr = value;</td></tr>
<tr><th id="900">900</th><td>    <b>return</b>;</td></tr>
<tr><th id="901">901</th><td>  <b>case</b> UNW_PPC_CTR:</td></tr>
<tr><th id="902">902</th><td>    _registers.__ctr = value;</td></tr>
<tr><th id="903">903</th><td>    <b>return</b>;</td></tr>
<tr><th id="904">904</th><td>  <b>case</b> UNW_PPC_CR0:</td></tr>
<tr><th id="905">905</th><td>    _registers.__cr &amp;= <var>0x0FFFFFFF</var>;</td></tr>
<tr><th id="906">906</th><td>    _registers.__cr |= (value &amp; <var>0xF0000000</var>);</td></tr>
<tr><th id="907">907</th><td>    <b>return</b>;</td></tr>
<tr><th id="908">908</th><td>  <b>case</b> UNW_PPC_CR1:</td></tr>
<tr><th id="909">909</th><td>    _registers.__cr &amp;= <var>0xF0FFFFFF</var>;</td></tr>
<tr><th id="910">910</th><td>    _registers.__cr |= (value &amp; <var>0x0F000000</var>);</td></tr>
<tr><th id="911">911</th><td>    <b>return</b>;</td></tr>
<tr><th id="912">912</th><td>  <b>case</b> UNW_PPC_CR2:</td></tr>
<tr><th id="913">913</th><td>    _registers.__cr &amp;= <var>0xFF0FFFFF</var>;</td></tr>
<tr><th id="914">914</th><td>    _registers.__cr |= (value &amp; <var>0x00F00000</var>);</td></tr>
<tr><th id="915">915</th><td>    <b>return</b>;</td></tr>
<tr><th id="916">916</th><td>  <b>case</b> UNW_PPC_CR3:</td></tr>
<tr><th id="917">917</th><td>    _registers.__cr &amp;= <var>0xFFF0FFFF</var>;</td></tr>
<tr><th id="918">918</th><td>    _registers.__cr |= (value &amp; <var>0x000F0000</var>);</td></tr>
<tr><th id="919">919</th><td>    <b>return</b>;</td></tr>
<tr><th id="920">920</th><td>  <b>case</b> UNW_PPC_CR4:</td></tr>
<tr><th id="921">921</th><td>    _registers.__cr &amp;= <var>0xFFFF0FFF</var>;</td></tr>
<tr><th id="922">922</th><td>    _registers.__cr |= (value &amp; <var>0x0000F000</var>);</td></tr>
<tr><th id="923">923</th><td>    <b>return</b>;</td></tr>
<tr><th id="924">924</th><td>  <b>case</b> UNW_PPC_CR5:</td></tr>
<tr><th id="925">925</th><td>    _registers.__cr &amp;= <var>0xFFFFF0FF</var>;</td></tr>
<tr><th id="926">926</th><td>    _registers.__cr |= (value &amp; <var>0x00000F00</var>);</td></tr>
<tr><th id="927">927</th><td>    <b>return</b>;</td></tr>
<tr><th id="928">928</th><td>  <b>case</b> UNW_PPC_CR6:</td></tr>
<tr><th id="929">929</th><td>    _registers.__cr &amp;= <var>0xFFFFFF0F</var>;</td></tr>
<tr><th id="930">930</th><td>    _registers.__cr |= (value &amp; <var>0x000000F0</var>);</td></tr>
<tr><th id="931">931</th><td>    <b>return</b>;</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> UNW_PPC_CR7:</td></tr>
<tr><th id="933">933</th><td>    _registers.__cr &amp;= <var>0xFFFFFFF0</var>;</td></tr>
<tr><th id="934">934</th><td>    _registers.__cr |= (value &amp; <var>0x0000000F</var>);</td></tr>
<tr><th id="935">935</th><td>    <b>return</b>;</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> UNW_PPC_VRSAVE:</td></tr>
<tr><th id="937">937</th><td>    _registers.__vrsave = value;</td></tr>
<tr><th id="938">938</th><td>    <b>return</b>;</td></tr>
<tr><th id="939">939</th><td>    <i>// not saved</i></td></tr>
<tr><th id="940">940</th><td>    <b>return</b>;</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> UNW_PPC_XER:</td></tr>
<tr><th id="942">942</th><td>    _registers.__xer = value;</td></tr>
<tr><th id="943">943</th><td>    <b>return</b>;</td></tr>
<tr><th id="944">944</th><td>  <b>case</b> UNW_PPC_AP:</td></tr>
<tr><th id="945">945</th><td>  <b>case</b> UNW_PPC_VSCR:</td></tr>
<tr><th id="946">946</th><td>  <b>case</b> UNW_PPC_SPEFSCR:</td></tr>
<tr><th id="947">947</th><td>    <i>// not saved</i></td></tr>
<tr><th id="948">948</th><td>    <b>return</b>;</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ppc register"</q>);</td></tr>
<tr><th id="951">951</th><td>}</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><b>inline</b> <em>bool</em> Registers_ppc::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="954">954</th><td>  <b>if</b> (regNum &lt; UNW_PPC_F0)</td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="956">956</th><td>  <b>if</b> (regNum &gt; UNW_PPC_F31)</td></tr>
<tr><th id="957">957</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="958">958</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="959">959</th><td>}</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><b>inline</b> <em>double</em> Registers_ppc::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="962">962</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="963">963</th><td>  <b>return</b> _floatRegisters.__fpregs[regNum - UNW_PPC_F0];</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><b>inline</b> <em>void</em> Registers_ppc::setFloatRegister(<em>int</em> regNum, <em>double</em> value) {</td></tr>
<tr><th id="967">967</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="968">968</th><td>  _floatRegisters.__fpregs[regNum - UNW_PPC_F0] = value;</td></tr>
<tr><th id="969">969</th><td>}</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><b>inline</b> <em>bool</em> Registers_ppc::validVectorRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="972">972</th><td>  <b>if</b> (regNum &lt; UNW_PPC_V0)</td></tr>
<tr><th id="973">973</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="974">974</th><td>  <b>if</b> (regNum &gt; UNW_PPC_V31)</td></tr>
<tr><th id="975">975</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="976">976</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><b>inline</b> v128 Registers_ppc::getVectorRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="980">980</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="981">981</th><td>  v128 result = _vectorRegisters[regNum - UNW_PPC_V0];</td></tr>
<tr><th id="982">982</th><td>  <b>return</b> result;</td></tr>
<tr><th id="983">983</th><td>}</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><b>inline</b> <em>void</em> Registers_ppc::setVectorRegister(<em>int</em> regNum, v128 value) {</td></tr>
<tr><th id="986">986</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="987">987</th><td>  _vectorRegisters[regNum - UNW_PPC_V0] = value;</td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_ppc::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="991">991</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="993">993</th><td>    <b>return</b> <q>"ip"</q>;</td></tr>
<tr><th id="994">994</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="995">995</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="996">996</th><td>  <b>case</b> UNW_PPC_R0:</td></tr>
<tr><th id="997">997</th><td>    <b>return</b> <q>"r0"</q>;</td></tr>
<tr><th id="998">998</th><td>  <b>case</b> UNW_PPC_R1:</td></tr>
<tr><th id="999">999</th><td>    <b>return</b> <q>"r1"</q>;</td></tr>
<tr><th id="1000">1000</th><td>  <b>case</b> UNW_PPC_R2:</td></tr>
<tr><th id="1001">1001</th><td>    <b>return</b> <q>"r2"</q>;</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> UNW_PPC_R3:</td></tr>
<tr><th id="1003">1003</th><td>    <b>return</b> <q>"r3"</q>;</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> UNW_PPC_R4:</td></tr>
<tr><th id="1005">1005</th><td>    <b>return</b> <q>"r4"</q>;</td></tr>
<tr><th id="1006">1006</th><td>  <b>case</b> UNW_PPC_R5:</td></tr>
<tr><th id="1007">1007</th><td>    <b>return</b> <q>"r5"</q>;</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> UNW_PPC_R6:</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <q>"r6"</q>;</td></tr>
<tr><th id="1010">1010</th><td>  <b>case</b> UNW_PPC_R7:</td></tr>
<tr><th id="1011">1011</th><td>    <b>return</b> <q>"r7"</q>;</td></tr>
<tr><th id="1012">1012</th><td>  <b>case</b> UNW_PPC_R8:</td></tr>
<tr><th id="1013">1013</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="1014">1014</th><td>  <b>case</b> UNW_PPC_R9:</td></tr>
<tr><th id="1015">1015</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="1016">1016</th><td>  <b>case</b> UNW_PPC_R10:</td></tr>
<tr><th id="1017">1017</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="1018">1018</th><td>  <b>case</b> UNW_PPC_R11:</td></tr>
<tr><th id="1019">1019</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="1020">1020</th><td>  <b>case</b> UNW_PPC_R12:</td></tr>
<tr><th id="1021">1021</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> UNW_PPC_R13:</td></tr>
<tr><th id="1023">1023</th><td>    <b>return</b> <q>"r13"</q>;</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> UNW_PPC_R14:</td></tr>
<tr><th id="1025">1025</th><td>    <b>return</b> <q>"r14"</q>;</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> UNW_PPC_R15:</td></tr>
<tr><th id="1027">1027</th><td>    <b>return</b> <q>"r15"</q>;</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> UNW_PPC_R16:</td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> <q>"r16"</q>;</td></tr>
<tr><th id="1030">1030</th><td>  <b>case</b> UNW_PPC_R17:</td></tr>
<tr><th id="1031">1031</th><td>    <b>return</b> <q>"r17"</q>;</td></tr>
<tr><th id="1032">1032</th><td>  <b>case</b> UNW_PPC_R18:</td></tr>
<tr><th id="1033">1033</th><td>    <b>return</b> <q>"r18"</q>;</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> UNW_PPC_R19:</td></tr>
<tr><th id="1035">1035</th><td>    <b>return</b> <q>"r19"</q>;</td></tr>
<tr><th id="1036">1036</th><td>  <b>case</b> UNW_PPC_R20:</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <q>"r20"</q>;</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> UNW_PPC_R21:</td></tr>
<tr><th id="1039">1039</th><td>    <b>return</b> <q>"r21"</q>;</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> UNW_PPC_R22:</td></tr>
<tr><th id="1041">1041</th><td>    <b>return</b> <q>"r22"</q>;</td></tr>
<tr><th id="1042">1042</th><td>  <b>case</b> UNW_PPC_R23:</td></tr>
<tr><th id="1043">1043</th><td>    <b>return</b> <q>"r23"</q>;</td></tr>
<tr><th id="1044">1044</th><td>  <b>case</b> UNW_PPC_R24:</td></tr>
<tr><th id="1045">1045</th><td>    <b>return</b> <q>"r24"</q>;</td></tr>
<tr><th id="1046">1046</th><td>  <b>case</b> UNW_PPC_R25:</td></tr>
<tr><th id="1047">1047</th><td>    <b>return</b> <q>"r25"</q>;</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> UNW_PPC_R26:</td></tr>
<tr><th id="1049">1049</th><td>    <b>return</b> <q>"r26"</q>;</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> UNW_PPC_R27:</td></tr>
<tr><th id="1051">1051</th><td>    <b>return</b> <q>"r27"</q>;</td></tr>
<tr><th id="1052">1052</th><td>  <b>case</b> UNW_PPC_R28:</td></tr>
<tr><th id="1053">1053</th><td>    <b>return</b> <q>"r28"</q>;</td></tr>
<tr><th id="1054">1054</th><td>  <b>case</b> UNW_PPC_R29:</td></tr>
<tr><th id="1055">1055</th><td>    <b>return</b> <q>"r29"</q>;</td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> UNW_PPC_R30:</td></tr>
<tr><th id="1057">1057</th><td>    <b>return</b> <q>"r30"</q>;</td></tr>
<tr><th id="1058">1058</th><td>  <b>case</b> UNW_PPC_R31:</td></tr>
<tr><th id="1059">1059</th><td>    <b>return</b> <q>"r31"</q>;</td></tr>
<tr><th id="1060">1060</th><td>  <b>case</b> UNW_PPC_F0:</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b> <q>"fp0"</q>;</td></tr>
<tr><th id="1062">1062</th><td>  <b>case</b> UNW_PPC_F1:</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <q>"fp1"</q>;</td></tr>
<tr><th id="1064">1064</th><td>  <b>case</b> UNW_PPC_F2:</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <q>"fp2"</q>;</td></tr>
<tr><th id="1066">1066</th><td>  <b>case</b> UNW_PPC_F3:</td></tr>
<tr><th id="1067">1067</th><td>    <b>return</b> <q>"fp3"</q>;</td></tr>
<tr><th id="1068">1068</th><td>  <b>case</b> UNW_PPC_F4:</td></tr>
<tr><th id="1069">1069</th><td>    <b>return</b> <q>"fp4"</q>;</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> UNW_PPC_F5:</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <q>"fp5"</q>;</td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> UNW_PPC_F6:</td></tr>
<tr><th id="1073">1073</th><td>    <b>return</b> <q>"fp6"</q>;</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> UNW_PPC_F7:</td></tr>
<tr><th id="1075">1075</th><td>    <b>return</b> <q>"fp7"</q>;</td></tr>
<tr><th id="1076">1076</th><td>  <b>case</b> UNW_PPC_F8:</td></tr>
<tr><th id="1077">1077</th><td>    <b>return</b> <q>"fp8"</q>;</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> UNW_PPC_F9:</td></tr>
<tr><th id="1079">1079</th><td>    <b>return</b> <q>"fp9"</q>;</td></tr>
<tr><th id="1080">1080</th><td>  <b>case</b> UNW_PPC_F10:</td></tr>
<tr><th id="1081">1081</th><td>    <b>return</b> <q>"fp10"</q>;</td></tr>
<tr><th id="1082">1082</th><td>  <b>case</b> UNW_PPC_F11:</td></tr>
<tr><th id="1083">1083</th><td>    <b>return</b> <q>"fp11"</q>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> UNW_PPC_F12:</td></tr>
<tr><th id="1085">1085</th><td>    <b>return</b> <q>"fp12"</q>;</td></tr>
<tr><th id="1086">1086</th><td>  <b>case</b> UNW_PPC_F13:</td></tr>
<tr><th id="1087">1087</th><td>    <b>return</b> <q>"fp13"</q>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> UNW_PPC_F14:</td></tr>
<tr><th id="1089">1089</th><td>    <b>return</b> <q>"fp14"</q>;</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> UNW_PPC_F15:</td></tr>
<tr><th id="1091">1091</th><td>    <b>return</b> <q>"fp15"</q>;</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> UNW_PPC_F16:</td></tr>
<tr><th id="1093">1093</th><td>    <b>return</b> <q>"fp16"</q>;</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> UNW_PPC_F17:</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> <q>"fp17"</q>;</td></tr>
<tr><th id="1096">1096</th><td>  <b>case</b> UNW_PPC_F18:</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <q>"fp18"</q>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> UNW_PPC_F19:</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <q>"fp19"</q>;</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> UNW_PPC_F20:</td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> <q>"fp20"</q>;</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> UNW_PPC_F21:</td></tr>
<tr><th id="1103">1103</th><td>    <b>return</b> <q>"fp21"</q>;</td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> UNW_PPC_F22:</td></tr>
<tr><th id="1105">1105</th><td>    <b>return</b> <q>"fp22"</q>;</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> UNW_PPC_F23:</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <q>"fp23"</q>;</td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> UNW_PPC_F24:</td></tr>
<tr><th id="1109">1109</th><td>    <b>return</b> <q>"fp24"</q>;</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> UNW_PPC_F25:</td></tr>
<tr><th id="1111">1111</th><td>    <b>return</b> <q>"fp25"</q>;</td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> UNW_PPC_F26:</td></tr>
<tr><th id="1113">1113</th><td>    <b>return</b> <q>"fp26"</q>;</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> UNW_PPC_F27:</td></tr>
<tr><th id="1115">1115</th><td>    <b>return</b> <q>"fp27"</q>;</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> UNW_PPC_F28:</td></tr>
<tr><th id="1117">1117</th><td>    <b>return</b> <q>"fp28"</q>;</td></tr>
<tr><th id="1118">1118</th><td>  <b>case</b> UNW_PPC_F29:</td></tr>
<tr><th id="1119">1119</th><td>    <b>return</b> <q>"fp29"</q>;</td></tr>
<tr><th id="1120">1120</th><td>  <b>case</b> UNW_PPC_F30:</td></tr>
<tr><th id="1121">1121</th><td>    <b>return</b> <q>"fp30"</q>;</td></tr>
<tr><th id="1122">1122</th><td>  <b>case</b> UNW_PPC_F31:</td></tr>
<tr><th id="1123">1123</th><td>    <b>return</b> <q>"fp31"</q>;</td></tr>
<tr><th id="1124">1124</th><td>  <b>case</b> UNW_PPC_LR:</td></tr>
<tr><th id="1125">1125</th><td>    <b>return</b> <q>"lr"</q>;</td></tr>
<tr><th id="1126">1126</th><td>  <b>default</b>:</td></tr>
<tr><th id="1127">1127</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="1128">1128</th><td>  }</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>}</td></tr>
<tr><th id="1131">1131</th><td><u>#<span data-ppcond="567">endif</span> // _LIBUNWIND_TARGET_PPC</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><u>#<span data-ppcond="1133">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_PPC64">_LIBUNWIND_TARGET_PPC64</span>)</u></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">/// Registers_ppc64 holds the register state of a thread in a 64-bit PowerPC</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="1136">1136</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_ppc64 {</td></tr>
<tr><th id="1137">1137</th><td><b>public</b>:</td></tr>
<tr><th id="1138">1138</th><td>  Registers_ppc64();</td></tr>
<tr><th id="1139">1139</th><td>  Registers_ppc64(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1142">1142</th><td>  uint64_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1143">1143</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint64_t value);</td></tr>
<tr><th id="1144">1144</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1145">1145</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1146">1146</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="1147">1147</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1148">1148</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1149">1149</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="1150">1150</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="1151">1151</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="1152">1152</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_PPC64; }</td></tr>
<tr><th id="1153">1153</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_PPC64; }</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__r1; }</td></tr>
<tr><th id="1156">1156</th><td>  <em>void</em>      setSP(uint64_t value) { _registers.__r1 = value; }</td></tr>
<tr><th id="1157">1157</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__srr0; }</td></tr>
<tr><th id="1158">1158</th><td>  <em>void</em>      setIP(uint64_t value) { _registers.__srr0 = value; }</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><b>private</b>:</td></tr>
<tr><th id="1161">1161</th><td>  <b>struct</b> ppc64_thread_state_t {</td></tr>
<tr><th id="1162">1162</th><td>    uint64_t __srr0;    <i>// Instruction address register (PC)</i></td></tr>
<tr><th id="1163">1163</th><td>    uint64_t __srr1;    <i>// Machine state register (supervisor)</i></td></tr>
<tr><th id="1164">1164</th><td>    uint64_t __r0;</td></tr>
<tr><th id="1165">1165</th><td>    uint64_t __r1;</td></tr>
<tr><th id="1166">1166</th><td>    uint64_t __r2;</td></tr>
<tr><th id="1167">1167</th><td>    uint64_t __r3;</td></tr>
<tr><th id="1168">1168</th><td>    uint64_t __r4;</td></tr>
<tr><th id="1169">1169</th><td>    uint64_t __r5;</td></tr>
<tr><th id="1170">1170</th><td>    uint64_t __r6;</td></tr>
<tr><th id="1171">1171</th><td>    uint64_t __r7;</td></tr>
<tr><th id="1172">1172</th><td>    uint64_t __r8;</td></tr>
<tr><th id="1173">1173</th><td>    uint64_t __r9;</td></tr>
<tr><th id="1174">1174</th><td>    uint64_t __r10;</td></tr>
<tr><th id="1175">1175</th><td>    uint64_t __r11;</td></tr>
<tr><th id="1176">1176</th><td>    uint64_t __r12;</td></tr>
<tr><th id="1177">1177</th><td>    uint64_t __r13;</td></tr>
<tr><th id="1178">1178</th><td>    uint64_t __r14;</td></tr>
<tr><th id="1179">1179</th><td>    uint64_t __r15;</td></tr>
<tr><th id="1180">1180</th><td>    uint64_t __r16;</td></tr>
<tr><th id="1181">1181</th><td>    uint64_t __r17;</td></tr>
<tr><th id="1182">1182</th><td>    uint64_t __r18;</td></tr>
<tr><th id="1183">1183</th><td>    uint64_t __r19;</td></tr>
<tr><th id="1184">1184</th><td>    uint64_t __r20;</td></tr>
<tr><th id="1185">1185</th><td>    uint64_t __r21;</td></tr>
<tr><th id="1186">1186</th><td>    uint64_t __r22;</td></tr>
<tr><th id="1187">1187</th><td>    uint64_t __r23;</td></tr>
<tr><th id="1188">1188</th><td>    uint64_t __r24;</td></tr>
<tr><th id="1189">1189</th><td>    uint64_t __r25;</td></tr>
<tr><th id="1190">1190</th><td>    uint64_t __r26;</td></tr>
<tr><th id="1191">1191</th><td>    uint64_t __r27;</td></tr>
<tr><th id="1192">1192</th><td>    uint64_t __r28;</td></tr>
<tr><th id="1193">1193</th><td>    uint64_t __r29;</td></tr>
<tr><th id="1194">1194</th><td>    uint64_t __r30;</td></tr>
<tr><th id="1195">1195</th><td>    uint64_t __r31;</td></tr>
<tr><th id="1196">1196</th><td>    uint64_t __cr;      <i>// Condition register</i></td></tr>
<tr><th id="1197">1197</th><td>    uint64_t __xer;     <i>// User's integer exception register</i></td></tr>
<tr><th id="1198">1198</th><td>    uint64_t __lr;      <i>// Link register</i></td></tr>
<tr><th id="1199">1199</th><td>    uint64_t __ctr;     <i>// Count register</i></td></tr>
<tr><th id="1200">1200</th><td>    uint64_t __vrsave;  <i>// Vector Save Register</i></td></tr>
<tr><th id="1201">1201</th><td>  };</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>  <b>union</b> ppc64_vsr_t {</td></tr>
<tr><th id="1204">1204</th><td>    <b>struct</b> asfloat_s {</td></tr>
<tr><th id="1205">1205</th><td>      <em>double</em> f;</td></tr>
<tr><th id="1206">1206</th><td>      uint64_t v2;</td></tr>
<tr><th id="1207">1207</th><td>    } asfloat;</td></tr>
<tr><th id="1208">1208</th><td>    v128 v;</td></tr>
<tr><th id="1209">1209</th><td>  };</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  ppc64_thread_state_t _registers;</td></tr>
<tr><th id="1212">1212</th><td>  ppc64_vsr_t          _vectorScalarRegisters[<var>64</var>];</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <em>static</em> <em>int</em> getVectorRegNum(<em>int</em> num);</td></tr>
<tr><th id="1215">1215</th><td>};</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><b>inline</b> Registers_ppc64::Registers_ppc64(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="1218">1218</th><td>  <b>static_assert</b>((check_fit&lt;Registers_ppc64, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="1219">1219</th><td>                <q>"ppc64 registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="1220">1220</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="1221">1221</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="1222">1222</th><td>  <b>static_assert</b>(<b>sizeof</b>(_registers) == <var>312</var>,</td></tr>
<tr><th id="1223">1223</th><td>                <q>"expected vector scalar register offset to be 312"</q>);</td></tr>
<tr><th id="1224">1224</th><td>  memcpy(&amp;_vectorScalarRegisters,</td></tr>
<tr><th id="1225">1225</th><td>         <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers) + <b>sizeof</b>(_registers),</td></tr>
<tr><th id="1226">1226</th><td>         <b>sizeof</b>(_vectorScalarRegisters));</td></tr>
<tr><th id="1227">1227</th><td>  <b>static_assert</b>(<b>sizeof</b>(_registers) +</td></tr>
<tr><th id="1228">1228</th><td>                <b>sizeof</b>(_vectorScalarRegisters) == <var>1336</var>,</td></tr>
<tr><th id="1229">1229</th><td>                <q>"expected vector register offset to be 1336 bytes"</q>);</td></tr>
<tr><th id="1230">1230</th><td>}</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td><b>inline</b> Registers_ppc64::Registers_ppc64() {</td></tr>
<tr><th id="1233">1233</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="1234">1234</th><td>  memset(&amp;_vectorScalarRegisters, <var>0</var>, <b>sizeof</b>(_vectorScalarRegisters));</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><b>inline</b> <em>bool</em> Registers_ppc64::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1238">1238</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="1239">1239</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="1240">1240</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="1241">1241</th><td>  <b>case</b> UNW_PPC64_XER:</td></tr>
<tr><th id="1242">1242</th><td>  <b>case</b> UNW_PPC64_LR:</td></tr>
<tr><th id="1243">1243</th><td>  <b>case</b> UNW_PPC64_CTR:</td></tr>
<tr><th id="1244">1244</th><td>  <b>case</b> UNW_PPC64_VRSAVE:</td></tr>
<tr><th id="1245">1245</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1246">1246</th><td>  }</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <b>if</b> (regNum &gt;= UNW_PPC64_R0 &amp;&amp; regNum &lt;= UNW_PPC64_R31)</td></tr>
<tr><th id="1249">1249</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1250">1250</th><td>  <b>if</b> (regNum &gt;= UNW_PPC64_CR0 &amp;&amp; regNum &lt;= UNW_PPC64_CR7)</td></tr>
<tr><th id="1251">1251</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1254">1254</th><td>}</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><b>inline</b> uint64_t Registers_ppc64::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1257">1257</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> _registers.__srr0;</td></tr>
<tr><th id="1260">1260</th><td>  <b>case</b> UNW_PPC64_R0:</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> _registers.__r0;</td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> UNW_PPC64_R1:</td></tr>
<tr><th id="1263">1263</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="1264">1264</th><td>    <b>return</b> _registers.__r1;</td></tr>
<tr><th id="1265">1265</th><td>  <b>case</b> UNW_PPC64_R2:</td></tr>
<tr><th id="1266">1266</th><td>    <b>return</b> _registers.__r2;</td></tr>
<tr><th id="1267">1267</th><td>  <b>case</b> UNW_PPC64_R3:</td></tr>
<tr><th id="1268">1268</th><td>    <b>return</b> _registers.__r3;</td></tr>
<tr><th id="1269">1269</th><td>  <b>case</b> UNW_PPC64_R4:</td></tr>
<tr><th id="1270">1270</th><td>    <b>return</b> _registers.__r4;</td></tr>
<tr><th id="1271">1271</th><td>  <b>case</b> UNW_PPC64_R5:</td></tr>
<tr><th id="1272">1272</th><td>    <b>return</b> _registers.__r5;</td></tr>
<tr><th id="1273">1273</th><td>  <b>case</b> UNW_PPC64_R6:</td></tr>
<tr><th id="1274">1274</th><td>    <b>return</b> _registers.__r6;</td></tr>
<tr><th id="1275">1275</th><td>  <b>case</b> UNW_PPC64_R7:</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> _registers.__r7;</td></tr>
<tr><th id="1277">1277</th><td>  <b>case</b> UNW_PPC64_R8:</td></tr>
<tr><th id="1278">1278</th><td>    <b>return</b> _registers.__r8;</td></tr>
<tr><th id="1279">1279</th><td>  <b>case</b> UNW_PPC64_R9:</td></tr>
<tr><th id="1280">1280</th><td>    <b>return</b> _registers.__r9;</td></tr>
<tr><th id="1281">1281</th><td>  <b>case</b> UNW_PPC64_R10:</td></tr>
<tr><th id="1282">1282</th><td>    <b>return</b> _registers.__r10;</td></tr>
<tr><th id="1283">1283</th><td>  <b>case</b> UNW_PPC64_R11:</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> _registers.__r11;</td></tr>
<tr><th id="1285">1285</th><td>  <b>case</b> UNW_PPC64_R12:</td></tr>
<tr><th id="1286">1286</th><td>    <b>return</b> _registers.__r12;</td></tr>
<tr><th id="1287">1287</th><td>  <b>case</b> UNW_PPC64_R13:</td></tr>
<tr><th id="1288">1288</th><td>    <b>return</b> _registers.__r13;</td></tr>
<tr><th id="1289">1289</th><td>  <b>case</b> UNW_PPC64_R14:</td></tr>
<tr><th id="1290">1290</th><td>    <b>return</b> _registers.__r14;</td></tr>
<tr><th id="1291">1291</th><td>  <b>case</b> UNW_PPC64_R15:</td></tr>
<tr><th id="1292">1292</th><td>    <b>return</b> _registers.__r15;</td></tr>
<tr><th id="1293">1293</th><td>  <b>case</b> UNW_PPC64_R16:</td></tr>
<tr><th id="1294">1294</th><td>    <b>return</b> _registers.__r16;</td></tr>
<tr><th id="1295">1295</th><td>  <b>case</b> UNW_PPC64_R17:</td></tr>
<tr><th id="1296">1296</th><td>    <b>return</b> _registers.__r17;</td></tr>
<tr><th id="1297">1297</th><td>  <b>case</b> UNW_PPC64_R18:</td></tr>
<tr><th id="1298">1298</th><td>    <b>return</b> _registers.__r18;</td></tr>
<tr><th id="1299">1299</th><td>  <b>case</b> UNW_PPC64_R19:</td></tr>
<tr><th id="1300">1300</th><td>    <b>return</b> _registers.__r19;</td></tr>
<tr><th id="1301">1301</th><td>  <b>case</b> UNW_PPC64_R20:</td></tr>
<tr><th id="1302">1302</th><td>    <b>return</b> _registers.__r20;</td></tr>
<tr><th id="1303">1303</th><td>  <b>case</b> UNW_PPC64_R21:</td></tr>
<tr><th id="1304">1304</th><td>    <b>return</b> _registers.__r21;</td></tr>
<tr><th id="1305">1305</th><td>  <b>case</b> UNW_PPC64_R22:</td></tr>
<tr><th id="1306">1306</th><td>    <b>return</b> _registers.__r22;</td></tr>
<tr><th id="1307">1307</th><td>  <b>case</b> UNW_PPC64_R23:</td></tr>
<tr><th id="1308">1308</th><td>    <b>return</b> _registers.__r23;</td></tr>
<tr><th id="1309">1309</th><td>  <b>case</b> UNW_PPC64_R24:</td></tr>
<tr><th id="1310">1310</th><td>    <b>return</b> _registers.__r24;</td></tr>
<tr><th id="1311">1311</th><td>  <b>case</b> UNW_PPC64_R25:</td></tr>
<tr><th id="1312">1312</th><td>    <b>return</b> _registers.__r25;</td></tr>
<tr><th id="1313">1313</th><td>  <b>case</b> UNW_PPC64_R26:</td></tr>
<tr><th id="1314">1314</th><td>    <b>return</b> _registers.__r26;</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> UNW_PPC64_R27:</td></tr>
<tr><th id="1316">1316</th><td>    <b>return</b> _registers.__r27;</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> UNW_PPC64_R28:</td></tr>
<tr><th id="1318">1318</th><td>    <b>return</b> _registers.__r28;</td></tr>
<tr><th id="1319">1319</th><td>  <b>case</b> UNW_PPC64_R29:</td></tr>
<tr><th id="1320">1320</th><td>    <b>return</b> _registers.__r29;</td></tr>
<tr><th id="1321">1321</th><td>  <b>case</b> UNW_PPC64_R30:</td></tr>
<tr><th id="1322">1322</th><td>    <b>return</b> _registers.__r30;</td></tr>
<tr><th id="1323">1323</th><td>  <b>case</b> UNW_PPC64_R31:</td></tr>
<tr><th id="1324">1324</th><td>    <b>return</b> _registers.__r31;</td></tr>
<tr><th id="1325">1325</th><td>  <b>case</b> UNW_PPC64_CR0:</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> (_registers.__cr &amp; <var>0xF0000000</var>);</td></tr>
<tr><th id="1327">1327</th><td>  <b>case</b> UNW_PPC64_CR1:</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0F000000</var>);</td></tr>
<tr><th id="1329">1329</th><td>  <b>case</b> UNW_PPC64_CR2:</td></tr>
<tr><th id="1330">1330</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x00F00000</var>);</td></tr>
<tr><th id="1331">1331</th><td>  <b>case</b> UNW_PPC64_CR3:</td></tr>
<tr><th id="1332">1332</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x000F0000</var>);</td></tr>
<tr><th id="1333">1333</th><td>  <b>case</b> UNW_PPC64_CR4:</td></tr>
<tr><th id="1334">1334</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0000F000</var>);</td></tr>
<tr><th id="1335">1335</th><td>  <b>case</b> UNW_PPC64_CR5:</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x00000F00</var>);</td></tr>
<tr><th id="1337">1337</th><td>  <b>case</b> UNW_PPC64_CR6:</td></tr>
<tr><th id="1338">1338</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x000000F0</var>);</td></tr>
<tr><th id="1339">1339</th><td>  <b>case</b> UNW_PPC64_CR7:</td></tr>
<tr><th id="1340">1340</th><td>    <b>return</b> (_registers.__cr &amp; <var>0x0000000F</var>);</td></tr>
<tr><th id="1341">1341</th><td>  <b>case</b> UNW_PPC64_XER:</td></tr>
<tr><th id="1342">1342</th><td>    <b>return</b> _registers.__xer;</td></tr>
<tr><th id="1343">1343</th><td>  <b>case</b> UNW_PPC64_LR:</td></tr>
<tr><th id="1344">1344</th><td>    <b>return</b> _registers.__lr;</td></tr>
<tr><th id="1345">1345</th><td>  <b>case</b> UNW_PPC64_CTR:</td></tr>
<tr><th id="1346">1346</th><td>    <b>return</b> _registers.__ctr;</td></tr>
<tr><th id="1347">1347</th><td>  <b>case</b> UNW_PPC64_VRSAVE:</td></tr>
<tr><th id="1348">1348</th><td>    <b>return</b> _registers.__vrsave;</td></tr>
<tr><th id="1349">1349</th><td>  }</td></tr>
<tr><th id="1350">1350</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ppc64 register"</q>);</td></tr>
<tr><th id="1351">1351</th><td>}</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><b>inline</b> <em>void</em> Registers_ppc64::setRegister(<em>int</em> regNum, uint64_t value) {</td></tr>
<tr><th id="1354">1354</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="1355">1355</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="1356">1356</th><td>    _registers.__srr0 = value;</td></tr>
<tr><th id="1357">1357</th><td>    <b>return</b>;</td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> UNW_PPC64_R0:</td></tr>
<tr><th id="1359">1359</th><td>    _registers.__r0 = value;</td></tr>
<tr><th id="1360">1360</th><td>    <b>return</b>;</td></tr>
<tr><th id="1361">1361</th><td>  <b>case</b> UNW_PPC64_R1:</td></tr>
<tr><th id="1362">1362</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="1363">1363</th><td>    _registers.__r1 = value;</td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b>;</td></tr>
<tr><th id="1365">1365</th><td>  <b>case</b> UNW_PPC64_R2:</td></tr>
<tr><th id="1366">1366</th><td>    _registers.__r2 = value;</td></tr>
<tr><th id="1367">1367</th><td>    <b>return</b>;</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> UNW_PPC64_R3:</td></tr>
<tr><th id="1369">1369</th><td>    _registers.__r3 = value;</td></tr>
<tr><th id="1370">1370</th><td>    <b>return</b>;</td></tr>
<tr><th id="1371">1371</th><td>  <b>case</b> UNW_PPC64_R4:</td></tr>
<tr><th id="1372">1372</th><td>    _registers.__r4 = value;</td></tr>
<tr><th id="1373">1373</th><td>    <b>return</b>;</td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> UNW_PPC64_R5:</td></tr>
<tr><th id="1375">1375</th><td>    _registers.__r5 = value;</td></tr>
<tr><th id="1376">1376</th><td>    <b>return</b>;</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> UNW_PPC64_R6:</td></tr>
<tr><th id="1378">1378</th><td>    _registers.__r6 = value;</td></tr>
<tr><th id="1379">1379</th><td>    <b>return</b>;</td></tr>
<tr><th id="1380">1380</th><td>  <b>case</b> UNW_PPC64_R7:</td></tr>
<tr><th id="1381">1381</th><td>    _registers.__r7 = value;</td></tr>
<tr><th id="1382">1382</th><td>    <b>return</b>;</td></tr>
<tr><th id="1383">1383</th><td>  <b>case</b> UNW_PPC64_R8:</td></tr>
<tr><th id="1384">1384</th><td>    _registers.__r8 = value;</td></tr>
<tr><th id="1385">1385</th><td>    <b>return</b>;</td></tr>
<tr><th id="1386">1386</th><td>  <b>case</b> UNW_PPC64_R9:</td></tr>
<tr><th id="1387">1387</th><td>    _registers.__r9 = value;</td></tr>
<tr><th id="1388">1388</th><td>    <b>return</b>;</td></tr>
<tr><th id="1389">1389</th><td>  <b>case</b> UNW_PPC64_R10:</td></tr>
<tr><th id="1390">1390</th><td>    _registers.__r10 = value;</td></tr>
<tr><th id="1391">1391</th><td>    <b>return</b>;</td></tr>
<tr><th id="1392">1392</th><td>  <b>case</b> UNW_PPC64_R11:</td></tr>
<tr><th id="1393">1393</th><td>    _registers.__r11 = value;</td></tr>
<tr><th id="1394">1394</th><td>    <b>return</b>;</td></tr>
<tr><th id="1395">1395</th><td>  <b>case</b> UNW_PPC64_R12:</td></tr>
<tr><th id="1396">1396</th><td>    _registers.__r12 = value;</td></tr>
<tr><th id="1397">1397</th><td>    <b>return</b>;</td></tr>
<tr><th id="1398">1398</th><td>  <b>case</b> UNW_PPC64_R13:</td></tr>
<tr><th id="1399">1399</th><td>    _registers.__r13 = value;</td></tr>
<tr><th id="1400">1400</th><td>    <b>return</b>;</td></tr>
<tr><th id="1401">1401</th><td>  <b>case</b> UNW_PPC64_R14:</td></tr>
<tr><th id="1402">1402</th><td>    _registers.__r14 = value;</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b>;</td></tr>
<tr><th id="1404">1404</th><td>  <b>case</b> UNW_PPC64_R15:</td></tr>
<tr><th id="1405">1405</th><td>    _registers.__r15 = value;</td></tr>
<tr><th id="1406">1406</th><td>    <b>return</b>;</td></tr>
<tr><th id="1407">1407</th><td>  <b>case</b> UNW_PPC64_R16:</td></tr>
<tr><th id="1408">1408</th><td>    _registers.__r16 = value;</td></tr>
<tr><th id="1409">1409</th><td>    <b>return</b>;</td></tr>
<tr><th id="1410">1410</th><td>  <b>case</b> UNW_PPC64_R17:</td></tr>
<tr><th id="1411">1411</th><td>    _registers.__r17 = value;</td></tr>
<tr><th id="1412">1412</th><td>    <b>return</b>;</td></tr>
<tr><th id="1413">1413</th><td>  <b>case</b> UNW_PPC64_R18:</td></tr>
<tr><th id="1414">1414</th><td>    _registers.__r18 = value;</td></tr>
<tr><th id="1415">1415</th><td>    <b>return</b>;</td></tr>
<tr><th id="1416">1416</th><td>  <b>case</b> UNW_PPC64_R19:</td></tr>
<tr><th id="1417">1417</th><td>    _registers.__r19 = value;</td></tr>
<tr><th id="1418">1418</th><td>    <b>return</b>;</td></tr>
<tr><th id="1419">1419</th><td>  <b>case</b> UNW_PPC64_R20:</td></tr>
<tr><th id="1420">1420</th><td>    _registers.__r20 = value;</td></tr>
<tr><th id="1421">1421</th><td>    <b>return</b>;</td></tr>
<tr><th id="1422">1422</th><td>  <b>case</b> UNW_PPC64_R21:</td></tr>
<tr><th id="1423">1423</th><td>    _registers.__r21 = value;</td></tr>
<tr><th id="1424">1424</th><td>    <b>return</b>;</td></tr>
<tr><th id="1425">1425</th><td>  <b>case</b> UNW_PPC64_R22:</td></tr>
<tr><th id="1426">1426</th><td>    _registers.__r22 = value;</td></tr>
<tr><th id="1427">1427</th><td>    <b>return</b>;</td></tr>
<tr><th id="1428">1428</th><td>  <b>case</b> UNW_PPC64_R23:</td></tr>
<tr><th id="1429">1429</th><td>    _registers.__r23 = value;</td></tr>
<tr><th id="1430">1430</th><td>    <b>return</b>;</td></tr>
<tr><th id="1431">1431</th><td>  <b>case</b> UNW_PPC64_R24:</td></tr>
<tr><th id="1432">1432</th><td>    _registers.__r24 = value;</td></tr>
<tr><th id="1433">1433</th><td>    <b>return</b>;</td></tr>
<tr><th id="1434">1434</th><td>  <b>case</b> UNW_PPC64_R25:</td></tr>
<tr><th id="1435">1435</th><td>    _registers.__r25 = value;</td></tr>
<tr><th id="1436">1436</th><td>    <b>return</b>;</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> UNW_PPC64_R26:</td></tr>
<tr><th id="1438">1438</th><td>    _registers.__r26 = value;</td></tr>
<tr><th id="1439">1439</th><td>    <b>return</b>;</td></tr>
<tr><th id="1440">1440</th><td>  <b>case</b> UNW_PPC64_R27:</td></tr>
<tr><th id="1441">1441</th><td>    _registers.__r27 = value;</td></tr>
<tr><th id="1442">1442</th><td>    <b>return</b>;</td></tr>
<tr><th id="1443">1443</th><td>  <b>case</b> UNW_PPC64_R28:</td></tr>
<tr><th id="1444">1444</th><td>    _registers.__r28 = value;</td></tr>
<tr><th id="1445">1445</th><td>    <b>return</b>;</td></tr>
<tr><th id="1446">1446</th><td>  <b>case</b> UNW_PPC64_R29:</td></tr>
<tr><th id="1447">1447</th><td>    _registers.__r29 = value;</td></tr>
<tr><th id="1448">1448</th><td>    <b>return</b>;</td></tr>
<tr><th id="1449">1449</th><td>  <b>case</b> UNW_PPC64_R30:</td></tr>
<tr><th id="1450">1450</th><td>    _registers.__r30 = value;</td></tr>
<tr><th id="1451">1451</th><td>    <b>return</b>;</td></tr>
<tr><th id="1452">1452</th><td>  <b>case</b> UNW_PPC64_R31:</td></tr>
<tr><th id="1453">1453</th><td>    _registers.__r31 = value;</td></tr>
<tr><th id="1454">1454</th><td>    <b>return</b>;</td></tr>
<tr><th id="1455">1455</th><td>  <b>case</b> UNW_PPC64_CR0:</td></tr>
<tr><th id="1456">1456</th><td>    _registers.__cr &amp;= <var>0x0FFFFFFF</var>;</td></tr>
<tr><th id="1457">1457</th><td>    _registers.__cr |= (value &amp; <var>0xF0000000</var>);</td></tr>
<tr><th id="1458">1458</th><td>    <b>return</b>;</td></tr>
<tr><th id="1459">1459</th><td>  <b>case</b> UNW_PPC64_CR1:</td></tr>
<tr><th id="1460">1460</th><td>    _registers.__cr &amp;= <var>0xF0FFFFFF</var>;</td></tr>
<tr><th id="1461">1461</th><td>    _registers.__cr |= (value &amp; <var>0x0F000000</var>);</td></tr>
<tr><th id="1462">1462</th><td>    <b>return</b>;</td></tr>
<tr><th id="1463">1463</th><td>  <b>case</b> UNW_PPC64_CR2:</td></tr>
<tr><th id="1464">1464</th><td>    _registers.__cr &amp;= <var>0xFF0FFFFF</var>;</td></tr>
<tr><th id="1465">1465</th><td>    _registers.__cr |= (value &amp; <var>0x00F00000</var>);</td></tr>
<tr><th id="1466">1466</th><td>    <b>return</b>;</td></tr>
<tr><th id="1467">1467</th><td>  <b>case</b> UNW_PPC64_CR3:</td></tr>
<tr><th id="1468">1468</th><td>    _registers.__cr &amp;= <var>0xFFF0FFFF</var>;</td></tr>
<tr><th id="1469">1469</th><td>    _registers.__cr |= (value &amp; <var>0x000F0000</var>);</td></tr>
<tr><th id="1470">1470</th><td>    <b>return</b>;</td></tr>
<tr><th id="1471">1471</th><td>  <b>case</b> UNW_PPC64_CR4:</td></tr>
<tr><th id="1472">1472</th><td>    _registers.__cr &amp;= <var>0xFFFF0FFF</var>;</td></tr>
<tr><th id="1473">1473</th><td>    _registers.__cr |= (value &amp; <var>0x0000F000</var>);</td></tr>
<tr><th id="1474">1474</th><td>    <b>return</b>;</td></tr>
<tr><th id="1475">1475</th><td>  <b>case</b> UNW_PPC64_CR5:</td></tr>
<tr><th id="1476">1476</th><td>    _registers.__cr &amp;= <var>0xFFFFF0FF</var>;</td></tr>
<tr><th id="1477">1477</th><td>    _registers.__cr |= (value &amp; <var>0x00000F00</var>);</td></tr>
<tr><th id="1478">1478</th><td>    <b>return</b>;</td></tr>
<tr><th id="1479">1479</th><td>  <b>case</b> UNW_PPC64_CR6:</td></tr>
<tr><th id="1480">1480</th><td>    _registers.__cr &amp;= <var>0xFFFFFF0F</var>;</td></tr>
<tr><th id="1481">1481</th><td>    _registers.__cr |= (value &amp; <var>0x000000F0</var>);</td></tr>
<tr><th id="1482">1482</th><td>    <b>return</b>;</td></tr>
<tr><th id="1483">1483</th><td>  <b>case</b> UNW_PPC64_CR7:</td></tr>
<tr><th id="1484">1484</th><td>    _registers.__cr &amp;= <var>0xFFFFFFF0</var>;</td></tr>
<tr><th id="1485">1485</th><td>    _registers.__cr |= (value &amp; <var>0x0000000F</var>);</td></tr>
<tr><th id="1486">1486</th><td>    <b>return</b>;</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> UNW_PPC64_XER:</td></tr>
<tr><th id="1488">1488</th><td>    _registers.__xer = value;</td></tr>
<tr><th id="1489">1489</th><td>    <b>return</b>;</td></tr>
<tr><th id="1490">1490</th><td>  <b>case</b> UNW_PPC64_LR:</td></tr>
<tr><th id="1491">1491</th><td>    _registers.__lr = value;</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b>;</td></tr>
<tr><th id="1493">1493</th><td>  <b>case</b> UNW_PPC64_CTR:</td></tr>
<tr><th id="1494">1494</th><td>    _registers.__ctr = value;</td></tr>
<tr><th id="1495">1495</th><td>    <b>return</b>;</td></tr>
<tr><th id="1496">1496</th><td>  <b>case</b> UNW_PPC64_VRSAVE:</td></tr>
<tr><th id="1497">1497</th><td>    _registers.__vrsave = value;</td></tr>
<tr><th id="1498">1498</th><td>    <b>return</b>;</td></tr>
<tr><th id="1499">1499</th><td>  }</td></tr>
<tr><th id="1500">1500</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ppc64 register"</q>);</td></tr>
<tr><th id="1501">1501</th><td>}</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><b>inline</b> <em>bool</em> Registers_ppc64::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1504">1504</th><td>  <b>return</b> regNum &gt;= UNW_PPC64_F0 &amp;&amp; regNum &lt;= UNW_PPC64_F31;</td></tr>
<tr><th id="1505">1505</th><td>}</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><b>inline</b> <em>double</em> Registers_ppc64::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1508">1508</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="1509">1509</th><td>  <b>return</b> _vectorScalarRegisters[regNum - UNW_PPC64_F0].asfloat.f;</td></tr>
<tr><th id="1510">1510</th><td>}</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><b>inline</b> <em>void</em> Registers_ppc64::setFloatRegister(<em>int</em> regNum, <em>double</em> value) {</td></tr>
<tr><th id="1513">1513</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="1514">1514</th><td>  _vectorScalarRegisters[regNum - UNW_PPC64_F0].asfloat.f = value;</td></tr>
<tr><th id="1515">1515</th><td>}</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><b>inline</b> <em>bool</em> Registers_ppc64::validVectorRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1518">1518</th><td><u>#if defined(__VSX__)</u></td></tr>
<tr><th id="1519">1519</th><td>  <b>if</b> (regNum &gt;= UNW_PPC64_VS0 &amp;&amp; regNum &lt;= UNW_PPC64_VS31)</td></tr>
<tr><th id="1520">1520</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1521">1521</th><td>  <b>if</b> (regNum &gt;= UNW_PPC64_VS32 &amp;&amp; regNum &lt;= UNW_PPC64_VS63)</td></tr>
<tr><th id="1522">1522</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1523">1523</th><td><u>#elif defined(__ALTIVEC__)</u></td></tr>
<tr><th id="1524">1524</th><td>  <b>if</b> (regNum &gt;= UNW_PPC64_V0 &amp;&amp; regNum &lt;= UNW_PPC64_V31)</td></tr>
<tr><th id="1525">1525</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1526">1526</th><td><u>#endif</u></td></tr>
<tr><th id="1527">1527</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1528">1528</th><td>}</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td><b>inline</b> <em>int</em> Registers_ppc64::getVectorRegNum(<em>int</em> num)</td></tr>
<tr><th id="1531">1531</th><td>{</td></tr>
<tr><th id="1532">1532</th><td>  <b>if</b> (num &gt;= UNW_PPC64_VS0 &amp;&amp; num &lt;= UNW_PPC64_VS31)</td></tr>
<tr><th id="1533">1533</th><td>    <b>return</b> num - UNW_PPC64_VS0;</td></tr>
<tr><th id="1534">1534</th><td>  <b>else</b></td></tr>
<tr><th id="1535">1535</th><td>    <b>return</b> num - UNW_PPC64_VS32 + <var>32</var>;</td></tr>
<tr><th id="1536">1536</th><td>}</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td><b>inline</b> v128 Registers_ppc64::getVectorRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1539">1539</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="1540">1540</th><td>  <b>return</b> _vectorScalarRegisters[getVectorRegNum(regNum)].v;</td></tr>
<tr><th id="1541">1541</th><td>}</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td><b>inline</b> <em>void</em> Registers_ppc64::setVectorRegister(<em>int</em> regNum, v128 value) {</td></tr>
<tr><th id="1544">1544</th><td>  assert(validVectorRegister(regNum));</td></tr>
<tr><th id="1545">1545</th><td>  _vectorScalarRegisters[getVectorRegNum(regNum)].v = value;</td></tr>
<tr><th id="1546">1546</th><td>}</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_ppc64::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="1549">1549</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="1550">1550</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="1551">1551</th><td>    <b>return</b> <q>"ip"</q>;</td></tr>
<tr><th id="1552">1552</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="1553">1553</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="1554">1554</th><td>  <b>case</b> UNW_PPC64_R0:</td></tr>
<tr><th id="1555">1555</th><td>    <b>return</b> <q>"r0"</q>;</td></tr>
<tr><th id="1556">1556</th><td>  <b>case</b> UNW_PPC64_R1:</td></tr>
<tr><th id="1557">1557</th><td>    <b>return</b> <q>"r1"</q>;</td></tr>
<tr><th id="1558">1558</th><td>  <b>case</b> UNW_PPC64_R2:</td></tr>
<tr><th id="1559">1559</th><td>    <b>return</b> <q>"r2"</q>;</td></tr>
<tr><th id="1560">1560</th><td>  <b>case</b> UNW_PPC64_R3:</td></tr>
<tr><th id="1561">1561</th><td>    <b>return</b> <q>"r3"</q>;</td></tr>
<tr><th id="1562">1562</th><td>  <b>case</b> UNW_PPC64_R4:</td></tr>
<tr><th id="1563">1563</th><td>    <b>return</b> <q>"r4"</q>;</td></tr>
<tr><th id="1564">1564</th><td>  <b>case</b> UNW_PPC64_R5:</td></tr>
<tr><th id="1565">1565</th><td>    <b>return</b> <q>"r5"</q>;</td></tr>
<tr><th id="1566">1566</th><td>  <b>case</b> UNW_PPC64_R6:</td></tr>
<tr><th id="1567">1567</th><td>    <b>return</b> <q>"r6"</q>;</td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> UNW_PPC64_R7:</td></tr>
<tr><th id="1569">1569</th><td>    <b>return</b> <q>"r7"</q>;</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> UNW_PPC64_R8:</td></tr>
<tr><th id="1571">1571</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> UNW_PPC64_R9:</td></tr>
<tr><th id="1573">1573</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="1574">1574</th><td>  <b>case</b> UNW_PPC64_R10:</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="1576">1576</th><td>  <b>case</b> UNW_PPC64_R11:</td></tr>
<tr><th id="1577">1577</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="1578">1578</th><td>  <b>case</b> UNW_PPC64_R12:</td></tr>
<tr><th id="1579">1579</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="1580">1580</th><td>  <b>case</b> UNW_PPC64_R13:</td></tr>
<tr><th id="1581">1581</th><td>    <b>return</b> <q>"r13"</q>;</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> UNW_PPC64_R14:</td></tr>
<tr><th id="1583">1583</th><td>    <b>return</b> <q>"r14"</q>;</td></tr>
<tr><th id="1584">1584</th><td>  <b>case</b> UNW_PPC64_R15:</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b> <q>"r15"</q>;</td></tr>
<tr><th id="1586">1586</th><td>  <b>case</b> UNW_PPC64_R16:</td></tr>
<tr><th id="1587">1587</th><td>    <b>return</b> <q>"r16"</q>;</td></tr>
<tr><th id="1588">1588</th><td>  <b>case</b> UNW_PPC64_R17:</td></tr>
<tr><th id="1589">1589</th><td>    <b>return</b> <q>"r17"</q>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>case</b> UNW_PPC64_R18:</td></tr>
<tr><th id="1591">1591</th><td>    <b>return</b> <q>"r18"</q>;</td></tr>
<tr><th id="1592">1592</th><td>  <b>case</b> UNW_PPC64_R19:</td></tr>
<tr><th id="1593">1593</th><td>    <b>return</b> <q>"r19"</q>;</td></tr>
<tr><th id="1594">1594</th><td>  <b>case</b> UNW_PPC64_R20:</td></tr>
<tr><th id="1595">1595</th><td>    <b>return</b> <q>"r20"</q>;</td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> UNW_PPC64_R21:</td></tr>
<tr><th id="1597">1597</th><td>    <b>return</b> <q>"r21"</q>;</td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> UNW_PPC64_R22:</td></tr>
<tr><th id="1599">1599</th><td>    <b>return</b> <q>"r22"</q>;</td></tr>
<tr><th id="1600">1600</th><td>  <b>case</b> UNW_PPC64_R23:</td></tr>
<tr><th id="1601">1601</th><td>    <b>return</b> <q>"r23"</q>;</td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> UNW_PPC64_R24:</td></tr>
<tr><th id="1603">1603</th><td>    <b>return</b> <q>"r24"</q>;</td></tr>
<tr><th id="1604">1604</th><td>  <b>case</b> UNW_PPC64_R25:</td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <q>"r25"</q>;</td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> UNW_PPC64_R26:</td></tr>
<tr><th id="1607">1607</th><td>    <b>return</b> <q>"r26"</q>;</td></tr>
<tr><th id="1608">1608</th><td>  <b>case</b> UNW_PPC64_R27:</td></tr>
<tr><th id="1609">1609</th><td>    <b>return</b> <q>"r27"</q>;</td></tr>
<tr><th id="1610">1610</th><td>  <b>case</b> UNW_PPC64_R28:</td></tr>
<tr><th id="1611">1611</th><td>    <b>return</b> <q>"r28"</q>;</td></tr>
<tr><th id="1612">1612</th><td>  <b>case</b> UNW_PPC64_R29:</td></tr>
<tr><th id="1613">1613</th><td>    <b>return</b> <q>"r29"</q>;</td></tr>
<tr><th id="1614">1614</th><td>  <b>case</b> UNW_PPC64_R30:</td></tr>
<tr><th id="1615">1615</th><td>    <b>return</b> <q>"r30"</q>;</td></tr>
<tr><th id="1616">1616</th><td>  <b>case</b> UNW_PPC64_R31:</td></tr>
<tr><th id="1617">1617</th><td>    <b>return</b> <q>"r31"</q>;</td></tr>
<tr><th id="1618">1618</th><td>  <b>case</b> UNW_PPC64_CR0:</td></tr>
<tr><th id="1619">1619</th><td>    <b>return</b> <q>"cr0"</q>;</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> UNW_PPC64_CR1:</td></tr>
<tr><th id="1621">1621</th><td>    <b>return</b> <q>"cr1"</q>;</td></tr>
<tr><th id="1622">1622</th><td>  <b>case</b> UNW_PPC64_CR2:</td></tr>
<tr><th id="1623">1623</th><td>    <b>return</b> <q>"cr2"</q>;</td></tr>
<tr><th id="1624">1624</th><td>  <b>case</b> UNW_PPC64_CR3:</td></tr>
<tr><th id="1625">1625</th><td>    <b>return</b> <q>"cr3"</q>;</td></tr>
<tr><th id="1626">1626</th><td>  <b>case</b> UNW_PPC64_CR4:</td></tr>
<tr><th id="1627">1627</th><td>    <b>return</b> <q>"cr4"</q>;</td></tr>
<tr><th id="1628">1628</th><td>  <b>case</b> UNW_PPC64_CR5:</td></tr>
<tr><th id="1629">1629</th><td>    <b>return</b> <q>"cr5"</q>;</td></tr>
<tr><th id="1630">1630</th><td>  <b>case</b> UNW_PPC64_CR6:</td></tr>
<tr><th id="1631">1631</th><td>    <b>return</b> <q>"cr6"</q>;</td></tr>
<tr><th id="1632">1632</th><td>  <b>case</b> UNW_PPC64_CR7:</td></tr>
<tr><th id="1633">1633</th><td>    <b>return</b> <q>"cr7"</q>;</td></tr>
<tr><th id="1634">1634</th><td>  <b>case</b> UNW_PPC64_XER:</td></tr>
<tr><th id="1635">1635</th><td>    <b>return</b> <q>"xer"</q>;</td></tr>
<tr><th id="1636">1636</th><td>  <b>case</b> UNW_PPC64_LR:</td></tr>
<tr><th id="1637">1637</th><td>    <b>return</b> <q>"lr"</q>;</td></tr>
<tr><th id="1638">1638</th><td>  <b>case</b> UNW_PPC64_CTR:</td></tr>
<tr><th id="1639">1639</th><td>    <b>return</b> <q>"ctr"</q>;</td></tr>
<tr><th id="1640">1640</th><td>  <b>case</b> UNW_PPC64_VRSAVE:</td></tr>
<tr><th id="1641">1641</th><td>    <b>return</b> <q>"vrsave"</q>;</td></tr>
<tr><th id="1642">1642</th><td>  <b>case</b> UNW_PPC64_F0:</td></tr>
<tr><th id="1643">1643</th><td>    <b>return</b> <q>"fp0"</q>;</td></tr>
<tr><th id="1644">1644</th><td>  <b>case</b> UNW_PPC64_F1:</td></tr>
<tr><th id="1645">1645</th><td>    <b>return</b> <q>"fp1"</q>;</td></tr>
<tr><th id="1646">1646</th><td>  <b>case</b> UNW_PPC64_F2:</td></tr>
<tr><th id="1647">1647</th><td>    <b>return</b> <q>"fp2"</q>;</td></tr>
<tr><th id="1648">1648</th><td>  <b>case</b> UNW_PPC64_F3:</td></tr>
<tr><th id="1649">1649</th><td>    <b>return</b> <q>"fp3"</q>;</td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> UNW_PPC64_F4:</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> <q>"fp4"</q>;</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> UNW_PPC64_F5:</td></tr>
<tr><th id="1653">1653</th><td>    <b>return</b> <q>"fp5"</q>;</td></tr>
<tr><th id="1654">1654</th><td>  <b>case</b> UNW_PPC64_F6:</td></tr>
<tr><th id="1655">1655</th><td>    <b>return</b> <q>"fp6"</q>;</td></tr>
<tr><th id="1656">1656</th><td>  <b>case</b> UNW_PPC64_F7:</td></tr>
<tr><th id="1657">1657</th><td>    <b>return</b> <q>"fp7"</q>;</td></tr>
<tr><th id="1658">1658</th><td>  <b>case</b> UNW_PPC64_F8:</td></tr>
<tr><th id="1659">1659</th><td>    <b>return</b> <q>"fp8"</q>;</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> UNW_PPC64_F9:</td></tr>
<tr><th id="1661">1661</th><td>    <b>return</b> <q>"fp9"</q>;</td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> UNW_PPC64_F10:</td></tr>
<tr><th id="1663">1663</th><td>    <b>return</b> <q>"fp10"</q>;</td></tr>
<tr><th id="1664">1664</th><td>  <b>case</b> UNW_PPC64_F11:</td></tr>
<tr><th id="1665">1665</th><td>    <b>return</b> <q>"fp11"</q>;</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> UNW_PPC64_F12:</td></tr>
<tr><th id="1667">1667</th><td>    <b>return</b> <q>"fp12"</q>;</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> UNW_PPC64_F13:</td></tr>
<tr><th id="1669">1669</th><td>    <b>return</b> <q>"fp13"</q>;</td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> UNW_PPC64_F14:</td></tr>
<tr><th id="1671">1671</th><td>    <b>return</b> <q>"fp14"</q>;</td></tr>
<tr><th id="1672">1672</th><td>  <b>case</b> UNW_PPC64_F15:</td></tr>
<tr><th id="1673">1673</th><td>    <b>return</b> <q>"fp15"</q>;</td></tr>
<tr><th id="1674">1674</th><td>  <b>case</b> UNW_PPC64_F16:</td></tr>
<tr><th id="1675">1675</th><td>    <b>return</b> <q>"fp16"</q>;</td></tr>
<tr><th id="1676">1676</th><td>  <b>case</b> UNW_PPC64_F17:</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <q>"fp17"</q>;</td></tr>
<tr><th id="1678">1678</th><td>  <b>case</b> UNW_PPC64_F18:</td></tr>
<tr><th id="1679">1679</th><td>    <b>return</b> <q>"fp18"</q>;</td></tr>
<tr><th id="1680">1680</th><td>  <b>case</b> UNW_PPC64_F19:</td></tr>
<tr><th id="1681">1681</th><td>    <b>return</b> <q>"fp19"</q>;</td></tr>
<tr><th id="1682">1682</th><td>  <b>case</b> UNW_PPC64_F20:</td></tr>
<tr><th id="1683">1683</th><td>    <b>return</b> <q>"fp20"</q>;</td></tr>
<tr><th id="1684">1684</th><td>  <b>case</b> UNW_PPC64_F21:</td></tr>
<tr><th id="1685">1685</th><td>    <b>return</b> <q>"fp21"</q>;</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> UNW_PPC64_F22:</td></tr>
<tr><th id="1687">1687</th><td>    <b>return</b> <q>"fp22"</q>;</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> UNW_PPC64_F23:</td></tr>
<tr><th id="1689">1689</th><td>    <b>return</b> <q>"fp23"</q>;</td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> UNW_PPC64_F24:</td></tr>
<tr><th id="1691">1691</th><td>    <b>return</b> <q>"fp24"</q>;</td></tr>
<tr><th id="1692">1692</th><td>  <b>case</b> UNW_PPC64_F25:</td></tr>
<tr><th id="1693">1693</th><td>    <b>return</b> <q>"fp25"</q>;</td></tr>
<tr><th id="1694">1694</th><td>  <b>case</b> UNW_PPC64_F26:</td></tr>
<tr><th id="1695">1695</th><td>    <b>return</b> <q>"fp26"</q>;</td></tr>
<tr><th id="1696">1696</th><td>  <b>case</b> UNW_PPC64_F27:</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b> <q>"fp27"</q>;</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> UNW_PPC64_F28:</td></tr>
<tr><th id="1699">1699</th><td>    <b>return</b> <q>"fp28"</q>;</td></tr>
<tr><th id="1700">1700</th><td>  <b>case</b> UNW_PPC64_F29:</td></tr>
<tr><th id="1701">1701</th><td>    <b>return</b> <q>"fp29"</q>;</td></tr>
<tr><th id="1702">1702</th><td>  <b>case</b> UNW_PPC64_F30:</td></tr>
<tr><th id="1703">1703</th><td>    <b>return</b> <q>"fp30"</q>;</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> UNW_PPC64_F31:</td></tr>
<tr><th id="1705">1705</th><td>    <b>return</b> <q>"fp31"</q>;</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> UNW_PPC64_V0:</td></tr>
<tr><th id="1707">1707</th><td>    <b>return</b> <q>"v0"</q>;</td></tr>
<tr><th id="1708">1708</th><td>  <b>case</b> UNW_PPC64_V1:</td></tr>
<tr><th id="1709">1709</th><td>    <b>return</b> <q>"v1"</q>;</td></tr>
<tr><th id="1710">1710</th><td>  <b>case</b> UNW_PPC64_V2:</td></tr>
<tr><th id="1711">1711</th><td>    <b>return</b> <q>"v2"</q>;</td></tr>
<tr><th id="1712">1712</th><td>  <b>case</b> UNW_PPC64_V3:</td></tr>
<tr><th id="1713">1713</th><td>    <b>return</b> <q>"v3"</q>;</td></tr>
<tr><th id="1714">1714</th><td>  <b>case</b> UNW_PPC64_V4:</td></tr>
<tr><th id="1715">1715</th><td>    <b>return</b> <q>"v4"</q>;</td></tr>
<tr><th id="1716">1716</th><td>  <b>case</b> UNW_PPC64_V5:</td></tr>
<tr><th id="1717">1717</th><td>    <b>return</b> <q>"v5"</q>;</td></tr>
<tr><th id="1718">1718</th><td>  <b>case</b> UNW_PPC64_V6:</td></tr>
<tr><th id="1719">1719</th><td>    <b>return</b> <q>"v6"</q>;</td></tr>
<tr><th id="1720">1720</th><td>  <b>case</b> UNW_PPC64_V7:</td></tr>
<tr><th id="1721">1721</th><td>    <b>return</b> <q>"v7"</q>;</td></tr>
<tr><th id="1722">1722</th><td>  <b>case</b> UNW_PPC64_V8:</td></tr>
<tr><th id="1723">1723</th><td>    <b>return</b> <q>"v8"</q>;</td></tr>
<tr><th id="1724">1724</th><td>  <b>case</b> UNW_PPC64_V9:</td></tr>
<tr><th id="1725">1725</th><td>    <b>return</b> <q>"v9"</q>;</td></tr>
<tr><th id="1726">1726</th><td>  <b>case</b> UNW_PPC64_V10:</td></tr>
<tr><th id="1727">1727</th><td>    <b>return</b> <q>"v10"</q>;</td></tr>
<tr><th id="1728">1728</th><td>  <b>case</b> UNW_PPC64_V11:</td></tr>
<tr><th id="1729">1729</th><td>    <b>return</b> <q>"v11"</q>;</td></tr>
<tr><th id="1730">1730</th><td>  <b>case</b> UNW_PPC64_V12:</td></tr>
<tr><th id="1731">1731</th><td>    <b>return</b> <q>"v12"</q>;</td></tr>
<tr><th id="1732">1732</th><td>  <b>case</b> UNW_PPC64_V13:</td></tr>
<tr><th id="1733">1733</th><td>    <b>return</b> <q>"v13"</q>;</td></tr>
<tr><th id="1734">1734</th><td>  <b>case</b> UNW_PPC64_V14:</td></tr>
<tr><th id="1735">1735</th><td>    <b>return</b> <q>"v14"</q>;</td></tr>
<tr><th id="1736">1736</th><td>  <b>case</b> UNW_PPC64_V15:</td></tr>
<tr><th id="1737">1737</th><td>    <b>return</b> <q>"v15"</q>;</td></tr>
<tr><th id="1738">1738</th><td>  <b>case</b> UNW_PPC64_V16:</td></tr>
<tr><th id="1739">1739</th><td>    <b>return</b> <q>"v16"</q>;</td></tr>
<tr><th id="1740">1740</th><td>  <b>case</b> UNW_PPC64_V17:</td></tr>
<tr><th id="1741">1741</th><td>    <b>return</b> <q>"v17"</q>;</td></tr>
<tr><th id="1742">1742</th><td>  <b>case</b> UNW_PPC64_V18:</td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> <q>"v18"</q>;</td></tr>
<tr><th id="1744">1744</th><td>  <b>case</b> UNW_PPC64_V19:</td></tr>
<tr><th id="1745">1745</th><td>    <b>return</b> <q>"v19"</q>;</td></tr>
<tr><th id="1746">1746</th><td>  <b>case</b> UNW_PPC64_V20:</td></tr>
<tr><th id="1747">1747</th><td>    <b>return</b> <q>"v20"</q>;</td></tr>
<tr><th id="1748">1748</th><td>  <b>case</b> UNW_PPC64_V21:</td></tr>
<tr><th id="1749">1749</th><td>    <b>return</b> <q>"v21"</q>;</td></tr>
<tr><th id="1750">1750</th><td>  <b>case</b> UNW_PPC64_V22:</td></tr>
<tr><th id="1751">1751</th><td>    <b>return</b> <q>"v22"</q>;</td></tr>
<tr><th id="1752">1752</th><td>  <b>case</b> UNW_PPC64_V23:</td></tr>
<tr><th id="1753">1753</th><td>    <b>return</b> <q>"v23"</q>;</td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> UNW_PPC64_V24:</td></tr>
<tr><th id="1755">1755</th><td>    <b>return</b> <q>"v24"</q>;</td></tr>
<tr><th id="1756">1756</th><td>  <b>case</b> UNW_PPC64_V25:</td></tr>
<tr><th id="1757">1757</th><td>    <b>return</b> <q>"v25"</q>;</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> UNW_PPC64_V26:</td></tr>
<tr><th id="1759">1759</th><td>    <b>return</b> <q>"v26"</q>;</td></tr>
<tr><th id="1760">1760</th><td>  <b>case</b> UNW_PPC64_V27:</td></tr>
<tr><th id="1761">1761</th><td>    <b>return</b> <q>"v27"</q>;</td></tr>
<tr><th id="1762">1762</th><td>  <b>case</b> UNW_PPC64_V28:</td></tr>
<tr><th id="1763">1763</th><td>    <b>return</b> <q>"v28"</q>;</td></tr>
<tr><th id="1764">1764</th><td>  <b>case</b> UNW_PPC64_V29:</td></tr>
<tr><th id="1765">1765</th><td>    <b>return</b> <q>"v29"</q>;</td></tr>
<tr><th id="1766">1766</th><td>  <b>case</b> UNW_PPC64_V30:</td></tr>
<tr><th id="1767">1767</th><td>    <b>return</b> <q>"v30"</q>;</td></tr>
<tr><th id="1768">1768</th><td>  <b>case</b> UNW_PPC64_V31:</td></tr>
<tr><th id="1769">1769</th><td>    <b>return</b> <q>"v31"</q>;</td></tr>
<tr><th id="1770">1770</th><td>  }</td></tr>
<tr><th id="1771">1771</th><td>  <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="1772">1772</th><td>}</td></tr>
<tr><th id="1773">1773</th><td><u>#<span data-ppcond="1133">endif</span> // _LIBUNWIND_TARGET_PPC64</u></td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td><u>#<span data-ppcond="1776">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_AARCH64">_LIBUNWIND_TARGET_AARCH64</span>)</u></td></tr>
<tr><th id="1777">1777</th><td><i class="doc">/// Registers_arm64  holds the register state of a thread in a 64-bit arm</i></td></tr>
<tr><th id="1778">1778</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="1779">1779</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_arm64;</td></tr>
<tr><th id="1780">1780</th><td><b>extern</b> <q>"C"</q> <em>void</em> __libunwind_Registers_arm64_jumpto(Registers_arm64 *);</td></tr>
<tr><th id="1781">1781</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_arm64 {</td></tr>
<tr><th id="1782">1782</th><td><b>public</b>:</td></tr>
<tr><th id="1783">1783</th><td>  Registers_arm64();</td></tr>
<tr><th id="1784">1784</th><td>  Registers_arm64(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1787">1787</th><td>  uint64_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1788">1788</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint64_t value);</td></tr>
<tr><th id="1789">1789</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1790">1790</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1791">1791</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="1792">1792</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1793">1793</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="1794">1794</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="1795">1795</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="1796">1796</th><td>  <em>void</em>        jumpto() { __libunwind_Registers_arm64_jumpto(<b>this</b>); }</td></tr>
<tr><th id="1797">1797</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_ARM64; }</td></tr>
<tr><th id="1798">1798</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_ARM64; }</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__sp; }</td></tr>
<tr><th id="1801">1801</th><td>  <em>void</em>      setSP(uint64_t value) { _registers.__sp = value; }</td></tr>
<tr><th id="1802">1802</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__pc; }</td></tr>
<tr><th id="1803">1803</th><td>  <em>void</em>      setIP(uint64_t value) { _registers.__pc = value; }</td></tr>
<tr><th id="1804">1804</th><td>  uint64_t  getFP() <em>const</em>         { <b>return</b> _registers.__fp; }</td></tr>
<tr><th id="1805">1805</th><td>  <em>void</em>      setFP(uint64_t value) { _registers.__fp = value; }</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><b>private</b>:</td></tr>
<tr><th id="1808">1808</th><td>  <b>struct</b> GPRs {</td></tr>
<tr><th id="1809">1809</th><td>    uint64_t __x[<var>29</var>]; <i>// x0-x28</i></td></tr>
<tr><th id="1810">1810</th><td>    uint64_t __fp;    <i>// Frame pointer x29</i></td></tr>
<tr><th id="1811">1811</th><td>    uint64_t __lr;    <i>// Link register x30</i></td></tr>
<tr><th id="1812">1812</th><td>    uint64_t __sp;    <i>// Stack pointer x31</i></td></tr>
<tr><th id="1813">1813</th><td>    uint64_t __pc;    <i>// Program counter</i></td></tr>
<tr><th id="1814">1814</th><td>    uint64_t __ra_sign_state; <i>// RA sign state register</i></td></tr>
<tr><th id="1815">1815</th><td>  };</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>  GPRs    _registers;</td></tr>
<tr><th id="1818">1818</th><td>  <em>double</em>  _vectorHalfRegisters[<var>32</var>];</td></tr>
<tr><th id="1819">1819</th><td>  <i>// Currently only the lower double in 128-bit vectore registers</i></td></tr>
<tr><th id="1820">1820</th><td><i>  // is perserved during unwinding.  We could define new register</i></td></tr>
<tr><th id="1821">1821</th><td><i>  // numbers (&gt; 96) which mean whole vector registers, then this</i></td></tr>
<tr><th id="1822">1822</th><td><i>  // struct would need to change to contain whole vector registers.</i></td></tr>
<tr><th id="1823">1823</th><td>};</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td><b>inline</b> Registers_arm64::Registers_arm64(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="1826">1826</th><td>  <b>static_assert</b>((check_fit&lt;Registers_arm64, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="1827">1827</th><td>                <q>"arm64 registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="1828">1828</th><td>  memcpy(&amp;_registers, registers, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="1829">1829</th><td>  <b>static_assert</b>(<b>sizeof</b>(GPRs) == <var>0x110</var>,</td></tr>
<tr><th id="1830">1830</th><td>                <q>"expected VFP registers to be at offset 272"</q>);</td></tr>
<tr><th id="1831">1831</th><td>  memcpy(_vectorHalfRegisters,</td></tr>
<tr><th id="1832">1832</th><td>         <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers) + <b>sizeof</b>(GPRs),</td></tr>
<tr><th id="1833">1833</th><td>         <b>sizeof</b>(_vectorHalfRegisters));</td></tr>
<tr><th id="1834">1834</th><td>}</td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td><b>inline</b> Registers_arm64::Registers_arm64() {</td></tr>
<tr><th id="1837">1837</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="1838">1838</th><td>  memset(&amp;_vectorHalfRegisters, <var>0</var>, <b>sizeof</b>(_vectorHalfRegisters));</td></tr>
<tr><th id="1839">1839</th><td>}</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td><b>inline</b> <em>bool</em> Registers_arm64::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1842">1842</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="1843">1843</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1844">1844</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="1845">1845</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1846">1846</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="1847">1847</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1848">1848</th><td>  <b>if</b> (regNum &gt; <var>95</var>)</td></tr>
<tr><th id="1849">1849</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1850">1850</th><td>  <b>if</b> (regNum == UNW_ARM64_RA_SIGN_STATE)</td></tr>
<tr><th id="1851">1851</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1852">1852</th><td>  <b>if</b> ((regNum &gt; <var>31</var>) &amp;&amp; (regNum &lt; <var>64</var>))</td></tr>
<tr><th id="1853">1853</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1854">1854</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1855">1855</th><td>}</td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td><b>inline</b> uint64_t Registers_arm64::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="1858">1858</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> _registers.__pc;</td></tr>
<tr><th id="1860">1860</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="1861">1861</th><td>    <b>return</b> _registers.__sp;</td></tr>
<tr><th id="1862">1862</th><td>  <b>if</b> (regNum == UNW_ARM64_RA_SIGN_STATE)</td></tr>
<tr><th id="1863">1863</th><td>    <b>return</b> _registers.__ra_sign_state;</td></tr>
<tr><th id="1864">1864</th><td>  <b>if</b> ((regNum &gt;= <var>0</var>) &amp;&amp; (regNum &lt; <var>32</var>))</td></tr>
<tr><th id="1865">1865</th><td>    <b>return</b> _registers.__x[regNum];</td></tr>
<tr><th id="1866">1866</th><td>  _LIBUNWIND_ABORT(<q>"unsupported arm64 register"</q>);</td></tr>
<tr><th id="1867">1867</th><td>}</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td><b>inline</b> <em>void</em> Registers_arm64::setRegister(<em>int</em> regNum, uint64_t value) {</td></tr>
<tr><th id="1870">1870</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="1871">1871</th><td>    _registers.__pc = value;</td></tr>
<tr><th id="1872">1872</th><td>  <b>else</b> <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="1873">1873</th><td>    _registers.__sp = value;</td></tr>
<tr><th id="1874">1874</th><td>  <b>else</b> <b>if</b> (regNum == UNW_ARM64_RA_SIGN_STATE)</td></tr>
<tr><th id="1875">1875</th><td>    _registers.__ra_sign_state = value;</td></tr>
<tr><th id="1876">1876</th><td>  <b>else</b> <b>if</b> ((regNum &gt;= <var>0</var>) &amp;&amp; (regNum &lt; <var>32</var>))</td></tr>
<tr><th id="1877">1877</th><td>    _registers.__x[regNum] = value;</td></tr>
<tr><th id="1878">1878</th><td>  <b>else</b></td></tr>
<tr><th id="1879">1879</th><td>    _LIBUNWIND_ABORT(<q>"unsupported arm64 register"</q>);</td></tr>
<tr><th id="1880">1880</th><td>}</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_arm64::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="1883">1883</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="1884">1884</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="1885">1885</th><td>    <b>return</b> <q>"pc"</q>;</td></tr>
<tr><th id="1886">1886</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="1887">1887</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="1888">1888</th><td>  <b>case</b> UNW_ARM64_X0:</td></tr>
<tr><th id="1889">1889</th><td>    <b>return</b> <q>"x0"</q>;</td></tr>
<tr><th id="1890">1890</th><td>  <b>case</b> UNW_ARM64_X1:</td></tr>
<tr><th id="1891">1891</th><td>    <b>return</b> <q>"x1"</q>;</td></tr>
<tr><th id="1892">1892</th><td>  <b>case</b> UNW_ARM64_X2:</td></tr>
<tr><th id="1893">1893</th><td>    <b>return</b> <q>"x2"</q>;</td></tr>
<tr><th id="1894">1894</th><td>  <b>case</b> UNW_ARM64_X3:</td></tr>
<tr><th id="1895">1895</th><td>    <b>return</b> <q>"x3"</q>;</td></tr>
<tr><th id="1896">1896</th><td>  <b>case</b> UNW_ARM64_X4:</td></tr>
<tr><th id="1897">1897</th><td>    <b>return</b> <q>"x4"</q>;</td></tr>
<tr><th id="1898">1898</th><td>  <b>case</b> UNW_ARM64_X5:</td></tr>
<tr><th id="1899">1899</th><td>    <b>return</b> <q>"x5"</q>;</td></tr>
<tr><th id="1900">1900</th><td>  <b>case</b> UNW_ARM64_X6:</td></tr>
<tr><th id="1901">1901</th><td>    <b>return</b> <q>"x6"</q>;</td></tr>
<tr><th id="1902">1902</th><td>  <b>case</b> UNW_ARM64_X7:</td></tr>
<tr><th id="1903">1903</th><td>    <b>return</b> <q>"x7"</q>;</td></tr>
<tr><th id="1904">1904</th><td>  <b>case</b> UNW_ARM64_X8:</td></tr>
<tr><th id="1905">1905</th><td>    <b>return</b> <q>"x8"</q>;</td></tr>
<tr><th id="1906">1906</th><td>  <b>case</b> UNW_ARM64_X9:</td></tr>
<tr><th id="1907">1907</th><td>    <b>return</b> <q>"x9"</q>;</td></tr>
<tr><th id="1908">1908</th><td>  <b>case</b> UNW_ARM64_X10:</td></tr>
<tr><th id="1909">1909</th><td>    <b>return</b> <q>"x10"</q>;</td></tr>
<tr><th id="1910">1910</th><td>  <b>case</b> UNW_ARM64_X11:</td></tr>
<tr><th id="1911">1911</th><td>    <b>return</b> <q>"x11"</q>;</td></tr>
<tr><th id="1912">1912</th><td>  <b>case</b> UNW_ARM64_X12:</td></tr>
<tr><th id="1913">1913</th><td>    <b>return</b> <q>"x12"</q>;</td></tr>
<tr><th id="1914">1914</th><td>  <b>case</b> UNW_ARM64_X13:</td></tr>
<tr><th id="1915">1915</th><td>    <b>return</b> <q>"x13"</q>;</td></tr>
<tr><th id="1916">1916</th><td>  <b>case</b> UNW_ARM64_X14:</td></tr>
<tr><th id="1917">1917</th><td>    <b>return</b> <q>"x14"</q>;</td></tr>
<tr><th id="1918">1918</th><td>  <b>case</b> UNW_ARM64_X15:</td></tr>
<tr><th id="1919">1919</th><td>    <b>return</b> <q>"x15"</q>;</td></tr>
<tr><th id="1920">1920</th><td>  <b>case</b> UNW_ARM64_X16:</td></tr>
<tr><th id="1921">1921</th><td>    <b>return</b> <q>"x16"</q>;</td></tr>
<tr><th id="1922">1922</th><td>  <b>case</b> UNW_ARM64_X17:</td></tr>
<tr><th id="1923">1923</th><td>    <b>return</b> <q>"x17"</q>;</td></tr>
<tr><th id="1924">1924</th><td>  <b>case</b> UNW_ARM64_X18:</td></tr>
<tr><th id="1925">1925</th><td>    <b>return</b> <q>"x18"</q>;</td></tr>
<tr><th id="1926">1926</th><td>  <b>case</b> UNW_ARM64_X19:</td></tr>
<tr><th id="1927">1927</th><td>    <b>return</b> <q>"x19"</q>;</td></tr>
<tr><th id="1928">1928</th><td>  <b>case</b> UNW_ARM64_X20:</td></tr>
<tr><th id="1929">1929</th><td>    <b>return</b> <q>"x20"</q>;</td></tr>
<tr><th id="1930">1930</th><td>  <b>case</b> UNW_ARM64_X21:</td></tr>
<tr><th id="1931">1931</th><td>    <b>return</b> <q>"x21"</q>;</td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> UNW_ARM64_X22:</td></tr>
<tr><th id="1933">1933</th><td>    <b>return</b> <q>"x22"</q>;</td></tr>
<tr><th id="1934">1934</th><td>  <b>case</b> UNW_ARM64_X23:</td></tr>
<tr><th id="1935">1935</th><td>    <b>return</b> <q>"x23"</q>;</td></tr>
<tr><th id="1936">1936</th><td>  <b>case</b> UNW_ARM64_X24:</td></tr>
<tr><th id="1937">1937</th><td>    <b>return</b> <q>"x24"</q>;</td></tr>
<tr><th id="1938">1938</th><td>  <b>case</b> UNW_ARM64_X25:</td></tr>
<tr><th id="1939">1939</th><td>    <b>return</b> <q>"x25"</q>;</td></tr>
<tr><th id="1940">1940</th><td>  <b>case</b> UNW_ARM64_X26:</td></tr>
<tr><th id="1941">1941</th><td>    <b>return</b> <q>"x26"</q>;</td></tr>
<tr><th id="1942">1942</th><td>  <b>case</b> UNW_ARM64_X27:</td></tr>
<tr><th id="1943">1943</th><td>    <b>return</b> <q>"x27"</q>;</td></tr>
<tr><th id="1944">1944</th><td>  <b>case</b> UNW_ARM64_X28:</td></tr>
<tr><th id="1945">1945</th><td>    <b>return</b> <q>"x28"</q>;</td></tr>
<tr><th id="1946">1946</th><td>  <b>case</b> UNW_ARM64_X29:</td></tr>
<tr><th id="1947">1947</th><td>    <b>return</b> <q>"fp"</q>;</td></tr>
<tr><th id="1948">1948</th><td>  <b>case</b> UNW_ARM64_X30:</td></tr>
<tr><th id="1949">1949</th><td>    <b>return</b> <q>"lr"</q>;</td></tr>
<tr><th id="1950">1950</th><td>  <b>case</b> UNW_ARM64_X31:</td></tr>
<tr><th id="1951">1951</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="1952">1952</th><td>  <b>case</b> UNW_ARM64_D0:</td></tr>
<tr><th id="1953">1953</th><td>    <b>return</b> <q>"d0"</q>;</td></tr>
<tr><th id="1954">1954</th><td>  <b>case</b> UNW_ARM64_D1:</td></tr>
<tr><th id="1955">1955</th><td>    <b>return</b> <q>"d1"</q>;</td></tr>
<tr><th id="1956">1956</th><td>  <b>case</b> UNW_ARM64_D2:</td></tr>
<tr><th id="1957">1957</th><td>    <b>return</b> <q>"d2"</q>;</td></tr>
<tr><th id="1958">1958</th><td>  <b>case</b> UNW_ARM64_D3:</td></tr>
<tr><th id="1959">1959</th><td>    <b>return</b> <q>"d3"</q>;</td></tr>
<tr><th id="1960">1960</th><td>  <b>case</b> UNW_ARM64_D4:</td></tr>
<tr><th id="1961">1961</th><td>    <b>return</b> <q>"d4"</q>;</td></tr>
<tr><th id="1962">1962</th><td>  <b>case</b> UNW_ARM64_D5:</td></tr>
<tr><th id="1963">1963</th><td>    <b>return</b> <q>"d5"</q>;</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> UNW_ARM64_D6:</td></tr>
<tr><th id="1965">1965</th><td>    <b>return</b> <q>"d6"</q>;</td></tr>
<tr><th id="1966">1966</th><td>  <b>case</b> UNW_ARM64_D7:</td></tr>
<tr><th id="1967">1967</th><td>    <b>return</b> <q>"d7"</q>;</td></tr>
<tr><th id="1968">1968</th><td>  <b>case</b> UNW_ARM64_D8:</td></tr>
<tr><th id="1969">1969</th><td>    <b>return</b> <q>"d8"</q>;</td></tr>
<tr><th id="1970">1970</th><td>  <b>case</b> UNW_ARM64_D9:</td></tr>
<tr><th id="1971">1971</th><td>    <b>return</b> <q>"d9"</q>;</td></tr>
<tr><th id="1972">1972</th><td>  <b>case</b> UNW_ARM64_D10:</td></tr>
<tr><th id="1973">1973</th><td>    <b>return</b> <q>"d10"</q>;</td></tr>
<tr><th id="1974">1974</th><td>  <b>case</b> UNW_ARM64_D11:</td></tr>
<tr><th id="1975">1975</th><td>    <b>return</b> <q>"d11"</q>;</td></tr>
<tr><th id="1976">1976</th><td>  <b>case</b> UNW_ARM64_D12:</td></tr>
<tr><th id="1977">1977</th><td>    <b>return</b> <q>"d12"</q>;</td></tr>
<tr><th id="1978">1978</th><td>  <b>case</b> UNW_ARM64_D13:</td></tr>
<tr><th id="1979">1979</th><td>    <b>return</b> <q>"d13"</q>;</td></tr>
<tr><th id="1980">1980</th><td>  <b>case</b> UNW_ARM64_D14:</td></tr>
<tr><th id="1981">1981</th><td>    <b>return</b> <q>"d14"</q>;</td></tr>
<tr><th id="1982">1982</th><td>  <b>case</b> UNW_ARM64_D15:</td></tr>
<tr><th id="1983">1983</th><td>    <b>return</b> <q>"d15"</q>;</td></tr>
<tr><th id="1984">1984</th><td>  <b>case</b> UNW_ARM64_D16:</td></tr>
<tr><th id="1985">1985</th><td>    <b>return</b> <q>"d16"</q>;</td></tr>
<tr><th id="1986">1986</th><td>  <b>case</b> UNW_ARM64_D17:</td></tr>
<tr><th id="1987">1987</th><td>    <b>return</b> <q>"d17"</q>;</td></tr>
<tr><th id="1988">1988</th><td>  <b>case</b> UNW_ARM64_D18:</td></tr>
<tr><th id="1989">1989</th><td>    <b>return</b> <q>"d18"</q>;</td></tr>
<tr><th id="1990">1990</th><td>  <b>case</b> UNW_ARM64_D19:</td></tr>
<tr><th id="1991">1991</th><td>    <b>return</b> <q>"d19"</q>;</td></tr>
<tr><th id="1992">1992</th><td>  <b>case</b> UNW_ARM64_D20:</td></tr>
<tr><th id="1993">1993</th><td>    <b>return</b> <q>"d20"</q>;</td></tr>
<tr><th id="1994">1994</th><td>  <b>case</b> UNW_ARM64_D21:</td></tr>
<tr><th id="1995">1995</th><td>    <b>return</b> <q>"d21"</q>;</td></tr>
<tr><th id="1996">1996</th><td>  <b>case</b> UNW_ARM64_D22:</td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> <q>"d22"</q>;</td></tr>
<tr><th id="1998">1998</th><td>  <b>case</b> UNW_ARM64_D23:</td></tr>
<tr><th id="1999">1999</th><td>    <b>return</b> <q>"d23"</q>;</td></tr>
<tr><th id="2000">2000</th><td>  <b>case</b> UNW_ARM64_D24:</td></tr>
<tr><th id="2001">2001</th><td>    <b>return</b> <q>"d24"</q>;</td></tr>
<tr><th id="2002">2002</th><td>  <b>case</b> UNW_ARM64_D25:</td></tr>
<tr><th id="2003">2003</th><td>    <b>return</b> <q>"d25"</q>;</td></tr>
<tr><th id="2004">2004</th><td>  <b>case</b> UNW_ARM64_D26:</td></tr>
<tr><th id="2005">2005</th><td>    <b>return</b> <q>"d26"</q>;</td></tr>
<tr><th id="2006">2006</th><td>  <b>case</b> UNW_ARM64_D27:</td></tr>
<tr><th id="2007">2007</th><td>    <b>return</b> <q>"d27"</q>;</td></tr>
<tr><th id="2008">2008</th><td>  <b>case</b> UNW_ARM64_D28:</td></tr>
<tr><th id="2009">2009</th><td>    <b>return</b> <q>"d28"</q>;</td></tr>
<tr><th id="2010">2010</th><td>  <b>case</b> UNW_ARM64_D29:</td></tr>
<tr><th id="2011">2011</th><td>    <b>return</b> <q>"d29"</q>;</td></tr>
<tr><th id="2012">2012</th><td>  <b>case</b> UNW_ARM64_D30:</td></tr>
<tr><th id="2013">2013</th><td>    <b>return</b> <q>"d30"</q>;</td></tr>
<tr><th id="2014">2014</th><td>  <b>case</b> UNW_ARM64_D31:</td></tr>
<tr><th id="2015">2015</th><td>    <b>return</b> <q>"d31"</q>;</td></tr>
<tr><th id="2016">2016</th><td>  <b>default</b>:</td></tr>
<tr><th id="2017">2017</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="2018">2018</th><td>  }</td></tr>
<tr><th id="2019">2019</th><td>}</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td><b>inline</b> <em>bool</em> Registers_arm64::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2022">2022</th><td>  <b>if</b> (regNum &lt; UNW_ARM64_D0)</td></tr>
<tr><th id="2023">2023</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2024">2024</th><td>  <b>if</b> (regNum &gt; UNW_ARM64_D31)</td></tr>
<tr><th id="2025">2025</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2026">2026</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2027">2027</th><td>}</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td><b>inline</b> <em>double</em> Registers_arm64::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2030">2030</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="2031">2031</th><td>  <b>return</b> _vectorHalfRegisters[regNum - UNW_ARM64_D0];</td></tr>
<tr><th id="2032">2032</th><td>}</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td><b>inline</b> <em>void</em> Registers_arm64::setFloatRegister(<em>int</em> regNum, <em>double</em> value) {</td></tr>
<tr><th id="2035">2035</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="2036">2036</th><td>  _vectorHalfRegisters[regNum - UNW_ARM64_D0] = value;</td></tr>
<tr><th id="2037">2037</th><td>}</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td><b>inline</b> <em>bool</em> Registers_arm64::validVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="2040">2040</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2041">2041</th><td>}</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><b>inline</b> v128 Registers_arm64::getVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="2044">2044</th><td>  _LIBUNWIND_ABORT(<q>"no arm64 vector register support yet"</q>);</td></tr>
<tr><th id="2045">2045</th><td>}</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td><b>inline</b> <em>void</em> Registers_arm64::setVectorRegister(<em>int</em>, v128) {</td></tr>
<tr><th id="2048">2048</th><td>  _LIBUNWIND_ABORT(<q>"no arm64 vector register support yet"</q>);</td></tr>
<tr><th id="2049">2049</th><td>}</td></tr>
<tr><th id="2050">2050</th><td><u>#<span data-ppcond="1776">endif</span> // _LIBUNWIND_TARGET_AARCH64</u></td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><u>#<span data-ppcond="2052">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_ARM">_LIBUNWIND_TARGET_ARM</span>)</u></td></tr>
<tr><th id="2053">2053</th><td><i class="doc">/// Registers_arm holds the register state of a thread in a 32-bit arm</i></td></tr>
<tr><th id="2054">2054</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="2055">2055</th><td><i class="doc">///</i></td></tr>
<tr><th id="2056">2056</th><td><i class="doc">/// NOTE: Assumes VFPv3. On ARM processors without a floating point unit,</i></td></tr>
<tr><th id="2057">2057</th><td><i class="doc">/// this uses more memory than required.</i></td></tr>
<tr><th id="2058">2058</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_arm {</td></tr>
<tr><th id="2059">2059</th><td><b>public</b>:</td></tr>
<tr><th id="2060">2060</th><td>  Registers_arm();</td></tr>
<tr><th id="2061">2061</th><td>  Registers_arm(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2064">2064</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2065">2065</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="2066">2066</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2067">2067</th><td>  unw_fpreg_t getFloatRegister(<em>int</em> num);</td></tr>
<tr><th id="2068">2068</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, unw_fpreg_t value);</td></tr>
<tr><th id="2069">2069</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2070">2070</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2071">2071</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="2072">2072</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="2073">2073</th><td>  <em>void</em>        jumpto() {</td></tr>
<tr><th id="2074">2074</th><td>    restoreSavedFloatRegisters();</td></tr>
<tr><th id="2075">2075</th><td>    restoreCoreAndJumpTo();</td></tr>
<tr><th id="2076">2076</th><td>  }</td></tr>
<tr><th id="2077">2077</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_ARM; }</td></tr>
<tr><th id="2078">2078</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_ARM; }</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td>  uint32_t  getSP() <em>const</em>         { <b>return</b> _registers.__sp; }</td></tr>
<tr><th id="2081">2081</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__sp = value; }</td></tr>
<tr><th id="2082">2082</th><td>  uint32_t  getIP() <em>const</em>         { <b>return</b> _registers.__pc; }</td></tr>
<tr><th id="2083">2083</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__pc = value; }</td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td>  <em>void</em> saveVFPAsX() {</td></tr>
<tr><th id="2086">2086</th><td>    assert(_use_X_for_vfp_save || !_saved_vfp_d0_d15);</td></tr>
<tr><th id="2087">2087</th><td>    _use_X_for_vfp_save = <b>true</b>;</td></tr>
<tr><th id="2088">2088</th><td>  }</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td>  <em>void</em> restoreSavedFloatRegisters() {</td></tr>
<tr><th id="2091">2091</th><td>    <b>if</b> (_saved_vfp_d0_d15) {</td></tr>
<tr><th id="2092">2092</th><td>      <b>if</b> (_use_X_for_vfp_save)</td></tr>
<tr><th id="2093">2093</th><td>        restoreVFPWithFLDMX(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2094">2094</th><td>      <b>else</b></td></tr>
<tr><th id="2095">2095</th><td>        restoreVFPWithFLDMD(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2096">2096</th><td>    }</td></tr>
<tr><th id="2097">2097</th><td>    <b>if</b> (_saved_vfp_d16_d31)</td></tr>
<tr><th id="2098">2098</th><td>      restoreVFPv3(_vfp_d16_d31);</td></tr>
<tr><th id="2099">2099</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2100">2100</th><td>    <b>if</b> (_saved_iwmmx)</td></tr>
<tr><th id="2101">2101</th><td>      restoreiWMMX(_iwmmx);</td></tr>
<tr><th id="2102">2102</th><td>    <b>if</b> (_saved_iwmmx_control)</td></tr>
<tr><th id="2103">2103</th><td>      restoreiWMMXControl(_iwmmx_control);</td></tr>
<tr><th id="2104">2104</th><td><u>#endif</u></td></tr>
<tr><th id="2105">2105</th><td>  }</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td><b>private</b>:</td></tr>
<tr><th id="2108">2108</th><td>  <b>struct</b> GPRs {</td></tr>
<tr><th id="2109">2109</th><td>    uint32_t __r[<var>13</var>]; <i>// r0-r12</i></td></tr>
<tr><th id="2110">2110</th><td>    uint32_t __sp;    <i>// Stack pointer r13</i></td></tr>
<tr><th id="2111">2111</th><td>    uint32_t __lr;    <i>// Link register r14</i></td></tr>
<tr><th id="2112">2112</th><td>    uint32_t __pc;    <i>// Program counter r15</i></td></tr>
<tr><th id="2113">2113</th><td>  };</td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td>  <em>static</em> <em>void</em> saveVFPWithFSTMD(<em>void</em>*);</td></tr>
<tr><th id="2116">2116</th><td>  <em>static</em> <em>void</em> saveVFPWithFSTMX(<em>void</em>*);</td></tr>
<tr><th id="2117">2117</th><td>  <em>static</em> <em>void</em> saveVFPv3(<em>void</em>*);</td></tr>
<tr><th id="2118">2118</th><td>  <em>static</em> <em>void</em> restoreVFPWithFLDMD(<em>void</em>*);</td></tr>
<tr><th id="2119">2119</th><td>  <em>static</em> <em>void</em> restoreVFPWithFLDMX(<em>void</em>*);</td></tr>
<tr><th id="2120">2120</th><td>  <em>static</em> <em>void</em> restoreVFPv3(<em>void</em>*);</td></tr>
<tr><th id="2121">2121</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2122">2122</th><td>  <em>static</em> <em>void</em> saveiWMMX(<em>void</em>*);</td></tr>
<tr><th id="2123">2123</th><td>  <em>static</em> <em>void</em> saveiWMMXControl(uint32_t*);</td></tr>
<tr><th id="2124">2124</th><td>  <em>static</em> <em>void</em> restoreiWMMX(<em>void</em>*);</td></tr>
<tr><th id="2125">2125</th><td>  <em>static</em> <em>void</em> restoreiWMMXControl(uint32_t*);</td></tr>
<tr><th id="2126">2126</th><td><u>#endif</u></td></tr>
<tr><th id="2127">2127</th><td>  <em>void</em> restoreCoreAndJumpTo();</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td>  <i>// ARM registers</i></td></tr>
<tr><th id="2130">2130</th><td>  GPRs _registers;</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>  <i>// We save floating point registers lazily because we can't know ahead of</i></td></tr>
<tr><th id="2133">2133</th><td><i>  // time which ones are used. See EHABI #4.7.</i></td></tr>
<tr><th id="2134">2134</th><td><i></i></td></tr>
<tr><th id="2135">2135</th><td><i>  // Whether D0-D15 are saved in the FTSMX instead of FSTMD format.</i></td></tr>
<tr><th id="2136">2136</th><td><i>  //</i></td></tr>
<tr><th id="2137">2137</th><td><i>  // See EHABI #7.5 that explains how matching instruction sequences for load</i></td></tr>
<tr><th id="2138">2138</th><td><i>  // and store need to be used to correctly restore the exact register bits.</i></td></tr>
<tr><th id="2139">2139</th><td>  <em>bool</em> _use_X_for_vfp_save;</td></tr>
<tr><th id="2140">2140</th><td>  <i>// Whether VFP D0-D15 are saved.</i></td></tr>
<tr><th id="2141">2141</th><td>  <em>bool</em> _saved_vfp_d0_d15;</td></tr>
<tr><th id="2142">2142</th><td>  <i>// Whether VFPv3 D16-D31 are saved.</i></td></tr>
<tr><th id="2143">2143</th><td>  <em>bool</em> _saved_vfp_d16_d31;</td></tr>
<tr><th id="2144">2144</th><td>  <i>// VFP registers D0-D15, + padding if saved using FSTMX</i></td></tr>
<tr><th id="2145">2145</th><td>  unw_fpreg_t _vfp_d0_d15_pad[<var>17</var>];</td></tr>
<tr><th id="2146">2146</th><td>  <i>// VFPv3 registers D16-D31, always saved using FSTMD</i></td></tr>
<tr><th id="2147">2147</th><td>  unw_fpreg_t _vfp_d16_d31[<var>16</var>];</td></tr>
<tr><th id="2148">2148</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2149">2149</th><td>  <i>// Whether iWMMX data registers are saved.</i></td></tr>
<tr><th id="2150">2150</th><td>  <em>bool</em> _saved_iwmmx;</td></tr>
<tr><th id="2151">2151</th><td>  <i>// Whether iWMMX control registers are saved.</i></td></tr>
<tr><th id="2152">2152</th><td>  <em>mutable</em> <em>bool</em> _saved_iwmmx_control;</td></tr>
<tr><th id="2153">2153</th><td>  <i>// iWMMX registers</i></td></tr>
<tr><th id="2154">2154</th><td>  unw_fpreg_t _iwmmx[<var>16</var>];</td></tr>
<tr><th id="2155">2155</th><td>  <i>// iWMMX control registers</i></td></tr>
<tr><th id="2156">2156</th><td>  <em>mutable</em> uint32_t _iwmmx_control[<var>4</var>];</td></tr>
<tr><th id="2157">2157</th><td><u>#endif</u></td></tr>
<tr><th id="2158">2158</th><td>};</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td><b>inline</b> Registers_arm::Registers_arm(<em>const</em> <em>void</em> *registers)</td></tr>
<tr><th id="2161">2161</th><td>  : _use_X_for_vfp_save(<b>false</b>),</td></tr>
<tr><th id="2162">2162</th><td>    _saved_vfp_d0_d15(<b>false</b>),</td></tr>
<tr><th id="2163">2163</th><td>    _saved_vfp_d16_d31(<b>false</b>) {</td></tr>
<tr><th id="2164">2164</th><td>  <b>static_assert</b>((check_fit&lt;Registers_arm, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="2165">2165</th><td>                <q>"arm registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="2166">2166</th><td>  <i>// See __unw_getcontext() note about data.</i></td></tr>
<tr><th id="2167">2167</th><td>  memcpy(&amp;_registers, registers, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2168">2168</th><td>  memset(&amp;_vfp_d0_d15_pad, <var>0</var>, <b>sizeof</b>(_vfp_d0_d15_pad));</td></tr>
<tr><th id="2169">2169</th><td>  memset(&amp;_vfp_d16_d31, <var>0</var>, <b>sizeof</b>(_vfp_d16_d31));</td></tr>
<tr><th id="2170">2170</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2171">2171</th><td>  _saved_iwmmx = <b>false</b>;</td></tr>
<tr><th id="2172">2172</th><td>  _saved_iwmmx_control = <b>false</b>;</td></tr>
<tr><th id="2173">2173</th><td>  memset(&amp;_iwmmx, <var>0</var>, <b>sizeof</b>(_iwmmx));</td></tr>
<tr><th id="2174">2174</th><td>  memset(&amp;_iwmmx_control, <var>0</var>, <b>sizeof</b>(_iwmmx_control));</td></tr>
<tr><th id="2175">2175</th><td><u>#endif</u></td></tr>
<tr><th id="2176">2176</th><td>}</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td><b>inline</b> Registers_arm::Registers_arm()</td></tr>
<tr><th id="2179">2179</th><td>  : _use_X_for_vfp_save(<b>false</b>),</td></tr>
<tr><th id="2180">2180</th><td>    _saved_vfp_d0_d15(<b>false</b>),</td></tr>
<tr><th id="2181">2181</th><td>    _saved_vfp_d16_d31(<b>false</b>) {</td></tr>
<tr><th id="2182">2182</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2183">2183</th><td>  memset(&amp;_vfp_d0_d15_pad, <var>0</var>, <b>sizeof</b>(_vfp_d0_d15_pad));</td></tr>
<tr><th id="2184">2184</th><td>  memset(&amp;_vfp_d16_d31, <var>0</var>, <b>sizeof</b>(_vfp_d16_d31));</td></tr>
<tr><th id="2185">2185</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2186">2186</th><td>  _saved_iwmmx = <b>false</b>;</td></tr>
<tr><th id="2187">2187</th><td>  _saved_iwmmx_control = <b>false</b>;</td></tr>
<tr><th id="2188">2188</th><td>  memset(&amp;_iwmmx, <var>0</var>, <b>sizeof</b>(_iwmmx));</td></tr>
<tr><th id="2189">2189</th><td>  memset(&amp;_iwmmx_control, <var>0</var>, <b>sizeof</b>(_iwmmx_control));</td></tr>
<tr><th id="2190">2190</th><td><u>#endif</u></td></tr>
<tr><th id="2191">2191</th><td>}</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td><b>inline</b> <em>bool</em> Registers_arm::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2194">2194</th><td>  <i>// Returns true for all non-VFP registers supported by the EHABI</i></td></tr>
<tr><th id="2195">2195</th><td><i>  // virtual register set (VRS).</i></td></tr>
<tr><th id="2196">2196</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="2197">2197</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="2200">2200</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_R0 &amp;&amp; regNum &lt;= UNW_ARM_R15)</td></tr>
<tr><th id="2203">2203</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2206">2206</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_WC0 &amp;&amp; regNum &lt;= UNW_ARM_WC3)</td></tr>
<tr><th id="2207">2207</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2208">2208</th><td><u>#endif</u></td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2211">2211</th><td>}</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td><b>inline</b> uint32_t Registers_arm::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2214">2214</th><td>  <b>if</b> (regNum == UNW_REG_SP || regNum == UNW_ARM_SP)</td></tr>
<tr><th id="2215">2215</th><td>    <b>return</b> _registers.__sp;</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>  <b>if</b> (regNum == UNW_ARM_LR)</td></tr>
<tr><th id="2218">2218</th><td>    <b>return</b> _registers.__lr;</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>  <b>if</b> (regNum == UNW_REG_IP || regNum == UNW_ARM_IP)</td></tr>
<tr><th id="2221">2221</th><td>    <b>return</b> _registers.__pc;</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_R0 &amp;&amp; regNum &lt;= UNW_ARM_R12)</td></tr>
<tr><th id="2224">2224</th><td>    <b>return</b> _registers.__r[regNum];</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2227">2227</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_WC0 &amp;&amp; regNum &lt;= UNW_ARM_WC3) {</td></tr>
<tr><th id="2228">2228</th><td>    <b>if</b> (!_saved_iwmmx_control) {</td></tr>
<tr><th id="2229">2229</th><td>      _saved_iwmmx_control = <b>true</b>;</td></tr>
<tr><th id="2230">2230</th><td>      saveiWMMXControl(_iwmmx_control);</td></tr>
<tr><th id="2231">2231</th><td>    }</td></tr>
<tr><th id="2232">2232</th><td>    <b>return</b> _iwmmx_control[regNum - UNW_ARM_WC0];</td></tr>
<tr><th id="2233">2233</th><td>  }</td></tr>
<tr><th id="2234">2234</th><td><u>#endif</u></td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td>  _LIBUNWIND_ABORT(<q>"unsupported arm register"</q>);</td></tr>
<tr><th id="2237">2237</th><td>}</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td><b>inline</b> <em>void</em> Registers_arm::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="2240">2240</th><td>  <b>if</b> (regNum == UNW_REG_SP || regNum == UNW_ARM_SP) {</td></tr>
<tr><th id="2241">2241</th><td>    _registers.__sp = value;</td></tr>
<tr><th id="2242">2242</th><td>    <b>return</b>;</td></tr>
<tr><th id="2243">2243</th><td>  }</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <b>if</b> (regNum == UNW_ARM_LR) {</td></tr>
<tr><th id="2246">2246</th><td>    _registers.__lr = value;</td></tr>
<tr><th id="2247">2247</th><td>    <b>return</b>;</td></tr>
<tr><th id="2248">2248</th><td>  }</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td>  <b>if</b> (regNum == UNW_REG_IP || regNum == UNW_ARM_IP) {</td></tr>
<tr><th id="2251">2251</th><td>    _registers.__pc = value;</td></tr>
<tr><th id="2252">2252</th><td>    <b>return</b>;</td></tr>
<tr><th id="2253">2253</th><td>  }</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_R0 &amp;&amp; regNum &lt;= UNW_ARM_R12) {</td></tr>
<tr><th id="2256">2256</th><td>    _registers.__r[regNum] = value;</td></tr>
<tr><th id="2257">2257</th><td>    <b>return</b>;</td></tr>
<tr><th id="2258">2258</th><td>  }</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2261">2261</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_WC0 &amp;&amp; regNum &lt;= UNW_ARM_WC3) {</td></tr>
<tr><th id="2262">2262</th><td>    <b>if</b> (!_saved_iwmmx_control) {</td></tr>
<tr><th id="2263">2263</th><td>      _saved_iwmmx_control = <b>true</b>;</td></tr>
<tr><th id="2264">2264</th><td>      saveiWMMXControl(_iwmmx_control);</td></tr>
<tr><th id="2265">2265</th><td>    }</td></tr>
<tr><th id="2266">2266</th><td>    _iwmmx_control[regNum - UNW_ARM_WC0] = value;</td></tr>
<tr><th id="2267">2267</th><td>    <b>return</b>;</td></tr>
<tr><th id="2268">2268</th><td>  }</td></tr>
<tr><th id="2269">2269</th><td><u>#endif</u></td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td>  _LIBUNWIND_ABORT(<q>"unsupported arm register"</q>);</td></tr>
<tr><th id="2272">2272</th><td>}</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_arm::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="2275">2275</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2276">2276</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="2277">2277</th><td>  <b>case</b> UNW_ARM_IP: <i>// UNW_ARM_R15 is alias</i></td></tr>
<tr><th id="2278">2278</th><td>    <b>return</b> <q>"pc"</q>;</td></tr>
<tr><th id="2279">2279</th><td>  <b>case</b> UNW_ARM_LR: <i>// UNW_ARM_R14 is alias</i></td></tr>
<tr><th id="2280">2280</th><td>    <b>return</b> <q>"lr"</q>;</td></tr>
<tr><th id="2281">2281</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="2282">2282</th><td>  <b>case</b> UNW_ARM_SP: <i>// UNW_ARM_R13 is alias</i></td></tr>
<tr><th id="2283">2283</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="2284">2284</th><td>  <b>case</b> UNW_ARM_R0:</td></tr>
<tr><th id="2285">2285</th><td>    <b>return</b> <q>"r0"</q>;</td></tr>
<tr><th id="2286">2286</th><td>  <b>case</b> UNW_ARM_R1:</td></tr>
<tr><th id="2287">2287</th><td>    <b>return</b> <q>"r1"</q>;</td></tr>
<tr><th id="2288">2288</th><td>  <b>case</b> UNW_ARM_R2:</td></tr>
<tr><th id="2289">2289</th><td>    <b>return</b> <q>"r2"</q>;</td></tr>
<tr><th id="2290">2290</th><td>  <b>case</b> UNW_ARM_R3:</td></tr>
<tr><th id="2291">2291</th><td>    <b>return</b> <q>"r3"</q>;</td></tr>
<tr><th id="2292">2292</th><td>  <b>case</b> UNW_ARM_R4:</td></tr>
<tr><th id="2293">2293</th><td>    <b>return</b> <q>"r4"</q>;</td></tr>
<tr><th id="2294">2294</th><td>  <b>case</b> UNW_ARM_R5:</td></tr>
<tr><th id="2295">2295</th><td>    <b>return</b> <q>"r5"</q>;</td></tr>
<tr><th id="2296">2296</th><td>  <b>case</b> UNW_ARM_R6:</td></tr>
<tr><th id="2297">2297</th><td>    <b>return</b> <q>"r6"</q>;</td></tr>
<tr><th id="2298">2298</th><td>  <b>case</b> UNW_ARM_R7:</td></tr>
<tr><th id="2299">2299</th><td>    <b>return</b> <q>"r7"</q>;</td></tr>
<tr><th id="2300">2300</th><td>  <b>case</b> UNW_ARM_R8:</td></tr>
<tr><th id="2301">2301</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="2302">2302</th><td>  <b>case</b> UNW_ARM_R9:</td></tr>
<tr><th id="2303">2303</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="2304">2304</th><td>  <b>case</b> UNW_ARM_R10:</td></tr>
<tr><th id="2305">2305</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="2306">2306</th><td>  <b>case</b> UNW_ARM_R11:</td></tr>
<tr><th id="2307">2307</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="2308">2308</th><td>  <b>case</b> UNW_ARM_R12:</td></tr>
<tr><th id="2309">2309</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="2310">2310</th><td>  <b>case</b> UNW_ARM_S0:</td></tr>
<tr><th id="2311">2311</th><td>    <b>return</b> <q>"s0"</q>;</td></tr>
<tr><th id="2312">2312</th><td>  <b>case</b> UNW_ARM_S1:</td></tr>
<tr><th id="2313">2313</th><td>    <b>return</b> <q>"s1"</q>;</td></tr>
<tr><th id="2314">2314</th><td>  <b>case</b> UNW_ARM_S2:</td></tr>
<tr><th id="2315">2315</th><td>    <b>return</b> <q>"s2"</q>;</td></tr>
<tr><th id="2316">2316</th><td>  <b>case</b> UNW_ARM_S3:</td></tr>
<tr><th id="2317">2317</th><td>    <b>return</b> <q>"s3"</q>;</td></tr>
<tr><th id="2318">2318</th><td>  <b>case</b> UNW_ARM_S4:</td></tr>
<tr><th id="2319">2319</th><td>    <b>return</b> <q>"s4"</q>;</td></tr>
<tr><th id="2320">2320</th><td>  <b>case</b> UNW_ARM_S5:</td></tr>
<tr><th id="2321">2321</th><td>    <b>return</b> <q>"s5"</q>;</td></tr>
<tr><th id="2322">2322</th><td>  <b>case</b> UNW_ARM_S6:</td></tr>
<tr><th id="2323">2323</th><td>    <b>return</b> <q>"s6"</q>;</td></tr>
<tr><th id="2324">2324</th><td>  <b>case</b> UNW_ARM_S7:</td></tr>
<tr><th id="2325">2325</th><td>    <b>return</b> <q>"s7"</q>;</td></tr>
<tr><th id="2326">2326</th><td>  <b>case</b> UNW_ARM_S8:</td></tr>
<tr><th id="2327">2327</th><td>    <b>return</b> <q>"s8"</q>;</td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> UNW_ARM_S9:</td></tr>
<tr><th id="2329">2329</th><td>    <b>return</b> <q>"s9"</q>;</td></tr>
<tr><th id="2330">2330</th><td>  <b>case</b> UNW_ARM_S10:</td></tr>
<tr><th id="2331">2331</th><td>    <b>return</b> <q>"s10"</q>;</td></tr>
<tr><th id="2332">2332</th><td>  <b>case</b> UNW_ARM_S11:</td></tr>
<tr><th id="2333">2333</th><td>    <b>return</b> <q>"s11"</q>;</td></tr>
<tr><th id="2334">2334</th><td>  <b>case</b> UNW_ARM_S12:</td></tr>
<tr><th id="2335">2335</th><td>    <b>return</b> <q>"s12"</q>;</td></tr>
<tr><th id="2336">2336</th><td>  <b>case</b> UNW_ARM_S13:</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b> <q>"s13"</q>;</td></tr>
<tr><th id="2338">2338</th><td>  <b>case</b> UNW_ARM_S14:</td></tr>
<tr><th id="2339">2339</th><td>    <b>return</b> <q>"s14"</q>;</td></tr>
<tr><th id="2340">2340</th><td>  <b>case</b> UNW_ARM_S15:</td></tr>
<tr><th id="2341">2341</th><td>    <b>return</b> <q>"s15"</q>;</td></tr>
<tr><th id="2342">2342</th><td>  <b>case</b> UNW_ARM_S16:</td></tr>
<tr><th id="2343">2343</th><td>    <b>return</b> <q>"s16"</q>;</td></tr>
<tr><th id="2344">2344</th><td>  <b>case</b> UNW_ARM_S17:</td></tr>
<tr><th id="2345">2345</th><td>    <b>return</b> <q>"s17"</q>;</td></tr>
<tr><th id="2346">2346</th><td>  <b>case</b> UNW_ARM_S18:</td></tr>
<tr><th id="2347">2347</th><td>    <b>return</b> <q>"s18"</q>;</td></tr>
<tr><th id="2348">2348</th><td>  <b>case</b> UNW_ARM_S19:</td></tr>
<tr><th id="2349">2349</th><td>    <b>return</b> <q>"s19"</q>;</td></tr>
<tr><th id="2350">2350</th><td>  <b>case</b> UNW_ARM_S20:</td></tr>
<tr><th id="2351">2351</th><td>    <b>return</b> <q>"s20"</q>;</td></tr>
<tr><th id="2352">2352</th><td>  <b>case</b> UNW_ARM_S21:</td></tr>
<tr><th id="2353">2353</th><td>    <b>return</b> <q>"s21"</q>;</td></tr>
<tr><th id="2354">2354</th><td>  <b>case</b> UNW_ARM_S22:</td></tr>
<tr><th id="2355">2355</th><td>    <b>return</b> <q>"s22"</q>;</td></tr>
<tr><th id="2356">2356</th><td>  <b>case</b> UNW_ARM_S23:</td></tr>
<tr><th id="2357">2357</th><td>    <b>return</b> <q>"s23"</q>;</td></tr>
<tr><th id="2358">2358</th><td>  <b>case</b> UNW_ARM_S24:</td></tr>
<tr><th id="2359">2359</th><td>    <b>return</b> <q>"s24"</q>;</td></tr>
<tr><th id="2360">2360</th><td>  <b>case</b> UNW_ARM_S25:</td></tr>
<tr><th id="2361">2361</th><td>    <b>return</b> <q>"s25"</q>;</td></tr>
<tr><th id="2362">2362</th><td>  <b>case</b> UNW_ARM_S26:</td></tr>
<tr><th id="2363">2363</th><td>    <b>return</b> <q>"s26"</q>;</td></tr>
<tr><th id="2364">2364</th><td>  <b>case</b> UNW_ARM_S27:</td></tr>
<tr><th id="2365">2365</th><td>    <b>return</b> <q>"s27"</q>;</td></tr>
<tr><th id="2366">2366</th><td>  <b>case</b> UNW_ARM_S28:</td></tr>
<tr><th id="2367">2367</th><td>    <b>return</b> <q>"s28"</q>;</td></tr>
<tr><th id="2368">2368</th><td>  <b>case</b> UNW_ARM_S29:</td></tr>
<tr><th id="2369">2369</th><td>    <b>return</b> <q>"s29"</q>;</td></tr>
<tr><th id="2370">2370</th><td>  <b>case</b> UNW_ARM_S30:</td></tr>
<tr><th id="2371">2371</th><td>    <b>return</b> <q>"s30"</q>;</td></tr>
<tr><th id="2372">2372</th><td>  <b>case</b> UNW_ARM_S31:</td></tr>
<tr><th id="2373">2373</th><td>    <b>return</b> <q>"s31"</q>;</td></tr>
<tr><th id="2374">2374</th><td>  <b>case</b> UNW_ARM_D0:</td></tr>
<tr><th id="2375">2375</th><td>    <b>return</b> <q>"d0"</q>;</td></tr>
<tr><th id="2376">2376</th><td>  <b>case</b> UNW_ARM_D1:</td></tr>
<tr><th id="2377">2377</th><td>    <b>return</b> <q>"d1"</q>;</td></tr>
<tr><th id="2378">2378</th><td>  <b>case</b> UNW_ARM_D2:</td></tr>
<tr><th id="2379">2379</th><td>    <b>return</b> <q>"d2"</q>;</td></tr>
<tr><th id="2380">2380</th><td>  <b>case</b> UNW_ARM_D3:</td></tr>
<tr><th id="2381">2381</th><td>    <b>return</b> <q>"d3"</q>;</td></tr>
<tr><th id="2382">2382</th><td>  <b>case</b> UNW_ARM_D4:</td></tr>
<tr><th id="2383">2383</th><td>    <b>return</b> <q>"d4"</q>;</td></tr>
<tr><th id="2384">2384</th><td>  <b>case</b> UNW_ARM_D5:</td></tr>
<tr><th id="2385">2385</th><td>    <b>return</b> <q>"d5"</q>;</td></tr>
<tr><th id="2386">2386</th><td>  <b>case</b> UNW_ARM_D6:</td></tr>
<tr><th id="2387">2387</th><td>    <b>return</b> <q>"d6"</q>;</td></tr>
<tr><th id="2388">2388</th><td>  <b>case</b> UNW_ARM_D7:</td></tr>
<tr><th id="2389">2389</th><td>    <b>return</b> <q>"d7"</q>;</td></tr>
<tr><th id="2390">2390</th><td>  <b>case</b> UNW_ARM_D8:</td></tr>
<tr><th id="2391">2391</th><td>    <b>return</b> <q>"d8"</q>;</td></tr>
<tr><th id="2392">2392</th><td>  <b>case</b> UNW_ARM_D9:</td></tr>
<tr><th id="2393">2393</th><td>    <b>return</b> <q>"d9"</q>;</td></tr>
<tr><th id="2394">2394</th><td>  <b>case</b> UNW_ARM_D10:</td></tr>
<tr><th id="2395">2395</th><td>    <b>return</b> <q>"d10"</q>;</td></tr>
<tr><th id="2396">2396</th><td>  <b>case</b> UNW_ARM_D11:</td></tr>
<tr><th id="2397">2397</th><td>    <b>return</b> <q>"d11"</q>;</td></tr>
<tr><th id="2398">2398</th><td>  <b>case</b> UNW_ARM_D12:</td></tr>
<tr><th id="2399">2399</th><td>    <b>return</b> <q>"d12"</q>;</td></tr>
<tr><th id="2400">2400</th><td>  <b>case</b> UNW_ARM_D13:</td></tr>
<tr><th id="2401">2401</th><td>    <b>return</b> <q>"d13"</q>;</td></tr>
<tr><th id="2402">2402</th><td>  <b>case</b> UNW_ARM_D14:</td></tr>
<tr><th id="2403">2403</th><td>    <b>return</b> <q>"d14"</q>;</td></tr>
<tr><th id="2404">2404</th><td>  <b>case</b> UNW_ARM_D15:</td></tr>
<tr><th id="2405">2405</th><td>    <b>return</b> <q>"d15"</q>;</td></tr>
<tr><th id="2406">2406</th><td>  <b>case</b> UNW_ARM_D16:</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b> <q>"d16"</q>;</td></tr>
<tr><th id="2408">2408</th><td>  <b>case</b> UNW_ARM_D17:</td></tr>
<tr><th id="2409">2409</th><td>    <b>return</b> <q>"d17"</q>;</td></tr>
<tr><th id="2410">2410</th><td>  <b>case</b> UNW_ARM_D18:</td></tr>
<tr><th id="2411">2411</th><td>    <b>return</b> <q>"d18"</q>;</td></tr>
<tr><th id="2412">2412</th><td>  <b>case</b> UNW_ARM_D19:</td></tr>
<tr><th id="2413">2413</th><td>    <b>return</b> <q>"d19"</q>;</td></tr>
<tr><th id="2414">2414</th><td>  <b>case</b> UNW_ARM_D20:</td></tr>
<tr><th id="2415">2415</th><td>    <b>return</b> <q>"d20"</q>;</td></tr>
<tr><th id="2416">2416</th><td>  <b>case</b> UNW_ARM_D21:</td></tr>
<tr><th id="2417">2417</th><td>    <b>return</b> <q>"d21"</q>;</td></tr>
<tr><th id="2418">2418</th><td>  <b>case</b> UNW_ARM_D22:</td></tr>
<tr><th id="2419">2419</th><td>    <b>return</b> <q>"d22"</q>;</td></tr>
<tr><th id="2420">2420</th><td>  <b>case</b> UNW_ARM_D23:</td></tr>
<tr><th id="2421">2421</th><td>    <b>return</b> <q>"d23"</q>;</td></tr>
<tr><th id="2422">2422</th><td>  <b>case</b> UNW_ARM_D24:</td></tr>
<tr><th id="2423">2423</th><td>    <b>return</b> <q>"d24"</q>;</td></tr>
<tr><th id="2424">2424</th><td>  <b>case</b> UNW_ARM_D25:</td></tr>
<tr><th id="2425">2425</th><td>    <b>return</b> <q>"d25"</q>;</td></tr>
<tr><th id="2426">2426</th><td>  <b>case</b> UNW_ARM_D26:</td></tr>
<tr><th id="2427">2427</th><td>    <b>return</b> <q>"d26"</q>;</td></tr>
<tr><th id="2428">2428</th><td>  <b>case</b> UNW_ARM_D27:</td></tr>
<tr><th id="2429">2429</th><td>    <b>return</b> <q>"d27"</q>;</td></tr>
<tr><th id="2430">2430</th><td>  <b>case</b> UNW_ARM_D28:</td></tr>
<tr><th id="2431">2431</th><td>    <b>return</b> <q>"d28"</q>;</td></tr>
<tr><th id="2432">2432</th><td>  <b>case</b> UNW_ARM_D29:</td></tr>
<tr><th id="2433">2433</th><td>    <b>return</b> <q>"d29"</q>;</td></tr>
<tr><th id="2434">2434</th><td>  <b>case</b> UNW_ARM_D30:</td></tr>
<tr><th id="2435">2435</th><td>    <b>return</b> <q>"d30"</q>;</td></tr>
<tr><th id="2436">2436</th><td>  <b>case</b> UNW_ARM_D31:</td></tr>
<tr><th id="2437">2437</th><td>    <b>return</b> <q>"d31"</q>;</td></tr>
<tr><th id="2438">2438</th><td>  <b>default</b>:</td></tr>
<tr><th id="2439">2439</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="2440">2440</th><td>  }</td></tr>
<tr><th id="2441">2441</th><td>}</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td><b>inline</b> <em>bool</em> Registers_arm::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2444">2444</th><td>  <i>// NOTE: Consider the intel MMX registers floating points so the</i></td></tr>
<tr><th id="2445">2445</th><td><i>  // __unw_get_fpreg can be used to transmit the 64-bit data back.</i></td></tr>
<tr><th id="2446">2446</th><td>  <b>return</b> ((regNum &gt;= UNW_ARM_D0) &amp;&amp; (regNum &lt;= UNW_ARM_D31))</td></tr>
<tr><th id="2447">2447</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2448">2448</th><td>      || ((regNum &gt;= UNW_ARM_WR0) &amp;&amp; (regNum &lt;= UNW_ARM_WR15))</td></tr>
<tr><th id="2449">2449</th><td><u>#endif</u></td></tr>
<tr><th id="2450">2450</th><td>      ;</td></tr>
<tr><th id="2451">2451</th><td>}</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><b>inline</b> unw_fpreg_t Registers_arm::getFloatRegister(<em>int</em> regNum) {</td></tr>
<tr><th id="2454">2454</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_D0 &amp;&amp; regNum &lt;= UNW_ARM_D15) {</td></tr>
<tr><th id="2455">2455</th><td>    <b>if</b> (!_saved_vfp_d0_d15) {</td></tr>
<tr><th id="2456">2456</th><td>      _saved_vfp_d0_d15 = <b>true</b>;</td></tr>
<tr><th id="2457">2457</th><td>      <b>if</b> (_use_X_for_vfp_save)</td></tr>
<tr><th id="2458">2458</th><td>        saveVFPWithFSTMX(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2459">2459</th><td>      <b>else</b></td></tr>
<tr><th id="2460">2460</th><td>        saveVFPWithFSTMD(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2461">2461</th><td>    }</td></tr>
<tr><th id="2462">2462</th><td>    <b>return</b> _vfp_d0_d15_pad[regNum - UNW_ARM_D0];</td></tr>
<tr><th id="2463">2463</th><td>  }</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_D16 &amp;&amp; regNum &lt;= UNW_ARM_D31) {</td></tr>
<tr><th id="2466">2466</th><td>    <b>if</b> (!_saved_vfp_d16_d31) {</td></tr>
<tr><th id="2467">2467</th><td>      _saved_vfp_d16_d31 = <b>true</b>;</td></tr>
<tr><th id="2468">2468</th><td>      saveVFPv3(_vfp_d16_d31);</td></tr>
<tr><th id="2469">2469</th><td>    }</td></tr>
<tr><th id="2470">2470</th><td>    <b>return</b> _vfp_d16_d31[regNum - UNW_ARM_D16];</td></tr>
<tr><th id="2471">2471</th><td>  }</td></tr>
<tr><th id="2472">2472</th><td></td></tr>
<tr><th id="2473">2473</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2474">2474</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_WR0 &amp;&amp; regNum &lt;= UNW_ARM_WR15) {</td></tr>
<tr><th id="2475">2475</th><td>    <b>if</b> (!_saved_iwmmx) {</td></tr>
<tr><th id="2476">2476</th><td>      _saved_iwmmx = <b>true</b>;</td></tr>
<tr><th id="2477">2477</th><td>      saveiWMMX(_iwmmx);</td></tr>
<tr><th id="2478">2478</th><td>    }</td></tr>
<tr><th id="2479">2479</th><td>    <b>return</b> _iwmmx[regNum - UNW_ARM_WR0];</td></tr>
<tr><th id="2480">2480</th><td>  }</td></tr>
<tr><th id="2481">2481</th><td><u>#endif</u></td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>  _LIBUNWIND_ABORT(<q>"Unknown ARM float register"</q>);</td></tr>
<tr><th id="2484">2484</th><td>}</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td><b>inline</b> <em>void</em> Registers_arm::setFloatRegister(<em>int</em> regNum, unw_fpreg_t value) {</td></tr>
<tr><th id="2487">2487</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_D0 &amp;&amp; regNum &lt;= UNW_ARM_D15) {</td></tr>
<tr><th id="2488">2488</th><td>    <b>if</b> (!_saved_vfp_d0_d15) {</td></tr>
<tr><th id="2489">2489</th><td>      _saved_vfp_d0_d15 = <b>true</b>;</td></tr>
<tr><th id="2490">2490</th><td>      <b>if</b> (_use_X_for_vfp_save)</td></tr>
<tr><th id="2491">2491</th><td>        saveVFPWithFSTMX(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2492">2492</th><td>      <b>else</b></td></tr>
<tr><th id="2493">2493</th><td>        saveVFPWithFSTMD(_vfp_d0_d15_pad);</td></tr>
<tr><th id="2494">2494</th><td>    }</td></tr>
<tr><th id="2495">2495</th><td>    _vfp_d0_d15_pad[regNum - UNW_ARM_D0] = value;</td></tr>
<tr><th id="2496">2496</th><td>    <b>return</b>;</td></tr>
<tr><th id="2497">2497</th><td>  }</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_D16 &amp;&amp; regNum &lt;= UNW_ARM_D31) {</td></tr>
<tr><th id="2500">2500</th><td>    <b>if</b> (!_saved_vfp_d16_d31) {</td></tr>
<tr><th id="2501">2501</th><td>      _saved_vfp_d16_d31 = <b>true</b>;</td></tr>
<tr><th id="2502">2502</th><td>      saveVFPv3(_vfp_d16_d31);</td></tr>
<tr><th id="2503">2503</th><td>    }</td></tr>
<tr><th id="2504">2504</th><td>    _vfp_d16_d31[regNum - UNW_ARM_D16] = value;</td></tr>
<tr><th id="2505">2505</th><td>    <b>return</b>;</td></tr>
<tr><th id="2506">2506</th><td>  }</td></tr>
<tr><th id="2507">2507</th><td></td></tr>
<tr><th id="2508">2508</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="2509">2509</th><td>  <b>if</b> (regNum &gt;= UNW_ARM_WR0 &amp;&amp; regNum &lt;= UNW_ARM_WR15) {</td></tr>
<tr><th id="2510">2510</th><td>    <b>if</b> (!_saved_iwmmx) {</td></tr>
<tr><th id="2511">2511</th><td>      _saved_iwmmx = <b>true</b>;</td></tr>
<tr><th id="2512">2512</th><td>      saveiWMMX(_iwmmx);</td></tr>
<tr><th id="2513">2513</th><td>    }</td></tr>
<tr><th id="2514">2514</th><td>    _iwmmx[regNum - UNW_ARM_WR0] = value;</td></tr>
<tr><th id="2515">2515</th><td>    <b>return</b>;</td></tr>
<tr><th id="2516">2516</th><td>  }</td></tr>
<tr><th id="2517">2517</th><td><u>#endif</u></td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>  _LIBUNWIND_ABORT(<q>"Unknown ARM float register"</q>);</td></tr>
<tr><th id="2520">2520</th><td>}</td></tr>
<tr><th id="2521">2521</th><td></td></tr>
<tr><th id="2522">2522</th><td><b>inline</b> <em>bool</em> Registers_arm::validVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="2523">2523</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2524">2524</th><td>}</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td><b>inline</b> v128 Registers_arm::getVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="2527">2527</th><td>  _LIBUNWIND_ABORT(<q>"ARM vector support not implemented"</q>);</td></tr>
<tr><th id="2528">2528</th><td>}</td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td><b>inline</b> <em>void</em> Registers_arm::setVectorRegister(<em>int</em>, v128) {</td></tr>
<tr><th id="2531">2531</th><td>  _LIBUNWIND_ABORT(<q>"ARM vector support not implemented"</q>);</td></tr>
<tr><th id="2532">2532</th><td>}</td></tr>
<tr><th id="2533">2533</th><td><u>#<span data-ppcond="2052">endif</span> // _LIBUNWIND_TARGET_ARM</u></td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td><u>#<span data-ppcond="2536">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_OR1K">_LIBUNWIND_TARGET_OR1K</span>)</u></td></tr>
<tr><th id="2537">2537</th><td><i class="doc">/// Registers_or1k holds the register state of a thread in an OpenRISC1000</i></td></tr>
<tr><th id="2538">2538</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="2539">2539</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_or1k {</td></tr>
<tr><th id="2540">2540</th><td><b>public</b>:</td></tr>
<tr><th id="2541">2541</th><td>  Registers_or1k();</td></tr>
<tr><th id="2542">2542</th><td>  Registers_or1k(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2545">2545</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2546">2546</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="2547">2547</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2548">2548</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2549">2549</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="2550">2550</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2551">2551</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2552">2552</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="2553">2553</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="2554">2554</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="2555">2555</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_OR1K; }</td></tr>
<tr><th id="2556">2556</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_OR1K; }</td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__r[<var>1</var>]; }</td></tr>
<tr><th id="2559">2559</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__r[<var>1</var>] = value; }</td></tr>
<tr><th id="2560">2560</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__pc; }</td></tr>
<tr><th id="2561">2561</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__pc = value; }</td></tr>
<tr><th id="2562">2562</th><td></td></tr>
<tr><th id="2563">2563</th><td><b>private</b>:</td></tr>
<tr><th id="2564">2564</th><td>  <b>struct</b> or1k_thread_state_t {</td></tr>
<tr><th id="2565">2565</th><td>    <em>unsigned</em> <em>int</em> __r[<var>32</var>]; <i>// r0-r31</i></td></tr>
<tr><th id="2566">2566</th><td>    <em>unsigned</em> <em>int</em> __pc;    <i>// Program counter</i></td></tr>
<tr><th id="2567">2567</th><td>    <em>unsigned</em> <em>int</em> __epcr;  <i>// Program counter at exception</i></td></tr>
<tr><th id="2568">2568</th><td>  };</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>  or1k_thread_state_t _registers;</td></tr>
<tr><th id="2571">2571</th><td>};</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td><b>inline</b> Registers_or1k::Registers_or1k(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="2574">2574</th><td>  <b>static_assert</b>((check_fit&lt;Registers_or1k, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="2575">2575</th><td>                <q>"or1k registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="2576">2576</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="2577">2577</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2578">2578</th><td>}</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td><b>inline</b> Registers_or1k::Registers_or1k() {</td></tr>
<tr><th id="2581">2581</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2582">2582</th><td>}</td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td><b>inline</b> <em>bool</em> Registers_or1k::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2585">2585</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="2586">2586</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2587">2587</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="2588">2588</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2589">2589</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="2590">2590</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2591">2591</th><td>  <b>if</b> (regNum &lt;= UNW_OR1K_R31)</td></tr>
<tr><th id="2592">2592</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2593">2593</th><td>  <b>if</b> (regNum == UNW_OR1K_EPCR)</td></tr>
<tr><th id="2594">2594</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2595">2595</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2596">2596</th><td>}</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td><b>inline</b> uint32_t Registers_or1k::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2599">2599</th><td>  <b>if</b> (regNum &gt;= UNW_OR1K_R0 &amp;&amp; regNum &lt;= UNW_OR1K_R31)</td></tr>
<tr><th id="2600">2600</th><td>    <b>return</b> _registers.__r[regNum - UNW_OR1K_R0];</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="2604">2604</th><td>    <b>return</b> _registers.__pc;</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="2606">2606</th><td>    <b>return</b> _registers.__r[<var>1</var>];</td></tr>
<tr><th id="2607">2607</th><td>  <b>case</b> UNW_OR1K_EPCR:</td></tr>
<tr><th id="2608">2608</th><td>    <b>return</b> _registers.__epcr;</td></tr>
<tr><th id="2609">2609</th><td>  }</td></tr>
<tr><th id="2610">2610</th><td>  _LIBUNWIND_ABORT(<q>"unsupported or1k register"</q>);</td></tr>
<tr><th id="2611">2611</th><td>}</td></tr>
<tr><th id="2612">2612</th><td></td></tr>
<tr><th id="2613">2613</th><td><b>inline</b> <em>void</em> Registers_or1k::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="2614">2614</th><td>  <b>if</b> (regNum &gt;= UNW_OR1K_R0 &amp;&amp; regNum &lt;= UNW_OR1K_R31) {</td></tr>
<tr><th id="2615">2615</th><td>    _registers.__r[regNum - UNW_OR1K_R0] = value;</td></tr>
<tr><th id="2616">2616</th><td>    <b>return</b>;</td></tr>
<tr><th id="2617">2617</th><td>  }</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2620">2620</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="2621">2621</th><td>    _registers.__pc = value;</td></tr>
<tr><th id="2622">2622</th><td>    <b>return</b>;</td></tr>
<tr><th id="2623">2623</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="2624">2624</th><td>    _registers.__r[<var>1</var>] = value;</td></tr>
<tr><th id="2625">2625</th><td>    <b>return</b>;</td></tr>
<tr><th id="2626">2626</th><td>  <b>case</b> UNW_OR1K_EPCR:</td></tr>
<tr><th id="2627">2627</th><td>    _registers.__epcr = value;</td></tr>
<tr><th id="2628">2628</th><td>    <b>return</b>;</td></tr>
<tr><th id="2629">2629</th><td>  }</td></tr>
<tr><th id="2630">2630</th><td>  _LIBUNWIND_ABORT(<q>"unsupported or1k register"</q>);</td></tr>
<tr><th id="2631">2631</th><td>}</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td><b>inline</b> <em>bool</em> Registers_or1k::validFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2634">2634</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2635">2635</th><td>}</td></tr>
<tr><th id="2636">2636</th><td></td></tr>
<tr><th id="2637">2637</th><td><b>inline</b> <em>double</em> Registers_or1k::getFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2638">2638</th><td>  _LIBUNWIND_ABORT(<q>"or1k float support not implemented"</q>);</td></tr>
<tr><th id="2639">2639</th><td>}</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td><b>inline</b> <em>void</em> Registers_or1k::setFloatRegister(<em>int</em> <i>/* regNum */</i>,</td></tr>
<tr><th id="2642">2642</th><td>                                             <em>double</em> <i>/* value */</i>) {</td></tr>
<tr><th id="2643">2643</th><td>  _LIBUNWIND_ABORT(<q>"or1k float support not implemented"</q>);</td></tr>
<tr><th id="2644">2644</th><td>}</td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td><b>inline</b> <em>bool</em> Registers_or1k::validVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2647">2647</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2648">2648</th><td>}</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td><b>inline</b> v128 Registers_or1k::getVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2651">2651</th><td>  _LIBUNWIND_ABORT(<q>"or1k vector support not implemented"</q>);</td></tr>
<tr><th id="2652">2652</th><td>}</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td><b>inline</b> <em>void</em> Registers_or1k::setVectorRegister(<em>int</em> <i>/* regNum */</i>, v128 <i>/* value */</i>) {</td></tr>
<tr><th id="2655">2655</th><td>  _LIBUNWIND_ABORT(<q>"or1k vector support not implemented"</q>);</td></tr>
<tr><th id="2656">2656</th><td>}</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_or1k::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="2659">2659</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2660">2660</th><td>  <b>case</b> UNW_OR1K_R0:</td></tr>
<tr><th id="2661">2661</th><td>    <b>return</b> <q>"r0"</q>;</td></tr>
<tr><th id="2662">2662</th><td>  <b>case</b> UNW_OR1K_R1:</td></tr>
<tr><th id="2663">2663</th><td>    <b>return</b> <q>"r1"</q>;</td></tr>
<tr><th id="2664">2664</th><td>  <b>case</b> UNW_OR1K_R2:</td></tr>
<tr><th id="2665">2665</th><td>    <b>return</b> <q>"r2"</q>;</td></tr>
<tr><th id="2666">2666</th><td>  <b>case</b> UNW_OR1K_R3:</td></tr>
<tr><th id="2667">2667</th><td>    <b>return</b> <q>"r3"</q>;</td></tr>
<tr><th id="2668">2668</th><td>  <b>case</b> UNW_OR1K_R4:</td></tr>
<tr><th id="2669">2669</th><td>    <b>return</b> <q>"r4"</q>;</td></tr>
<tr><th id="2670">2670</th><td>  <b>case</b> UNW_OR1K_R5:</td></tr>
<tr><th id="2671">2671</th><td>    <b>return</b> <q>"r5"</q>;</td></tr>
<tr><th id="2672">2672</th><td>  <b>case</b> UNW_OR1K_R6:</td></tr>
<tr><th id="2673">2673</th><td>    <b>return</b> <q>"r6"</q>;</td></tr>
<tr><th id="2674">2674</th><td>  <b>case</b> UNW_OR1K_R7:</td></tr>
<tr><th id="2675">2675</th><td>    <b>return</b> <q>"r7"</q>;</td></tr>
<tr><th id="2676">2676</th><td>  <b>case</b> UNW_OR1K_R8:</td></tr>
<tr><th id="2677">2677</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="2678">2678</th><td>  <b>case</b> UNW_OR1K_R9:</td></tr>
<tr><th id="2679">2679</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="2680">2680</th><td>  <b>case</b> UNW_OR1K_R10:</td></tr>
<tr><th id="2681">2681</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="2682">2682</th><td>  <b>case</b> UNW_OR1K_R11:</td></tr>
<tr><th id="2683">2683</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="2684">2684</th><td>  <b>case</b> UNW_OR1K_R12:</td></tr>
<tr><th id="2685">2685</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="2686">2686</th><td>  <b>case</b> UNW_OR1K_R13:</td></tr>
<tr><th id="2687">2687</th><td>    <b>return</b> <q>"r13"</q>;</td></tr>
<tr><th id="2688">2688</th><td>  <b>case</b> UNW_OR1K_R14:</td></tr>
<tr><th id="2689">2689</th><td>    <b>return</b> <q>"r14"</q>;</td></tr>
<tr><th id="2690">2690</th><td>  <b>case</b> UNW_OR1K_R15:</td></tr>
<tr><th id="2691">2691</th><td>    <b>return</b> <q>"r15"</q>;</td></tr>
<tr><th id="2692">2692</th><td>  <b>case</b> UNW_OR1K_R16:</td></tr>
<tr><th id="2693">2693</th><td>    <b>return</b> <q>"r16"</q>;</td></tr>
<tr><th id="2694">2694</th><td>  <b>case</b> UNW_OR1K_R17:</td></tr>
<tr><th id="2695">2695</th><td>    <b>return</b> <q>"r17"</q>;</td></tr>
<tr><th id="2696">2696</th><td>  <b>case</b> UNW_OR1K_R18:</td></tr>
<tr><th id="2697">2697</th><td>    <b>return</b> <q>"r18"</q>;</td></tr>
<tr><th id="2698">2698</th><td>  <b>case</b> UNW_OR1K_R19:</td></tr>
<tr><th id="2699">2699</th><td>    <b>return</b> <q>"r19"</q>;</td></tr>
<tr><th id="2700">2700</th><td>  <b>case</b> UNW_OR1K_R20:</td></tr>
<tr><th id="2701">2701</th><td>    <b>return</b> <q>"r20"</q>;</td></tr>
<tr><th id="2702">2702</th><td>  <b>case</b> UNW_OR1K_R21:</td></tr>
<tr><th id="2703">2703</th><td>    <b>return</b> <q>"r21"</q>;</td></tr>
<tr><th id="2704">2704</th><td>  <b>case</b> UNW_OR1K_R22:</td></tr>
<tr><th id="2705">2705</th><td>    <b>return</b> <q>"r22"</q>;</td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> UNW_OR1K_R23:</td></tr>
<tr><th id="2707">2707</th><td>    <b>return</b> <q>"r23"</q>;</td></tr>
<tr><th id="2708">2708</th><td>  <b>case</b> UNW_OR1K_R24:</td></tr>
<tr><th id="2709">2709</th><td>    <b>return</b> <q>"r24"</q>;</td></tr>
<tr><th id="2710">2710</th><td>  <b>case</b> UNW_OR1K_R25:</td></tr>
<tr><th id="2711">2711</th><td>    <b>return</b> <q>"r25"</q>;</td></tr>
<tr><th id="2712">2712</th><td>  <b>case</b> UNW_OR1K_R26:</td></tr>
<tr><th id="2713">2713</th><td>    <b>return</b> <q>"r26"</q>;</td></tr>
<tr><th id="2714">2714</th><td>  <b>case</b> UNW_OR1K_R27:</td></tr>
<tr><th id="2715">2715</th><td>    <b>return</b> <q>"r27"</q>;</td></tr>
<tr><th id="2716">2716</th><td>  <b>case</b> UNW_OR1K_R28:</td></tr>
<tr><th id="2717">2717</th><td>    <b>return</b> <q>"r28"</q>;</td></tr>
<tr><th id="2718">2718</th><td>  <b>case</b> UNW_OR1K_R29:</td></tr>
<tr><th id="2719">2719</th><td>    <b>return</b> <q>"r29"</q>;</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> UNW_OR1K_R30:</td></tr>
<tr><th id="2721">2721</th><td>    <b>return</b> <q>"r30"</q>;</td></tr>
<tr><th id="2722">2722</th><td>  <b>case</b> UNW_OR1K_R31:</td></tr>
<tr><th id="2723">2723</th><td>    <b>return</b> <q>"r31"</q>;</td></tr>
<tr><th id="2724">2724</th><td>  <b>case</b> UNW_OR1K_EPCR:</td></tr>
<tr><th id="2725">2725</th><td>    <b>return</b> <q>"EPCR"</q>;</td></tr>
<tr><th id="2726">2726</th><td>  <b>default</b>:</td></tr>
<tr><th id="2727">2727</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="2728">2728</th><td>  }</td></tr>
<tr><th id="2729">2729</th><td></td></tr>
<tr><th id="2730">2730</th><td>}</td></tr>
<tr><th id="2731">2731</th><td><u>#<span data-ppcond="2536">endif</span> // _LIBUNWIND_TARGET_OR1K</u></td></tr>
<tr><th id="2732">2732</th><td></td></tr>
<tr><th id="2733">2733</th><td><u>#<span data-ppcond="2733">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_MIPS_O32">_LIBUNWIND_TARGET_MIPS_O32</span>)</u></td></tr>
<tr><th id="2734">2734</th><td><i class="doc">/// Registers_mips_o32 holds the register state of a thread in a 32-bit MIPS</i></td></tr>
<tr><th id="2735">2735</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="2736">2736</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_mips_o32 {</td></tr>
<tr><th id="2737">2737</th><td><b>public</b>:</td></tr>
<tr><th id="2738">2738</th><td>  Registers_mips_o32();</td></tr>
<tr><th id="2739">2739</th><td>  Registers_mips_o32(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="2740">2740</th><td></td></tr>
<tr><th id="2741">2741</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2742">2742</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2743">2743</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="2744">2744</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2745">2745</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2746">2746</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="2747">2747</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2748">2748</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="2749">2749</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="2750">2750</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="2751">2751</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="2752">2752</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_MIPS; }</td></tr>
<tr><th id="2753">2753</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_MIPS_O32; }</td></tr>
<tr><th id="2754">2754</th><td></td></tr>
<tr><th id="2755">2755</th><td>  uint32_t  getSP() <em>const</em>         { <b>return</b> _registers.__r[<var>29</var>]; }</td></tr>
<tr><th id="2756">2756</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__r[<var>29</var>] = value; }</td></tr>
<tr><th id="2757">2757</th><td>  uint32_t  getIP() <em>const</em>         { <b>return</b> _registers.__pc; }</td></tr>
<tr><th id="2758">2758</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__pc = value; }</td></tr>
<tr><th id="2759">2759</th><td></td></tr>
<tr><th id="2760">2760</th><td><b>private</b>:</td></tr>
<tr><th id="2761">2761</th><td>  <b>struct</b> mips_o32_thread_state_t {</td></tr>
<tr><th id="2762">2762</th><td>    uint32_t __r[<var>32</var>];</td></tr>
<tr><th id="2763">2763</th><td>    uint32_t __pc;</td></tr>
<tr><th id="2764">2764</th><td>    uint32_t __hi;</td></tr>
<tr><th id="2765">2765</th><td>    uint32_t __lo;</td></tr>
<tr><th id="2766">2766</th><td>  };</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td>  mips_o32_thread_state_t _registers;</td></tr>
<tr><th id="2769">2769</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="2770">2770</th><td>  <i class="doc">/// O32 with 32-bit floating point registers only uses half of this</i></td></tr>
<tr><th id="2771">2771</th><td><i class="doc">  /// space.  However, using the same layout for 32-bit vs 64-bit</i></td></tr>
<tr><th id="2772">2772</th><td><i class="doc">  /// floating point registers results in a single context size for</i></td></tr>
<tr><th id="2773">2773</th><td><i class="doc">  /// O32 with hard float.</i></td></tr>
<tr><th id="2774">2774</th><td>  uint32_t _padding;</td></tr>
<tr><th id="2775">2775</th><td>  <em>double</em> _floats[<var>32</var>];</td></tr>
<tr><th id="2776">2776</th><td><u>#endif</u></td></tr>
<tr><th id="2777">2777</th><td>};</td></tr>
<tr><th id="2778">2778</th><td></td></tr>
<tr><th id="2779">2779</th><td><b>inline</b> Registers_mips_o32::Registers_mips_o32(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="2780">2780</th><td>  <b>static_assert</b>((check_fit&lt;Registers_mips_o32, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="2781">2781</th><td>                <q>"mips_o32 registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="2782">2782</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="2783">2783</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2784">2784</th><td>}</td></tr>
<tr><th id="2785">2785</th><td></td></tr>
<tr><th id="2786">2786</th><td><b>inline</b> Registers_mips_o32::Registers_mips_o32() {</td></tr>
<tr><th id="2787">2787</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="2788">2788</th><td>}</td></tr>
<tr><th id="2789">2789</th><td></td></tr>
<tr><th id="2790">2790</th><td><b>inline</b> <em>bool</em> Registers_mips_o32::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2791">2791</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="2792">2792</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2793">2793</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="2794">2794</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2795">2795</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="2796">2796</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2797">2797</th><td>  <b>if</b> (regNum &lt;= UNW_MIPS_R31)</td></tr>
<tr><th id="2798">2798</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2799">2799</th><td><u>#if __mips_isa_rev != 6</u></td></tr>
<tr><th id="2800">2800</th><td>  <b>if</b> (regNum == UNW_MIPS_HI)</td></tr>
<tr><th id="2801">2801</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2802">2802</th><td>  <b>if</b> (regNum == UNW_MIPS_LO)</td></tr>
<tr><th id="2803">2803</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2804">2804</th><td><u>#endif</u></td></tr>
<tr><th id="2805">2805</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 32</u></td></tr>
<tr><th id="2806">2806</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_F0 &amp;&amp; regNum &lt;= UNW_MIPS_F31)</td></tr>
<tr><th id="2807">2807</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2808">2808</th><td><u>#endif</u></td></tr>
<tr><th id="2809">2809</th><td>  <i>// FIXME: DSP accumulator registers, MSA registers</i></td></tr>
<tr><th id="2810">2810</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2811">2811</th><td>}</td></tr>
<tr><th id="2812">2812</th><td></td></tr>
<tr><th id="2813">2813</th><td><b>inline</b> uint32_t Registers_mips_o32::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2814">2814</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_R0 &amp;&amp; regNum &lt;= UNW_MIPS_R31)</td></tr>
<tr><th id="2815">2815</th><td>    <b>return</b> _registers.__r[regNum - UNW_MIPS_R0];</td></tr>
<tr><th id="2816">2816</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 32</u></td></tr>
<tr><th id="2817">2817</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_F0 &amp;&amp; regNum &lt;= UNW_MIPS_F31) {</td></tr>
<tr><th id="2818">2818</th><td>    uint32_t *p;</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td>    <b>if</b> (regNum % <var>2</var> == <var>0</var>)</td></tr>
<tr><th id="2821">2821</th><td>      p = (uint32_t *)&amp;_floats[regNum - UNW_MIPS_F0];</td></tr>
<tr><th id="2822">2822</th><td>    <b>else</b></td></tr>
<tr><th id="2823">2823</th><td>      p = (uint32_t *)&amp;_floats[(regNum - <var>1</var>) - UNW_MIPS_F0] + <var>1</var>;</td></tr>
<tr><th id="2824">2824</th><td>    <b>return</b> *p;</td></tr>
<tr><th id="2825">2825</th><td>  }</td></tr>
<tr><th id="2826">2826</th><td><u>#endif</u></td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2829">2829</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="2830">2830</th><td>    <b>return</b> _registers.__pc;</td></tr>
<tr><th id="2831">2831</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="2832">2832</th><td>    <b>return</b> _registers.__r[<var>29</var>];</td></tr>
<tr><th id="2833">2833</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="2834">2834</th><td>    <b>return</b> _registers.__hi;</td></tr>
<tr><th id="2835">2835</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="2836">2836</th><td>    <b>return</b> _registers.__lo;</td></tr>
<tr><th id="2837">2837</th><td>  }</td></tr>
<tr><th id="2838">2838</th><td>  _LIBUNWIND_ABORT(<q>"unsupported mips_o32 register"</q>);</td></tr>
<tr><th id="2839">2839</th><td>}</td></tr>
<tr><th id="2840">2840</th><td></td></tr>
<tr><th id="2841">2841</th><td><b>inline</b> <em>void</em> Registers_mips_o32::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="2842">2842</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_R0 &amp;&amp; regNum &lt;= UNW_MIPS_R31) {</td></tr>
<tr><th id="2843">2843</th><td>    _registers.__r[regNum - UNW_MIPS_R0] = value;</td></tr>
<tr><th id="2844">2844</th><td>    <b>return</b>;</td></tr>
<tr><th id="2845">2845</th><td>  }</td></tr>
<tr><th id="2846">2846</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 32</u></td></tr>
<tr><th id="2847">2847</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_F0 &amp;&amp; regNum &lt;= UNW_MIPS_F31) {</td></tr>
<tr><th id="2848">2848</th><td>    uint32_t *p;</td></tr>
<tr><th id="2849">2849</th><td></td></tr>
<tr><th id="2850">2850</th><td>    <b>if</b> (regNum % <var>2</var> == <var>0</var>)</td></tr>
<tr><th id="2851">2851</th><td>      p = (uint32_t *)&amp;_floats[regNum - UNW_MIPS_F0];</td></tr>
<tr><th id="2852">2852</th><td>    <b>else</b></td></tr>
<tr><th id="2853">2853</th><td>      p = (uint32_t *)&amp;_floats[(regNum - <var>1</var>) - UNW_MIPS_F0] + <var>1</var>;</td></tr>
<tr><th id="2854">2854</th><td>    *p = value;</td></tr>
<tr><th id="2855">2855</th><td>    <b>return</b>;</td></tr>
<tr><th id="2856">2856</th><td>  }</td></tr>
<tr><th id="2857">2857</th><td><u>#endif</u></td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2860">2860</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="2861">2861</th><td>    _registers.__pc = value;</td></tr>
<tr><th id="2862">2862</th><td>    <b>return</b>;</td></tr>
<tr><th id="2863">2863</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="2864">2864</th><td>    _registers.__r[<var>29</var>] = value;</td></tr>
<tr><th id="2865">2865</th><td>    <b>return</b>;</td></tr>
<tr><th id="2866">2866</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="2867">2867</th><td>    _registers.__hi = value;</td></tr>
<tr><th id="2868">2868</th><td>    <b>return</b>;</td></tr>
<tr><th id="2869">2869</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="2870">2870</th><td>    _registers.__lo = value;</td></tr>
<tr><th id="2871">2871</th><td>    <b>return</b>;</td></tr>
<tr><th id="2872">2872</th><td>  }</td></tr>
<tr><th id="2873">2873</th><td>  _LIBUNWIND_ABORT(<q>"unsupported mips_o32 register"</q>);</td></tr>
<tr><th id="2874">2874</th><td>}</td></tr>
<tr><th id="2875">2875</th><td></td></tr>
<tr><th id="2876">2876</th><td><b>inline</b> <em>bool</em> Registers_mips_o32::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2877">2877</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 64</u></td></tr>
<tr><th id="2878">2878</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_F0 &amp;&amp; regNum &lt;= UNW_MIPS_F31)</td></tr>
<tr><th id="2879">2879</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2880">2880</th><td><u>#else</u></td></tr>
<tr><th id="2881">2881</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="2882">2882</th><td><u>#endif</u></td></tr>
<tr><th id="2883">2883</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2884">2884</th><td>}</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td><b>inline</b> <em>double</em> Registers_mips_o32::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="2887">2887</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 64</u></td></tr>
<tr><th id="2888">2888</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="2889">2889</th><td>  <b>return</b> _floats[regNum - UNW_MIPS_F0];</td></tr>
<tr><th id="2890">2890</th><td><u>#else</u></td></tr>
<tr><th id="2891">2891</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="2892">2892</th><td>  _LIBUNWIND_ABORT(<q>"mips_o32 float support not implemented"</q>);</td></tr>
<tr><th id="2893">2893</th><td><u>#endif</u></td></tr>
<tr><th id="2894">2894</th><td>}</td></tr>
<tr><th id="2895">2895</th><td></td></tr>
<tr><th id="2896">2896</th><td><b>inline</b> <em>void</em> Registers_mips_o32::setFloatRegister(<em>int</em> regNum,</td></tr>
<tr><th id="2897">2897</th><td>                                                 <em>double</em> value) {</td></tr>
<tr><th id="2898">2898</th><td><u>#if defined(__mips_hard_float) &amp;&amp; __mips_fpr == 64</u></td></tr>
<tr><th id="2899">2899</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="2900">2900</th><td>  _floats[regNum - UNW_MIPS_F0] = value;</td></tr>
<tr><th id="2901">2901</th><td><u>#else</u></td></tr>
<tr><th id="2902">2902</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="2903">2903</th><td>  (<em>void</em>)value;</td></tr>
<tr><th id="2904">2904</th><td>  _LIBUNWIND_ABORT(<q>"mips_o32 float support not implemented"</q>);</td></tr>
<tr><th id="2905">2905</th><td><u>#endif</u></td></tr>
<tr><th id="2906">2906</th><td>}</td></tr>
<tr><th id="2907">2907</th><td></td></tr>
<tr><th id="2908">2908</th><td><b>inline</b> <em>bool</em> Registers_mips_o32::validVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2909">2909</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2910">2910</th><td>}</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td><b>inline</b> v128 Registers_mips_o32::getVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="2913">2913</th><td>  _LIBUNWIND_ABORT(<q>"mips_o32 vector support not implemented"</q>);</td></tr>
<tr><th id="2914">2914</th><td>}</td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td><b>inline</b> <em>void</em> Registers_mips_o32::setVectorRegister(<em>int</em> <i>/* regNum */</i>, v128 <i>/* value */</i>) {</td></tr>
<tr><th id="2917">2917</th><td>  _LIBUNWIND_ABORT(<q>"mips_o32 vector support not implemented"</q>);</td></tr>
<tr><th id="2918">2918</th><td>}</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_mips_o32::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="2921">2921</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="2922">2922</th><td>  <b>case</b> UNW_MIPS_R0:</td></tr>
<tr><th id="2923">2923</th><td>    <b>return</b> <q>"$0"</q>;</td></tr>
<tr><th id="2924">2924</th><td>  <b>case</b> UNW_MIPS_R1:</td></tr>
<tr><th id="2925">2925</th><td>    <b>return</b> <q>"$1"</q>;</td></tr>
<tr><th id="2926">2926</th><td>  <b>case</b> UNW_MIPS_R2:</td></tr>
<tr><th id="2927">2927</th><td>    <b>return</b> <q>"$2"</q>;</td></tr>
<tr><th id="2928">2928</th><td>  <b>case</b> UNW_MIPS_R3:</td></tr>
<tr><th id="2929">2929</th><td>    <b>return</b> <q>"$3"</q>;</td></tr>
<tr><th id="2930">2930</th><td>  <b>case</b> UNW_MIPS_R4:</td></tr>
<tr><th id="2931">2931</th><td>    <b>return</b> <q>"$4"</q>;</td></tr>
<tr><th id="2932">2932</th><td>  <b>case</b> UNW_MIPS_R5:</td></tr>
<tr><th id="2933">2933</th><td>    <b>return</b> <q>"$5"</q>;</td></tr>
<tr><th id="2934">2934</th><td>  <b>case</b> UNW_MIPS_R6:</td></tr>
<tr><th id="2935">2935</th><td>    <b>return</b> <q>"$6"</q>;</td></tr>
<tr><th id="2936">2936</th><td>  <b>case</b> UNW_MIPS_R7:</td></tr>
<tr><th id="2937">2937</th><td>    <b>return</b> <q>"$7"</q>;</td></tr>
<tr><th id="2938">2938</th><td>  <b>case</b> UNW_MIPS_R8:</td></tr>
<tr><th id="2939">2939</th><td>    <b>return</b> <q>"$8"</q>;</td></tr>
<tr><th id="2940">2940</th><td>  <b>case</b> UNW_MIPS_R9:</td></tr>
<tr><th id="2941">2941</th><td>    <b>return</b> <q>"$9"</q>;</td></tr>
<tr><th id="2942">2942</th><td>  <b>case</b> UNW_MIPS_R10:</td></tr>
<tr><th id="2943">2943</th><td>    <b>return</b> <q>"$10"</q>;</td></tr>
<tr><th id="2944">2944</th><td>  <b>case</b> UNW_MIPS_R11:</td></tr>
<tr><th id="2945">2945</th><td>    <b>return</b> <q>"$11"</q>;</td></tr>
<tr><th id="2946">2946</th><td>  <b>case</b> UNW_MIPS_R12:</td></tr>
<tr><th id="2947">2947</th><td>    <b>return</b> <q>"$12"</q>;</td></tr>
<tr><th id="2948">2948</th><td>  <b>case</b> UNW_MIPS_R13:</td></tr>
<tr><th id="2949">2949</th><td>    <b>return</b> <q>"$13"</q>;</td></tr>
<tr><th id="2950">2950</th><td>  <b>case</b> UNW_MIPS_R14:</td></tr>
<tr><th id="2951">2951</th><td>    <b>return</b> <q>"$14"</q>;</td></tr>
<tr><th id="2952">2952</th><td>  <b>case</b> UNW_MIPS_R15:</td></tr>
<tr><th id="2953">2953</th><td>    <b>return</b> <q>"$15"</q>;</td></tr>
<tr><th id="2954">2954</th><td>  <b>case</b> UNW_MIPS_R16:</td></tr>
<tr><th id="2955">2955</th><td>    <b>return</b> <q>"$16"</q>;</td></tr>
<tr><th id="2956">2956</th><td>  <b>case</b> UNW_MIPS_R17:</td></tr>
<tr><th id="2957">2957</th><td>    <b>return</b> <q>"$17"</q>;</td></tr>
<tr><th id="2958">2958</th><td>  <b>case</b> UNW_MIPS_R18:</td></tr>
<tr><th id="2959">2959</th><td>    <b>return</b> <q>"$18"</q>;</td></tr>
<tr><th id="2960">2960</th><td>  <b>case</b> UNW_MIPS_R19:</td></tr>
<tr><th id="2961">2961</th><td>    <b>return</b> <q>"$19"</q>;</td></tr>
<tr><th id="2962">2962</th><td>  <b>case</b> UNW_MIPS_R20:</td></tr>
<tr><th id="2963">2963</th><td>    <b>return</b> <q>"$20"</q>;</td></tr>
<tr><th id="2964">2964</th><td>  <b>case</b> UNW_MIPS_R21:</td></tr>
<tr><th id="2965">2965</th><td>    <b>return</b> <q>"$21"</q>;</td></tr>
<tr><th id="2966">2966</th><td>  <b>case</b> UNW_MIPS_R22:</td></tr>
<tr><th id="2967">2967</th><td>    <b>return</b> <q>"$22"</q>;</td></tr>
<tr><th id="2968">2968</th><td>  <b>case</b> UNW_MIPS_R23:</td></tr>
<tr><th id="2969">2969</th><td>    <b>return</b> <q>"$23"</q>;</td></tr>
<tr><th id="2970">2970</th><td>  <b>case</b> UNW_MIPS_R24:</td></tr>
<tr><th id="2971">2971</th><td>    <b>return</b> <q>"$24"</q>;</td></tr>
<tr><th id="2972">2972</th><td>  <b>case</b> UNW_MIPS_R25:</td></tr>
<tr><th id="2973">2973</th><td>    <b>return</b> <q>"$25"</q>;</td></tr>
<tr><th id="2974">2974</th><td>  <b>case</b> UNW_MIPS_R26:</td></tr>
<tr><th id="2975">2975</th><td>    <b>return</b> <q>"$26"</q>;</td></tr>
<tr><th id="2976">2976</th><td>  <b>case</b> UNW_MIPS_R27:</td></tr>
<tr><th id="2977">2977</th><td>    <b>return</b> <q>"$27"</q>;</td></tr>
<tr><th id="2978">2978</th><td>  <b>case</b> UNW_MIPS_R28:</td></tr>
<tr><th id="2979">2979</th><td>    <b>return</b> <q>"$28"</q>;</td></tr>
<tr><th id="2980">2980</th><td>  <b>case</b> UNW_MIPS_R29:</td></tr>
<tr><th id="2981">2981</th><td>    <b>return</b> <q>"$29"</q>;</td></tr>
<tr><th id="2982">2982</th><td>  <b>case</b> UNW_MIPS_R30:</td></tr>
<tr><th id="2983">2983</th><td>    <b>return</b> <q>"$30"</q>;</td></tr>
<tr><th id="2984">2984</th><td>  <b>case</b> UNW_MIPS_R31:</td></tr>
<tr><th id="2985">2985</th><td>    <b>return</b> <q>"$31"</q>;</td></tr>
<tr><th id="2986">2986</th><td>  <b>case</b> UNW_MIPS_F0:</td></tr>
<tr><th id="2987">2987</th><td>    <b>return</b> <q>"$f0"</q>;</td></tr>
<tr><th id="2988">2988</th><td>  <b>case</b> UNW_MIPS_F1:</td></tr>
<tr><th id="2989">2989</th><td>    <b>return</b> <q>"$f1"</q>;</td></tr>
<tr><th id="2990">2990</th><td>  <b>case</b> UNW_MIPS_F2:</td></tr>
<tr><th id="2991">2991</th><td>    <b>return</b> <q>"$f2"</q>;</td></tr>
<tr><th id="2992">2992</th><td>  <b>case</b> UNW_MIPS_F3:</td></tr>
<tr><th id="2993">2993</th><td>    <b>return</b> <q>"$f3"</q>;</td></tr>
<tr><th id="2994">2994</th><td>  <b>case</b> UNW_MIPS_F4:</td></tr>
<tr><th id="2995">2995</th><td>    <b>return</b> <q>"$f4"</q>;</td></tr>
<tr><th id="2996">2996</th><td>  <b>case</b> UNW_MIPS_F5:</td></tr>
<tr><th id="2997">2997</th><td>    <b>return</b> <q>"$f5"</q>;</td></tr>
<tr><th id="2998">2998</th><td>  <b>case</b> UNW_MIPS_F6:</td></tr>
<tr><th id="2999">2999</th><td>    <b>return</b> <q>"$f6"</q>;</td></tr>
<tr><th id="3000">3000</th><td>  <b>case</b> UNW_MIPS_F7:</td></tr>
<tr><th id="3001">3001</th><td>    <b>return</b> <q>"$f7"</q>;</td></tr>
<tr><th id="3002">3002</th><td>  <b>case</b> UNW_MIPS_F8:</td></tr>
<tr><th id="3003">3003</th><td>    <b>return</b> <q>"$f8"</q>;</td></tr>
<tr><th id="3004">3004</th><td>  <b>case</b> UNW_MIPS_F9:</td></tr>
<tr><th id="3005">3005</th><td>    <b>return</b> <q>"$f9"</q>;</td></tr>
<tr><th id="3006">3006</th><td>  <b>case</b> UNW_MIPS_F10:</td></tr>
<tr><th id="3007">3007</th><td>    <b>return</b> <q>"$f10"</q>;</td></tr>
<tr><th id="3008">3008</th><td>  <b>case</b> UNW_MIPS_F11:</td></tr>
<tr><th id="3009">3009</th><td>    <b>return</b> <q>"$f11"</q>;</td></tr>
<tr><th id="3010">3010</th><td>  <b>case</b> UNW_MIPS_F12:</td></tr>
<tr><th id="3011">3011</th><td>    <b>return</b> <q>"$f12"</q>;</td></tr>
<tr><th id="3012">3012</th><td>  <b>case</b> UNW_MIPS_F13:</td></tr>
<tr><th id="3013">3013</th><td>    <b>return</b> <q>"$f13"</q>;</td></tr>
<tr><th id="3014">3014</th><td>  <b>case</b> UNW_MIPS_F14:</td></tr>
<tr><th id="3015">3015</th><td>    <b>return</b> <q>"$f14"</q>;</td></tr>
<tr><th id="3016">3016</th><td>  <b>case</b> UNW_MIPS_F15:</td></tr>
<tr><th id="3017">3017</th><td>    <b>return</b> <q>"$f15"</q>;</td></tr>
<tr><th id="3018">3018</th><td>  <b>case</b> UNW_MIPS_F16:</td></tr>
<tr><th id="3019">3019</th><td>    <b>return</b> <q>"$f16"</q>;</td></tr>
<tr><th id="3020">3020</th><td>  <b>case</b> UNW_MIPS_F17:</td></tr>
<tr><th id="3021">3021</th><td>    <b>return</b> <q>"$f17"</q>;</td></tr>
<tr><th id="3022">3022</th><td>  <b>case</b> UNW_MIPS_F18:</td></tr>
<tr><th id="3023">3023</th><td>    <b>return</b> <q>"$f18"</q>;</td></tr>
<tr><th id="3024">3024</th><td>  <b>case</b> UNW_MIPS_F19:</td></tr>
<tr><th id="3025">3025</th><td>    <b>return</b> <q>"$f19"</q>;</td></tr>
<tr><th id="3026">3026</th><td>  <b>case</b> UNW_MIPS_F20:</td></tr>
<tr><th id="3027">3027</th><td>    <b>return</b> <q>"$f20"</q>;</td></tr>
<tr><th id="3028">3028</th><td>  <b>case</b> UNW_MIPS_F21:</td></tr>
<tr><th id="3029">3029</th><td>    <b>return</b> <q>"$f21"</q>;</td></tr>
<tr><th id="3030">3030</th><td>  <b>case</b> UNW_MIPS_F22:</td></tr>
<tr><th id="3031">3031</th><td>    <b>return</b> <q>"$f22"</q>;</td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> UNW_MIPS_F23:</td></tr>
<tr><th id="3033">3033</th><td>    <b>return</b> <q>"$f23"</q>;</td></tr>
<tr><th id="3034">3034</th><td>  <b>case</b> UNW_MIPS_F24:</td></tr>
<tr><th id="3035">3035</th><td>    <b>return</b> <q>"$f24"</q>;</td></tr>
<tr><th id="3036">3036</th><td>  <b>case</b> UNW_MIPS_F25:</td></tr>
<tr><th id="3037">3037</th><td>    <b>return</b> <q>"$f25"</q>;</td></tr>
<tr><th id="3038">3038</th><td>  <b>case</b> UNW_MIPS_F26:</td></tr>
<tr><th id="3039">3039</th><td>    <b>return</b> <q>"$f26"</q>;</td></tr>
<tr><th id="3040">3040</th><td>  <b>case</b> UNW_MIPS_F27:</td></tr>
<tr><th id="3041">3041</th><td>    <b>return</b> <q>"$f27"</q>;</td></tr>
<tr><th id="3042">3042</th><td>  <b>case</b> UNW_MIPS_F28:</td></tr>
<tr><th id="3043">3043</th><td>    <b>return</b> <q>"$f28"</q>;</td></tr>
<tr><th id="3044">3044</th><td>  <b>case</b> UNW_MIPS_F29:</td></tr>
<tr><th id="3045">3045</th><td>    <b>return</b> <q>"$f29"</q>;</td></tr>
<tr><th id="3046">3046</th><td>  <b>case</b> UNW_MIPS_F30:</td></tr>
<tr><th id="3047">3047</th><td>    <b>return</b> <q>"$f30"</q>;</td></tr>
<tr><th id="3048">3048</th><td>  <b>case</b> UNW_MIPS_F31:</td></tr>
<tr><th id="3049">3049</th><td>    <b>return</b> <q>"$f31"</q>;</td></tr>
<tr><th id="3050">3050</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="3051">3051</th><td>    <b>return</b> <q>"$hi"</q>;</td></tr>
<tr><th id="3052">3052</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="3053">3053</th><td>    <b>return</b> <q>"$lo"</q>;</td></tr>
<tr><th id="3054">3054</th><td>  <b>default</b>:</td></tr>
<tr><th id="3055">3055</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="3056">3056</th><td>  }</td></tr>
<tr><th id="3057">3057</th><td>}</td></tr>
<tr><th id="3058">3058</th><td><u>#<span data-ppcond="2733">endif</span> // _LIBUNWIND_TARGET_MIPS_O32</u></td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><u>#<span data-ppcond="3060">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_MIPS_NEWABI">_LIBUNWIND_TARGET_MIPS_NEWABI</span>)</u></td></tr>
<tr><th id="3061">3061</th><td><i class="doc">/// Registers_mips_newabi holds the register state of a thread in a</i></td></tr>
<tr><th id="3062">3062</th><td><i class="doc">/// MIPS process using NEWABI (the N32 or N64 ABIs).</i></td></tr>
<tr><th id="3063">3063</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_mips_newabi {</td></tr>
<tr><th id="3064">3064</th><td><b>public</b>:</td></tr>
<tr><th id="3065">3065</th><td>  Registers_mips_newabi();</td></tr>
<tr><th id="3066">3066</th><td>  Registers_mips_newabi(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3069">3069</th><td>  uint64_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3070">3070</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint64_t value);</td></tr>
<tr><th id="3071">3071</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3072">3072</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3073">3073</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="3074">3074</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3075">3075</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3076">3076</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="3077">3077</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="3078">3078</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="3079">3079</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_MIPS; }</td></tr>
<tr><th id="3080">3080</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_MIPS_NEWABI; }</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__r[<var>29</var>]; }</td></tr>
<tr><th id="3083">3083</th><td>  <em>void</em>      setSP(uint64_t value) { _registers.__r[<var>29</var>] = value; }</td></tr>
<tr><th id="3084">3084</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__pc; }</td></tr>
<tr><th id="3085">3085</th><td>  <em>void</em>      setIP(uint64_t value) { _registers.__pc = value; }</td></tr>
<tr><th id="3086">3086</th><td></td></tr>
<tr><th id="3087">3087</th><td><b>private</b>:</td></tr>
<tr><th id="3088">3088</th><td>  <b>struct</b> mips_newabi_thread_state_t {</td></tr>
<tr><th id="3089">3089</th><td>    uint64_t __r[<var>32</var>];</td></tr>
<tr><th id="3090">3090</th><td>    uint64_t __pc;</td></tr>
<tr><th id="3091">3091</th><td>    uint64_t __hi;</td></tr>
<tr><th id="3092">3092</th><td>    uint64_t __lo;</td></tr>
<tr><th id="3093">3093</th><td>  };</td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td>  mips_newabi_thread_state_t _registers;</td></tr>
<tr><th id="3096">3096</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="3097">3097</th><td>  <em>double</em> _floats[<var>32</var>];</td></tr>
<tr><th id="3098">3098</th><td><u>#endif</u></td></tr>
<tr><th id="3099">3099</th><td>};</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td><b>inline</b> Registers_mips_newabi::Registers_mips_newabi(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="3102">3102</th><td>  <b>static_assert</b>((check_fit&lt;Registers_mips_newabi, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="3103">3103</th><td>                <q>"mips_newabi registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="3104">3104</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="3105">3105</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3106">3106</th><td>}</td></tr>
<tr><th id="3107">3107</th><td></td></tr>
<tr><th id="3108">3108</th><td><b>inline</b> Registers_mips_newabi::Registers_mips_newabi() {</td></tr>
<tr><th id="3109">3109</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3110">3110</th><td>}</td></tr>
<tr><th id="3111">3111</th><td></td></tr>
<tr><th id="3112">3112</th><td><b>inline</b> <em>bool</em> Registers_mips_newabi::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3113">3113</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="3114">3114</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3115">3115</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="3116">3116</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3117">3117</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="3118">3118</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3119">3119</th><td>  <b>if</b> (regNum &lt;= UNW_MIPS_R31)</td></tr>
<tr><th id="3120">3120</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3121">3121</th><td><u>#if __mips_isa_rev != 6</u></td></tr>
<tr><th id="3122">3122</th><td>  <b>if</b> (regNum == UNW_MIPS_HI)</td></tr>
<tr><th id="3123">3123</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3124">3124</th><td>  <b>if</b> (regNum == UNW_MIPS_LO)</td></tr>
<tr><th id="3125">3125</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td><u>#endif</u></td></tr>
<tr><th id="3127">3127</th><td>  <i>// FIXME: Hard float, DSP accumulator registers, MSA registers</i></td></tr>
<tr><th id="3128">3128</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3129">3129</th><td>}</td></tr>
<tr><th id="3130">3130</th><td></td></tr>
<tr><th id="3131">3131</th><td><b>inline</b> uint64_t Registers_mips_newabi::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3132">3132</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_R0 &amp;&amp; regNum &lt;= UNW_MIPS_R31)</td></tr>
<tr><th id="3133">3133</th><td>    <b>return</b> _registers.__r[regNum - UNW_MIPS_R0];</td></tr>
<tr><th id="3134">3134</th><td></td></tr>
<tr><th id="3135">3135</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3136">3136</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3137">3137</th><td>    <b>return</b> _registers.__pc;</td></tr>
<tr><th id="3138">3138</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3139">3139</th><td>    <b>return</b> _registers.__r[<var>29</var>];</td></tr>
<tr><th id="3140">3140</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="3141">3141</th><td>    <b>return</b> _registers.__hi;</td></tr>
<tr><th id="3142">3142</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="3143">3143</th><td>    <b>return</b> _registers.__lo;</td></tr>
<tr><th id="3144">3144</th><td>  }</td></tr>
<tr><th id="3145">3145</th><td>  _LIBUNWIND_ABORT(<q>"unsupported mips_newabi register"</q>);</td></tr>
<tr><th id="3146">3146</th><td>}</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td><b>inline</b> <em>void</em> Registers_mips_newabi::setRegister(<em>int</em> regNum, uint64_t value) {</td></tr>
<tr><th id="3149">3149</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_R0 &amp;&amp; regNum &lt;= UNW_MIPS_R31) {</td></tr>
<tr><th id="3150">3150</th><td>    _registers.__r[regNum - UNW_MIPS_R0] = value;</td></tr>
<tr><th id="3151">3151</th><td>    <b>return</b>;</td></tr>
<tr><th id="3152">3152</th><td>  }</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3155">3155</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3156">3156</th><td>    _registers.__pc = value;</td></tr>
<tr><th id="3157">3157</th><td>    <b>return</b>;</td></tr>
<tr><th id="3158">3158</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3159">3159</th><td>    _registers.__r[<var>29</var>] = value;</td></tr>
<tr><th id="3160">3160</th><td>    <b>return</b>;</td></tr>
<tr><th id="3161">3161</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="3162">3162</th><td>    _registers.__hi = value;</td></tr>
<tr><th id="3163">3163</th><td>    <b>return</b>;</td></tr>
<tr><th id="3164">3164</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="3165">3165</th><td>    _registers.__lo = value;</td></tr>
<tr><th id="3166">3166</th><td>    <b>return</b>;</td></tr>
<tr><th id="3167">3167</th><td>  }</td></tr>
<tr><th id="3168">3168</th><td>  _LIBUNWIND_ABORT(<q>"unsupported mips_newabi register"</q>);</td></tr>
<tr><th id="3169">3169</th><td>}</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td><b>inline</b> <em>bool</em> Registers_mips_newabi::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3172">3172</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="3173">3173</th><td>  <b>if</b> (regNum &gt;= UNW_MIPS_F0 &amp;&amp; regNum &lt;= UNW_MIPS_F31)</td></tr>
<tr><th id="3174">3174</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3175">3175</th><td><u>#else</u></td></tr>
<tr><th id="3176">3176</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="3177">3177</th><td><u>#endif</u></td></tr>
<tr><th id="3178">3178</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3179">3179</th><td>}</td></tr>
<tr><th id="3180">3180</th><td></td></tr>
<tr><th id="3181">3181</th><td><b>inline</b> <em>double</em> Registers_mips_newabi::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3182">3182</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="3183">3183</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="3184">3184</th><td>  <b>return</b> _floats[regNum - UNW_MIPS_F0];</td></tr>
<tr><th id="3185">3185</th><td><u>#else</u></td></tr>
<tr><th id="3186">3186</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="3187">3187</th><td>  _LIBUNWIND_ABORT(<q>"mips_newabi float support not implemented"</q>);</td></tr>
<tr><th id="3188">3188</th><td><u>#endif</u></td></tr>
<tr><th id="3189">3189</th><td>}</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td><b>inline</b> <em>void</em> Registers_mips_newabi::setFloatRegister(<em>int</em> regNum,</td></tr>
<tr><th id="3192">3192</th><td>                                                    <em>double</em> value) {</td></tr>
<tr><th id="3193">3193</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="3194">3194</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="3195">3195</th><td>  _floats[regNum - UNW_MIPS_F0] = value;</td></tr>
<tr><th id="3196">3196</th><td><u>#else</u></td></tr>
<tr><th id="3197">3197</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="3198">3198</th><td>  (<em>void</em>)value;</td></tr>
<tr><th id="3199">3199</th><td>  _LIBUNWIND_ABORT(<q>"mips_newabi float support not implemented"</q>);</td></tr>
<tr><th id="3200">3200</th><td><u>#endif</u></td></tr>
<tr><th id="3201">3201</th><td>}</td></tr>
<tr><th id="3202">3202</th><td></td></tr>
<tr><th id="3203">3203</th><td><b>inline</b> <em>bool</em> Registers_mips_newabi::validVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3204">3204</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3205">3205</th><td>}</td></tr>
<tr><th id="3206">3206</th><td></td></tr>
<tr><th id="3207">3207</th><td><b>inline</b> v128 Registers_mips_newabi::getVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3208">3208</th><td>  _LIBUNWIND_ABORT(<q>"mips_newabi vector support not implemented"</q>);</td></tr>
<tr><th id="3209">3209</th><td>}</td></tr>
<tr><th id="3210">3210</th><td></td></tr>
<tr><th id="3211">3211</th><td><b>inline</b> <em>void</em> Registers_mips_newabi::setVectorRegister(<em>int</em> <i>/* regNum */</i>, v128 <i>/* value */</i>) {</td></tr>
<tr><th id="3212">3212</th><td>  _LIBUNWIND_ABORT(<q>"mips_newabi vector support not implemented"</q>);</td></tr>
<tr><th id="3213">3213</th><td>}</td></tr>
<tr><th id="3214">3214</th><td></td></tr>
<tr><th id="3215">3215</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_mips_newabi::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="3216">3216</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3217">3217</th><td>  <b>case</b> UNW_MIPS_R0:</td></tr>
<tr><th id="3218">3218</th><td>    <b>return</b> <q>"$0"</q>;</td></tr>
<tr><th id="3219">3219</th><td>  <b>case</b> UNW_MIPS_R1:</td></tr>
<tr><th id="3220">3220</th><td>    <b>return</b> <q>"$1"</q>;</td></tr>
<tr><th id="3221">3221</th><td>  <b>case</b> UNW_MIPS_R2:</td></tr>
<tr><th id="3222">3222</th><td>    <b>return</b> <q>"$2"</q>;</td></tr>
<tr><th id="3223">3223</th><td>  <b>case</b> UNW_MIPS_R3:</td></tr>
<tr><th id="3224">3224</th><td>    <b>return</b> <q>"$3"</q>;</td></tr>
<tr><th id="3225">3225</th><td>  <b>case</b> UNW_MIPS_R4:</td></tr>
<tr><th id="3226">3226</th><td>    <b>return</b> <q>"$4"</q>;</td></tr>
<tr><th id="3227">3227</th><td>  <b>case</b> UNW_MIPS_R5:</td></tr>
<tr><th id="3228">3228</th><td>    <b>return</b> <q>"$5"</q>;</td></tr>
<tr><th id="3229">3229</th><td>  <b>case</b> UNW_MIPS_R6:</td></tr>
<tr><th id="3230">3230</th><td>    <b>return</b> <q>"$6"</q>;</td></tr>
<tr><th id="3231">3231</th><td>  <b>case</b> UNW_MIPS_R7:</td></tr>
<tr><th id="3232">3232</th><td>    <b>return</b> <q>"$7"</q>;</td></tr>
<tr><th id="3233">3233</th><td>  <b>case</b> UNW_MIPS_R8:</td></tr>
<tr><th id="3234">3234</th><td>    <b>return</b> <q>"$8"</q>;</td></tr>
<tr><th id="3235">3235</th><td>  <b>case</b> UNW_MIPS_R9:</td></tr>
<tr><th id="3236">3236</th><td>    <b>return</b> <q>"$9"</q>;</td></tr>
<tr><th id="3237">3237</th><td>  <b>case</b> UNW_MIPS_R10:</td></tr>
<tr><th id="3238">3238</th><td>    <b>return</b> <q>"$10"</q>;</td></tr>
<tr><th id="3239">3239</th><td>  <b>case</b> UNW_MIPS_R11:</td></tr>
<tr><th id="3240">3240</th><td>    <b>return</b> <q>"$11"</q>;</td></tr>
<tr><th id="3241">3241</th><td>  <b>case</b> UNW_MIPS_R12:</td></tr>
<tr><th id="3242">3242</th><td>    <b>return</b> <q>"$12"</q>;</td></tr>
<tr><th id="3243">3243</th><td>  <b>case</b> UNW_MIPS_R13:</td></tr>
<tr><th id="3244">3244</th><td>    <b>return</b> <q>"$13"</q>;</td></tr>
<tr><th id="3245">3245</th><td>  <b>case</b> UNW_MIPS_R14:</td></tr>
<tr><th id="3246">3246</th><td>    <b>return</b> <q>"$14"</q>;</td></tr>
<tr><th id="3247">3247</th><td>  <b>case</b> UNW_MIPS_R15:</td></tr>
<tr><th id="3248">3248</th><td>    <b>return</b> <q>"$15"</q>;</td></tr>
<tr><th id="3249">3249</th><td>  <b>case</b> UNW_MIPS_R16:</td></tr>
<tr><th id="3250">3250</th><td>    <b>return</b> <q>"$16"</q>;</td></tr>
<tr><th id="3251">3251</th><td>  <b>case</b> UNW_MIPS_R17:</td></tr>
<tr><th id="3252">3252</th><td>    <b>return</b> <q>"$17"</q>;</td></tr>
<tr><th id="3253">3253</th><td>  <b>case</b> UNW_MIPS_R18:</td></tr>
<tr><th id="3254">3254</th><td>    <b>return</b> <q>"$18"</q>;</td></tr>
<tr><th id="3255">3255</th><td>  <b>case</b> UNW_MIPS_R19:</td></tr>
<tr><th id="3256">3256</th><td>    <b>return</b> <q>"$19"</q>;</td></tr>
<tr><th id="3257">3257</th><td>  <b>case</b> UNW_MIPS_R20:</td></tr>
<tr><th id="3258">3258</th><td>    <b>return</b> <q>"$20"</q>;</td></tr>
<tr><th id="3259">3259</th><td>  <b>case</b> UNW_MIPS_R21:</td></tr>
<tr><th id="3260">3260</th><td>    <b>return</b> <q>"$21"</q>;</td></tr>
<tr><th id="3261">3261</th><td>  <b>case</b> UNW_MIPS_R22:</td></tr>
<tr><th id="3262">3262</th><td>    <b>return</b> <q>"$22"</q>;</td></tr>
<tr><th id="3263">3263</th><td>  <b>case</b> UNW_MIPS_R23:</td></tr>
<tr><th id="3264">3264</th><td>    <b>return</b> <q>"$23"</q>;</td></tr>
<tr><th id="3265">3265</th><td>  <b>case</b> UNW_MIPS_R24:</td></tr>
<tr><th id="3266">3266</th><td>    <b>return</b> <q>"$24"</q>;</td></tr>
<tr><th id="3267">3267</th><td>  <b>case</b> UNW_MIPS_R25:</td></tr>
<tr><th id="3268">3268</th><td>    <b>return</b> <q>"$25"</q>;</td></tr>
<tr><th id="3269">3269</th><td>  <b>case</b> UNW_MIPS_R26:</td></tr>
<tr><th id="3270">3270</th><td>    <b>return</b> <q>"$26"</q>;</td></tr>
<tr><th id="3271">3271</th><td>  <b>case</b> UNW_MIPS_R27:</td></tr>
<tr><th id="3272">3272</th><td>    <b>return</b> <q>"$27"</q>;</td></tr>
<tr><th id="3273">3273</th><td>  <b>case</b> UNW_MIPS_R28:</td></tr>
<tr><th id="3274">3274</th><td>    <b>return</b> <q>"$28"</q>;</td></tr>
<tr><th id="3275">3275</th><td>  <b>case</b> UNW_MIPS_R29:</td></tr>
<tr><th id="3276">3276</th><td>    <b>return</b> <q>"$29"</q>;</td></tr>
<tr><th id="3277">3277</th><td>  <b>case</b> UNW_MIPS_R30:</td></tr>
<tr><th id="3278">3278</th><td>    <b>return</b> <q>"$30"</q>;</td></tr>
<tr><th id="3279">3279</th><td>  <b>case</b> UNW_MIPS_R31:</td></tr>
<tr><th id="3280">3280</th><td>    <b>return</b> <q>"$31"</q>;</td></tr>
<tr><th id="3281">3281</th><td>  <b>case</b> UNW_MIPS_F0:</td></tr>
<tr><th id="3282">3282</th><td>    <b>return</b> <q>"$f0"</q>;</td></tr>
<tr><th id="3283">3283</th><td>  <b>case</b> UNW_MIPS_F1:</td></tr>
<tr><th id="3284">3284</th><td>    <b>return</b> <q>"$f1"</q>;</td></tr>
<tr><th id="3285">3285</th><td>  <b>case</b> UNW_MIPS_F2:</td></tr>
<tr><th id="3286">3286</th><td>    <b>return</b> <q>"$f2"</q>;</td></tr>
<tr><th id="3287">3287</th><td>  <b>case</b> UNW_MIPS_F3:</td></tr>
<tr><th id="3288">3288</th><td>    <b>return</b> <q>"$f3"</q>;</td></tr>
<tr><th id="3289">3289</th><td>  <b>case</b> UNW_MIPS_F4:</td></tr>
<tr><th id="3290">3290</th><td>    <b>return</b> <q>"$f4"</q>;</td></tr>
<tr><th id="3291">3291</th><td>  <b>case</b> UNW_MIPS_F5:</td></tr>
<tr><th id="3292">3292</th><td>    <b>return</b> <q>"$f5"</q>;</td></tr>
<tr><th id="3293">3293</th><td>  <b>case</b> UNW_MIPS_F6:</td></tr>
<tr><th id="3294">3294</th><td>    <b>return</b> <q>"$f6"</q>;</td></tr>
<tr><th id="3295">3295</th><td>  <b>case</b> UNW_MIPS_F7:</td></tr>
<tr><th id="3296">3296</th><td>    <b>return</b> <q>"$f7"</q>;</td></tr>
<tr><th id="3297">3297</th><td>  <b>case</b> UNW_MIPS_F8:</td></tr>
<tr><th id="3298">3298</th><td>    <b>return</b> <q>"$f8"</q>;</td></tr>
<tr><th id="3299">3299</th><td>  <b>case</b> UNW_MIPS_F9:</td></tr>
<tr><th id="3300">3300</th><td>    <b>return</b> <q>"$f9"</q>;</td></tr>
<tr><th id="3301">3301</th><td>  <b>case</b> UNW_MIPS_F10:</td></tr>
<tr><th id="3302">3302</th><td>    <b>return</b> <q>"$f10"</q>;</td></tr>
<tr><th id="3303">3303</th><td>  <b>case</b> UNW_MIPS_F11:</td></tr>
<tr><th id="3304">3304</th><td>    <b>return</b> <q>"$f11"</q>;</td></tr>
<tr><th id="3305">3305</th><td>  <b>case</b> UNW_MIPS_F12:</td></tr>
<tr><th id="3306">3306</th><td>    <b>return</b> <q>"$f12"</q>;</td></tr>
<tr><th id="3307">3307</th><td>  <b>case</b> UNW_MIPS_F13:</td></tr>
<tr><th id="3308">3308</th><td>    <b>return</b> <q>"$f13"</q>;</td></tr>
<tr><th id="3309">3309</th><td>  <b>case</b> UNW_MIPS_F14:</td></tr>
<tr><th id="3310">3310</th><td>    <b>return</b> <q>"$f14"</q>;</td></tr>
<tr><th id="3311">3311</th><td>  <b>case</b> UNW_MIPS_F15:</td></tr>
<tr><th id="3312">3312</th><td>    <b>return</b> <q>"$f15"</q>;</td></tr>
<tr><th id="3313">3313</th><td>  <b>case</b> UNW_MIPS_F16:</td></tr>
<tr><th id="3314">3314</th><td>    <b>return</b> <q>"$f16"</q>;</td></tr>
<tr><th id="3315">3315</th><td>  <b>case</b> UNW_MIPS_F17:</td></tr>
<tr><th id="3316">3316</th><td>    <b>return</b> <q>"$f17"</q>;</td></tr>
<tr><th id="3317">3317</th><td>  <b>case</b> UNW_MIPS_F18:</td></tr>
<tr><th id="3318">3318</th><td>    <b>return</b> <q>"$f18"</q>;</td></tr>
<tr><th id="3319">3319</th><td>  <b>case</b> UNW_MIPS_F19:</td></tr>
<tr><th id="3320">3320</th><td>    <b>return</b> <q>"$f19"</q>;</td></tr>
<tr><th id="3321">3321</th><td>  <b>case</b> UNW_MIPS_F20:</td></tr>
<tr><th id="3322">3322</th><td>    <b>return</b> <q>"$f20"</q>;</td></tr>
<tr><th id="3323">3323</th><td>  <b>case</b> UNW_MIPS_F21:</td></tr>
<tr><th id="3324">3324</th><td>    <b>return</b> <q>"$f21"</q>;</td></tr>
<tr><th id="3325">3325</th><td>  <b>case</b> UNW_MIPS_F22:</td></tr>
<tr><th id="3326">3326</th><td>    <b>return</b> <q>"$f22"</q>;</td></tr>
<tr><th id="3327">3327</th><td>  <b>case</b> UNW_MIPS_F23:</td></tr>
<tr><th id="3328">3328</th><td>    <b>return</b> <q>"$f23"</q>;</td></tr>
<tr><th id="3329">3329</th><td>  <b>case</b> UNW_MIPS_F24:</td></tr>
<tr><th id="3330">3330</th><td>    <b>return</b> <q>"$f24"</q>;</td></tr>
<tr><th id="3331">3331</th><td>  <b>case</b> UNW_MIPS_F25:</td></tr>
<tr><th id="3332">3332</th><td>    <b>return</b> <q>"$f25"</q>;</td></tr>
<tr><th id="3333">3333</th><td>  <b>case</b> UNW_MIPS_F26:</td></tr>
<tr><th id="3334">3334</th><td>    <b>return</b> <q>"$f26"</q>;</td></tr>
<tr><th id="3335">3335</th><td>  <b>case</b> UNW_MIPS_F27:</td></tr>
<tr><th id="3336">3336</th><td>    <b>return</b> <q>"$f27"</q>;</td></tr>
<tr><th id="3337">3337</th><td>  <b>case</b> UNW_MIPS_F28:</td></tr>
<tr><th id="3338">3338</th><td>    <b>return</b> <q>"$f28"</q>;</td></tr>
<tr><th id="3339">3339</th><td>  <b>case</b> UNW_MIPS_F29:</td></tr>
<tr><th id="3340">3340</th><td>    <b>return</b> <q>"$f29"</q>;</td></tr>
<tr><th id="3341">3341</th><td>  <b>case</b> UNW_MIPS_F30:</td></tr>
<tr><th id="3342">3342</th><td>    <b>return</b> <q>"$f30"</q>;</td></tr>
<tr><th id="3343">3343</th><td>  <b>case</b> UNW_MIPS_F31:</td></tr>
<tr><th id="3344">3344</th><td>    <b>return</b> <q>"$f31"</q>;</td></tr>
<tr><th id="3345">3345</th><td>  <b>case</b> UNW_MIPS_HI:</td></tr>
<tr><th id="3346">3346</th><td>    <b>return</b> <q>"$hi"</q>;</td></tr>
<tr><th id="3347">3347</th><td>  <b>case</b> UNW_MIPS_LO:</td></tr>
<tr><th id="3348">3348</th><td>    <b>return</b> <q>"$lo"</q>;</td></tr>
<tr><th id="3349">3349</th><td>  <b>default</b>:</td></tr>
<tr><th id="3350">3350</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="3351">3351</th><td>  }</td></tr>
<tr><th id="3352">3352</th><td>}</td></tr>
<tr><th id="3353">3353</th><td><u>#<span data-ppcond="3060">endif</span> // _LIBUNWIND_TARGET_MIPS_NEWABI</u></td></tr>
<tr><th id="3354">3354</th><td></td></tr>
<tr><th id="3355">3355</th><td><u>#<span data-ppcond="3355">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_SPARC">_LIBUNWIND_TARGET_SPARC</span>)</u></td></tr>
<tr><th id="3356">3356</th><td><i class="doc">/// Registers_sparc holds the register state of a thread in a 32-bit Sparc</i></td></tr>
<tr><th id="3357">3357</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="3358">3358</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_sparc {</td></tr>
<tr><th id="3359">3359</th><td><b>public</b>:</td></tr>
<tr><th id="3360">3360</th><td>  Registers_sparc();</td></tr>
<tr><th id="3361">3361</th><td>  Registers_sparc(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="3362">3362</th><td></td></tr>
<tr><th id="3363">3363</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3364">3364</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3365">3365</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="3366">3366</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3367">3367</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3368">3368</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="3369">3369</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3370">3370</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3371">3371</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="3372">3372</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="3373">3373</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="3374">3374</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_SPARC; }</td></tr>
<tr><th id="3375">3375</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_SPARC; }</td></tr>
<tr><th id="3376">3376</th><td></td></tr>
<tr><th id="3377">3377</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__regs[UNW_SPARC_O6]; }</td></tr>
<tr><th id="3378">3378</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__regs[UNW_SPARC_O6] = value; }</td></tr>
<tr><th id="3379">3379</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__regs[UNW_SPARC_O7]; }</td></tr>
<tr><th id="3380">3380</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__regs[UNW_SPARC_O7] = value; }</td></tr>
<tr><th id="3381">3381</th><td></td></tr>
<tr><th id="3382">3382</th><td><b>private</b>:</td></tr>
<tr><th id="3383">3383</th><td>  <b>struct</b> sparc_thread_state_t {</td></tr>
<tr><th id="3384">3384</th><td>    <em>unsigned</em> <em>int</em> __regs[<var>32</var>];</td></tr>
<tr><th id="3385">3385</th><td>  };</td></tr>
<tr><th id="3386">3386</th><td></td></tr>
<tr><th id="3387">3387</th><td>  sparc_thread_state_t _registers;</td></tr>
<tr><th id="3388">3388</th><td>};</td></tr>
<tr><th id="3389">3389</th><td></td></tr>
<tr><th id="3390">3390</th><td><b>inline</b> Registers_sparc::Registers_sparc(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="3391">3391</th><td>  <b>static_assert</b>((check_fit&lt;Registers_sparc, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="3392">3392</th><td>                <q>"sparc registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="3393">3393</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="3394">3394</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3395">3395</th><td>}</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td><b>inline</b> Registers_sparc::Registers_sparc() {</td></tr>
<tr><th id="3398">3398</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3399">3399</th><td>}</td></tr>
<tr><th id="3400">3400</th><td></td></tr>
<tr><th id="3401">3401</th><td><b>inline</b> <em>bool</em> Registers_sparc::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3402">3402</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="3403">3403</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3404">3404</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="3405">3405</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3406">3406</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="3407">3407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3408">3408</th><td>  <b>if</b> (regNum &lt;= UNW_SPARC_I7)</td></tr>
<tr><th id="3409">3409</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3410">3410</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3411">3411</th><td>}</td></tr>
<tr><th id="3412">3412</th><td></td></tr>
<tr><th id="3413">3413</th><td><b>inline</b> uint32_t Registers_sparc::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3414">3414</th><td>  <b>if</b> ((UNW_SPARC_G0 &lt;= regNum) &amp;&amp; (regNum &lt;= UNW_SPARC_I7)) {</td></tr>
<tr><th id="3415">3415</th><td>    <b>return</b> _registers.__regs[regNum];</td></tr>
<tr><th id="3416">3416</th><td>  }</td></tr>
<tr><th id="3417">3417</th><td></td></tr>
<tr><th id="3418">3418</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3419">3419</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3420">3420</th><td>    <b>return</b> _registers.__regs[UNW_SPARC_O7];</td></tr>
<tr><th id="3421">3421</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3422">3422</th><td>    <b>return</b> _registers.__regs[UNW_SPARC_O6];</td></tr>
<tr><th id="3423">3423</th><td>  }</td></tr>
<tr><th id="3424">3424</th><td>  _LIBUNWIND_ABORT(<q>"unsupported sparc register"</q>);</td></tr>
<tr><th id="3425">3425</th><td>}</td></tr>
<tr><th id="3426">3426</th><td></td></tr>
<tr><th id="3427">3427</th><td><b>inline</b> <em>void</em> Registers_sparc::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="3428">3428</th><td>  <b>if</b> ((UNW_SPARC_G0 &lt;= regNum) &amp;&amp; (regNum &lt;= UNW_SPARC_I7)) {</td></tr>
<tr><th id="3429">3429</th><td>    _registers.__regs[regNum] = value;</td></tr>
<tr><th id="3430">3430</th><td>    <b>return</b>;</td></tr>
<tr><th id="3431">3431</th><td>  }</td></tr>
<tr><th id="3432">3432</th><td></td></tr>
<tr><th id="3433">3433</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3434">3434</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3435">3435</th><td>    _registers.__regs[UNW_SPARC_O7] = value;</td></tr>
<tr><th id="3436">3436</th><td>    <b>return</b>;</td></tr>
<tr><th id="3437">3437</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3438">3438</th><td>    _registers.__regs[UNW_SPARC_O6] = value;</td></tr>
<tr><th id="3439">3439</th><td>    <b>return</b>;</td></tr>
<tr><th id="3440">3440</th><td>  }</td></tr>
<tr><th id="3441">3441</th><td>  _LIBUNWIND_ABORT(<q>"unsupported sparc register"</q>);</td></tr>
<tr><th id="3442">3442</th><td>}</td></tr>
<tr><th id="3443">3443</th><td></td></tr>
<tr><th id="3444">3444</th><td><b>inline</b> <em>bool</em> Registers_sparc::validFloatRegister(<em>int</em>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="3445">3445</th><td></td></tr>
<tr><th id="3446">3446</th><td><b>inline</b> <em>double</em> Registers_sparc::getFloatRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="3447">3447</th><td>  _LIBUNWIND_ABORT(<q>"no Sparc float registers"</q>);</td></tr>
<tr><th id="3448">3448</th><td>}</td></tr>
<tr><th id="3449">3449</th><td></td></tr>
<tr><th id="3450">3450</th><td><b>inline</b> <em>void</em> Registers_sparc::setFloatRegister(<em>int</em>, <em>double</em>) {</td></tr>
<tr><th id="3451">3451</th><td>  _LIBUNWIND_ABORT(<q>"no Sparc float registers"</q>);</td></tr>
<tr><th id="3452">3452</th><td>}</td></tr>
<tr><th id="3453">3453</th><td></td></tr>
<tr><th id="3454">3454</th><td><b>inline</b> <em>bool</em> Registers_sparc::validVectorRegister(<em>int</em>) <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="3455">3455</th><td></td></tr>
<tr><th id="3456">3456</th><td><b>inline</b> v128 Registers_sparc::getVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="3457">3457</th><td>  _LIBUNWIND_ABORT(<q>"no Sparc vector registers"</q>);</td></tr>
<tr><th id="3458">3458</th><td>}</td></tr>
<tr><th id="3459">3459</th><td></td></tr>
<tr><th id="3460">3460</th><td><b>inline</b> <em>void</em> Registers_sparc::setVectorRegister(<em>int</em>, v128) {</td></tr>
<tr><th id="3461">3461</th><td>  _LIBUNWIND_ABORT(<q>"no Sparc vector registers"</q>);</td></tr>
<tr><th id="3462">3462</th><td>}</td></tr>
<tr><th id="3463">3463</th><td></td></tr>
<tr><th id="3464">3464</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_sparc::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="3465">3465</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3466">3466</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3467">3467</th><td>    <b>return</b> <q>"pc"</q>;</td></tr>
<tr><th id="3468">3468</th><td>  <b>case</b> UNW_SPARC_G0:</td></tr>
<tr><th id="3469">3469</th><td>    <b>return</b> <q>"g0"</q>;</td></tr>
<tr><th id="3470">3470</th><td>  <b>case</b> UNW_SPARC_G1:</td></tr>
<tr><th id="3471">3471</th><td>    <b>return</b> <q>"g1"</q>;</td></tr>
<tr><th id="3472">3472</th><td>  <b>case</b> UNW_SPARC_G2:</td></tr>
<tr><th id="3473">3473</th><td>    <b>return</b> <q>"g2"</q>;</td></tr>
<tr><th id="3474">3474</th><td>  <b>case</b> UNW_SPARC_G3:</td></tr>
<tr><th id="3475">3475</th><td>    <b>return</b> <q>"g3"</q>;</td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> UNW_SPARC_G4:</td></tr>
<tr><th id="3477">3477</th><td>    <b>return</b> <q>"g4"</q>;</td></tr>
<tr><th id="3478">3478</th><td>  <b>case</b> UNW_SPARC_G5:</td></tr>
<tr><th id="3479">3479</th><td>    <b>return</b> <q>"g5"</q>;</td></tr>
<tr><th id="3480">3480</th><td>  <b>case</b> UNW_SPARC_G6:</td></tr>
<tr><th id="3481">3481</th><td>    <b>return</b> <q>"g6"</q>;</td></tr>
<tr><th id="3482">3482</th><td>  <b>case</b> UNW_SPARC_G7:</td></tr>
<tr><th id="3483">3483</th><td>    <b>return</b> <q>"g7"</q>;</td></tr>
<tr><th id="3484">3484</th><td>  <b>case</b> UNW_SPARC_O0:</td></tr>
<tr><th id="3485">3485</th><td>    <b>return</b> <q>"o0"</q>;</td></tr>
<tr><th id="3486">3486</th><td>  <b>case</b> UNW_SPARC_O1:</td></tr>
<tr><th id="3487">3487</th><td>    <b>return</b> <q>"o1"</q>;</td></tr>
<tr><th id="3488">3488</th><td>  <b>case</b> UNW_SPARC_O2:</td></tr>
<tr><th id="3489">3489</th><td>    <b>return</b> <q>"o2"</q>;</td></tr>
<tr><th id="3490">3490</th><td>  <b>case</b> UNW_SPARC_O3:</td></tr>
<tr><th id="3491">3491</th><td>    <b>return</b> <q>"o3"</q>;</td></tr>
<tr><th id="3492">3492</th><td>  <b>case</b> UNW_SPARC_O4:</td></tr>
<tr><th id="3493">3493</th><td>    <b>return</b> <q>"o4"</q>;</td></tr>
<tr><th id="3494">3494</th><td>  <b>case</b> UNW_SPARC_O5:</td></tr>
<tr><th id="3495">3495</th><td>    <b>return</b> <q>"o5"</q>;</td></tr>
<tr><th id="3496">3496</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3497">3497</th><td>  <b>case</b> UNW_SPARC_O6:</td></tr>
<tr><th id="3498">3498</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="3499">3499</th><td>  <b>case</b> UNW_SPARC_O7:</td></tr>
<tr><th id="3500">3500</th><td>    <b>return</b> <q>"o7"</q>;</td></tr>
<tr><th id="3501">3501</th><td>  <b>case</b> UNW_SPARC_L0:</td></tr>
<tr><th id="3502">3502</th><td>    <b>return</b> <q>"l0"</q>;</td></tr>
<tr><th id="3503">3503</th><td>  <b>case</b> UNW_SPARC_L1:</td></tr>
<tr><th id="3504">3504</th><td>    <b>return</b> <q>"l1"</q>;</td></tr>
<tr><th id="3505">3505</th><td>  <b>case</b> UNW_SPARC_L2:</td></tr>
<tr><th id="3506">3506</th><td>    <b>return</b> <q>"l2"</q>;</td></tr>
<tr><th id="3507">3507</th><td>  <b>case</b> UNW_SPARC_L3:</td></tr>
<tr><th id="3508">3508</th><td>    <b>return</b> <q>"l3"</q>;</td></tr>
<tr><th id="3509">3509</th><td>  <b>case</b> UNW_SPARC_L4:</td></tr>
<tr><th id="3510">3510</th><td>    <b>return</b> <q>"l4"</q>;</td></tr>
<tr><th id="3511">3511</th><td>  <b>case</b> UNW_SPARC_L5:</td></tr>
<tr><th id="3512">3512</th><td>    <b>return</b> <q>"l5"</q>;</td></tr>
<tr><th id="3513">3513</th><td>  <b>case</b> UNW_SPARC_L6:</td></tr>
<tr><th id="3514">3514</th><td>    <b>return</b> <q>"l6"</q>;</td></tr>
<tr><th id="3515">3515</th><td>  <b>case</b> UNW_SPARC_L7:</td></tr>
<tr><th id="3516">3516</th><td>    <b>return</b> <q>"l7"</q>;</td></tr>
<tr><th id="3517">3517</th><td>  <b>case</b> UNW_SPARC_I0:</td></tr>
<tr><th id="3518">3518</th><td>    <b>return</b> <q>"i0"</q>;</td></tr>
<tr><th id="3519">3519</th><td>  <b>case</b> UNW_SPARC_I1:</td></tr>
<tr><th id="3520">3520</th><td>    <b>return</b> <q>"i1"</q>;</td></tr>
<tr><th id="3521">3521</th><td>  <b>case</b> UNW_SPARC_I2:</td></tr>
<tr><th id="3522">3522</th><td>    <b>return</b> <q>"i2"</q>;</td></tr>
<tr><th id="3523">3523</th><td>  <b>case</b> UNW_SPARC_I3:</td></tr>
<tr><th id="3524">3524</th><td>    <b>return</b> <q>"i3"</q>;</td></tr>
<tr><th id="3525">3525</th><td>  <b>case</b> UNW_SPARC_I4:</td></tr>
<tr><th id="3526">3526</th><td>    <b>return</b> <q>"i4"</q>;</td></tr>
<tr><th id="3527">3527</th><td>  <b>case</b> UNW_SPARC_I5:</td></tr>
<tr><th id="3528">3528</th><td>    <b>return</b> <q>"i5"</q>;</td></tr>
<tr><th id="3529">3529</th><td>  <b>case</b> UNW_SPARC_I6:</td></tr>
<tr><th id="3530">3530</th><td>    <b>return</b> <q>"fp"</q>;</td></tr>
<tr><th id="3531">3531</th><td>  <b>case</b> UNW_SPARC_I7:</td></tr>
<tr><th id="3532">3532</th><td>    <b>return</b> <q>"i7"</q>;</td></tr>
<tr><th id="3533">3533</th><td>  <b>default</b>:</td></tr>
<tr><th id="3534">3534</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="3535">3535</th><td>  }</td></tr>
<tr><th id="3536">3536</th><td>}</td></tr>
<tr><th id="3537">3537</th><td><u>#<span data-ppcond="3355">endif</span> // _LIBUNWIND_TARGET_SPARC</u></td></tr>
<tr><th id="3538">3538</th><td></td></tr>
<tr><th id="3539">3539</th><td><u>#<span data-ppcond="3539">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_HEXAGON">_LIBUNWIND_TARGET_HEXAGON</span>)</u></td></tr>
<tr><th id="3540">3540</th><td><i class="doc">/// Registers_hexagon holds the register state of a thread in a Hexagon QDSP6</i></td></tr>
<tr><th id="3541">3541</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="3542">3542</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_hexagon {</td></tr>
<tr><th id="3543">3543</th><td><b>public</b>:</td></tr>
<tr><th id="3544">3544</th><td>  Registers_hexagon();</td></tr>
<tr><th id="3545">3545</th><td>  Registers_hexagon(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="3546">3546</th><td></td></tr>
<tr><th id="3547">3547</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3548">3548</th><td>  uint32_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3549">3549</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint32_t value);</td></tr>
<tr><th id="3550">3550</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3551">3551</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3552">3552</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="3553">3553</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3554">3554</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3555">3555</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="3556">3556</th><td>  <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="3557">3557</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="3558">3558</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_HEXAGON; }</td></tr>
<tr><th id="3559">3559</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_HEXAGON; }</td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td>  uint32_t  getSP() <em>const</em>         { <b>return</b> _registers.__r[UNW_HEXAGON_R29]; }</td></tr>
<tr><th id="3562">3562</th><td>  <em>void</em>      setSP(uint32_t value) { _registers.__r[UNW_HEXAGON_R29] = value; }</td></tr>
<tr><th id="3563">3563</th><td>  uint32_t  getIP() <em>const</em>         { <b>return</b> _registers.__r[UNW_HEXAGON_PC]; }</td></tr>
<tr><th id="3564">3564</th><td>  <em>void</em>      setIP(uint32_t value) { _registers.__r[UNW_HEXAGON_PC] = value; }</td></tr>
<tr><th id="3565">3565</th><td></td></tr>
<tr><th id="3566">3566</th><td><b>private</b>:</td></tr>
<tr><th id="3567">3567</th><td>  <b>struct</b> hexagon_thread_state_t {</td></tr>
<tr><th id="3568">3568</th><td>    <em>unsigned</em> <em>int</em> __r[<var>35</var>];</td></tr>
<tr><th id="3569">3569</th><td>  };</td></tr>
<tr><th id="3570">3570</th><td></td></tr>
<tr><th id="3571">3571</th><td>  hexagon_thread_state_t _registers;</td></tr>
<tr><th id="3572">3572</th><td>};</td></tr>
<tr><th id="3573">3573</th><td></td></tr>
<tr><th id="3574">3574</th><td><b>inline</b> Registers_hexagon::Registers_hexagon(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="3575">3575</th><td>  <b>static_assert</b>((check_fit&lt;Registers_hexagon, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="3576">3576</th><td>                <q>"hexagon registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="3577">3577</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="3578">3578</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3579">3579</th><td>}</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td><b>inline</b> Registers_hexagon::Registers_hexagon() {</td></tr>
<tr><th id="3582">3582</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3583">3583</th><td>}</td></tr>
<tr><th id="3584">3584</th><td></td></tr>
<tr><th id="3585">3585</th><td><b>inline</b> <em>bool</em> Registers_hexagon::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3586">3586</th><td>  <b>if</b> (regNum &lt;= UNW_HEXAGON_R31)</td></tr>
<tr><th id="3587">3587</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3588">3588</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3589">3589</th><td>}</td></tr>
<tr><th id="3590">3590</th><td></td></tr>
<tr><th id="3591">3591</th><td><b>inline</b> uint32_t Registers_hexagon::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3592">3592</th><td>  <b>if</b> (regNum &gt;= UNW_HEXAGON_R0 &amp;&amp; regNum &lt;= UNW_HEXAGON_R31)</td></tr>
<tr><th id="3593">3593</th><td>    <b>return</b> _registers.__r[regNum - UNW_HEXAGON_R0];</td></tr>
<tr><th id="3594">3594</th><td></td></tr>
<tr><th id="3595">3595</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3596">3596</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3597">3597</th><td>    <b>return</b> _registers.__r[UNW_HEXAGON_PC];</td></tr>
<tr><th id="3598">3598</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3599">3599</th><td>    <b>return</b> _registers.__r[UNW_HEXAGON_R29];</td></tr>
<tr><th id="3600">3600</th><td>  }</td></tr>
<tr><th id="3601">3601</th><td>  _LIBUNWIND_ABORT(<q>"unsupported hexagon register"</q>);</td></tr>
<tr><th id="3602">3602</th><td>}</td></tr>
<tr><th id="3603">3603</th><td></td></tr>
<tr><th id="3604">3604</th><td><b>inline</b> <em>void</em> Registers_hexagon::setRegister(<em>int</em> regNum, uint32_t value) {</td></tr>
<tr><th id="3605">3605</th><td>  <b>if</b> (regNum &gt;= UNW_HEXAGON_R0 &amp;&amp; regNum &lt;= UNW_HEXAGON_R31) {</td></tr>
<tr><th id="3606">3606</th><td>    _registers.__r[regNum - UNW_HEXAGON_R0] = value;</td></tr>
<tr><th id="3607">3607</th><td>    <b>return</b>;</td></tr>
<tr><th id="3608">3608</th><td>  }</td></tr>
<tr><th id="3609">3609</th><td></td></tr>
<tr><th id="3610">3610</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3611">3611</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3612">3612</th><td>    _registers.__r[UNW_HEXAGON_PC] = value;</td></tr>
<tr><th id="3613">3613</th><td>    <b>return</b>;</td></tr>
<tr><th id="3614">3614</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3615">3615</th><td>    _registers.__r[UNW_HEXAGON_R29] = value;</td></tr>
<tr><th id="3616">3616</th><td>    <b>return</b>;</td></tr>
<tr><th id="3617">3617</th><td>  }</td></tr>
<tr><th id="3618">3618</th><td>  _LIBUNWIND_ABORT(<q>"unsupported hexagon register"</q>);</td></tr>
<tr><th id="3619">3619</th><td>}</td></tr>
<tr><th id="3620">3620</th><td></td></tr>
<tr><th id="3621">3621</th><td><b>inline</b> <em>bool</em> Registers_hexagon::validFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3622">3622</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3623">3623</th><td>}</td></tr>
<tr><th id="3624">3624</th><td></td></tr>
<tr><th id="3625">3625</th><td><b>inline</b> <em>double</em> Registers_hexagon::getFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3626">3626</th><td>  _LIBUNWIND_ABORT(<q>"hexagon float support not implemented"</q>);</td></tr>
<tr><th id="3627">3627</th><td>}</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td><b>inline</b> <em>void</em> Registers_hexagon::setFloatRegister(<em>int</em> <i>/* regNum */</i>,</td></tr>
<tr><th id="3630">3630</th><td>                                             <em>double</em> <i>/* value */</i>) {</td></tr>
<tr><th id="3631">3631</th><td>  _LIBUNWIND_ABORT(<q>"hexagon float support not implemented"</q>);</td></tr>
<tr><th id="3632">3632</th><td>}</td></tr>
<tr><th id="3633">3633</th><td></td></tr>
<tr><th id="3634">3634</th><td><b>inline</b> <em>bool</em> Registers_hexagon::validVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3635">3635</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3636">3636</th><td>}</td></tr>
<tr><th id="3637">3637</th><td></td></tr>
<tr><th id="3638">3638</th><td><b>inline</b> v128 Registers_hexagon::getVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="3639">3639</th><td>  _LIBUNWIND_ABORT(<q>"hexagon vector support not implemented"</q>);</td></tr>
<tr><th id="3640">3640</th><td>}</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td><b>inline</b> <em>void</em> Registers_hexagon::setVectorRegister(<em>int</em> <i>/* regNum */</i>, v128 <i>/* value */</i>) {</td></tr>
<tr><th id="3643">3643</th><td>  _LIBUNWIND_ABORT(<q>"hexagon vector support not implemented"</q>);</td></tr>
<tr><th id="3644">3644</th><td>}</td></tr>
<tr><th id="3645">3645</th><td></td></tr>
<tr><th id="3646">3646</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_hexagon::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="3647">3647</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3648">3648</th><td>  <b>case</b> UNW_HEXAGON_R0:</td></tr>
<tr><th id="3649">3649</th><td>    <b>return</b> <q>"r0"</q>;</td></tr>
<tr><th id="3650">3650</th><td>  <b>case</b> UNW_HEXAGON_R1:</td></tr>
<tr><th id="3651">3651</th><td>    <b>return</b> <q>"r1"</q>;</td></tr>
<tr><th id="3652">3652</th><td>  <b>case</b> UNW_HEXAGON_R2:</td></tr>
<tr><th id="3653">3653</th><td>    <b>return</b> <q>"r2"</q>;</td></tr>
<tr><th id="3654">3654</th><td>  <b>case</b> UNW_HEXAGON_R3:</td></tr>
<tr><th id="3655">3655</th><td>    <b>return</b> <q>"r3"</q>;</td></tr>
<tr><th id="3656">3656</th><td>  <b>case</b> UNW_HEXAGON_R4:</td></tr>
<tr><th id="3657">3657</th><td>    <b>return</b> <q>"r4"</q>;</td></tr>
<tr><th id="3658">3658</th><td>  <b>case</b> UNW_HEXAGON_R5:</td></tr>
<tr><th id="3659">3659</th><td>    <b>return</b> <q>"r5"</q>;</td></tr>
<tr><th id="3660">3660</th><td>  <b>case</b> UNW_HEXAGON_R6:</td></tr>
<tr><th id="3661">3661</th><td>    <b>return</b> <q>"r6"</q>;</td></tr>
<tr><th id="3662">3662</th><td>  <b>case</b> UNW_HEXAGON_R7:</td></tr>
<tr><th id="3663">3663</th><td>    <b>return</b> <q>"r7"</q>;</td></tr>
<tr><th id="3664">3664</th><td>  <b>case</b> UNW_HEXAGON_R8:</td></tr>
<tr><th id="3665">3665</th><td>    <b>return</b> <q>"r8"</q>;</td></tr>
<tr><th id="3666">3666</th><td>  <b>case</b> UNW_HEXAGON_R9:</td></tr>
<tr><th id="3667">3667</th><td>    <b>return</b> <q>"r9"</q>;</td></tr>
<tr><th id="3668">3668</th><td>  <b>case</b> UNW_HEXAGON_R10:</td></tr>
<tr><th id="3669">3669</th><td>    <b>return</b> <q>"r10"</q>;</td></tr>
<tr><th id="3670">3670</th><td>  <b>case</b> UNW_HEXAGON_R11:</td></tr>
<tr><th id="3671">3671</th><td>    <b>return</b> <q>"r11"</q>;</td></tr>
<tr><th id="3672">3672</th><td>  <b>case</b> UNW_HEXAGON_R12:</td></tr>
<tr><th id="3673">3673</th><td>    <b>return</b> <q>"r12"</q>;</td></tr>
<tr><th id="3674">3674</th><td>  <b>case</b> UNW_HEXAGON_R13:</td></tr>
<tr><th id="3675">3675</th><td>    <b>return</b> <q>"r13"</q>;</td></tr>
<tr><th id="3676">3676</th><td>  <b>case</b> UNW_HEXAGON_R14:</td></tr>
<tr><th id="3677">3677</th><td>    <b>return</b> <q>"r14"</q>;</td></tr>
<tr><th id="3678">3678</th><td>  <b>case</b> UNW_HEXAGON_R15:</td></tr>
<tr><th id="3679">3679</th><td>    <b>return</b> <q>"r15"</q>;</td></tr>
<tr><th id="3680">3680</th><td>  <b>case</b> UNW_HEXAGON_R16:</td></tr>
<tr><th id="3681">3681</th><td>    <b>return</b> <q>"r16"</q>;</td></tr>
<tr><th id="3682">3682</th><td>  <b>case</b> UNW_HEXAGON_R17:</td></tr>
<tr><th id="3683">3683</th><td>    <b>return</b> <q>"r17"</q>;</td></tr>
<tr><th id="3684">3684</th><td>  <b>case</b> UNW_HEXAGON_R18:</td></tr>
<tr><th id="3685">3685</th><td>    <b>return</b> <q>"r18"</q>;</td></tr>
<tr><th id="3686">3686</th><td>  <b>case</b> UNW_HEXAGON_R19:</td></tr>
<tr><th id="3687">3687</th><td>    <b>return</b> <q>"r19"</q>;</td></tr>
<tr><th id="3688">3688</th><td>  <b>case</b> UNW_HEXAGON_R20:</td></tr>
<tr><th id="3689">3689</th><td>    <b>return</b> <q>"r20"</q>;</td></tr>
<tr><th id="3690">3690</th><td>  <b>case</b> UNW_HEXAGON_R21:</td></tr>
<tr><th id="3691">3691</th><td>    <b>return</b> <q>"r21"</q>;</td></tr>
<tr><th id="3692">3692</th><td>  <b>case</b> UNW_HEXAGON_R22:</td></tr>
<tr><th id="3693">3693</th><td>    <b>return</b> <q>"r22"</q>;</td></tr>
<tr><th id="3694">3694</th><td>  <b>case</b> UNW_HEXAGON_R23:</td></tr>
<tr><th id="3695">3695</th><td>    <b>return</b> <q>"r23"</q>;</td></tr>
<tr><th id="3696">3696</th><td>  <b>case</b> UNW_HEXAGON_R24:</td></tr>
<tr><th id="3697">3697</th><td>    <b>return</b> <q>"r24"</q>;</td></tr>
<tr><th id="3698">3698</th><td>  <b>case</b> UNW_HEXAGON_R25:</td></tr>
<tr><th id="3699">3699</th><td>    <b>return</b> <q>"r25"</q>;</td></tr>
<tr><th id="3700">3700</th><td>  <b>case</b> UNW_HEXAGON_R26:</td></tr>
<tr><th id="3701">3701</th><td>    <b>return</b> <q>"r26"</q>;</td></tr>
<tr><th id="3702">3702</th><td>  <b>case</b> UNW_HEXAGON_R27:</td></tr>
<tr><th id="3703">3703</th><td>    <b>return</b> <q>"r27"</q>;</td></tr>
<tr><th id="3704">3704</th><td>  <b>case</b> UNW_HEXAGON_R28:</td></tr>
<tr><th id="3705">3705</th><td>    <b>return</b> <q>"r28"</q>;</td></tr>
<tr><th id="3706">3706</th><td>  <b>case</b> UNW_HEXAGON_R29:</td></tr>
<tr><th id="3707">3707</th><td>    <b>return</b> <q>"r29"</q>;</td></tr>
<tr><th id="3708">3708</th><td>  <b>case</b> UNW_HEXAGON_R30:</td></tr>
<tr><th id="3709">3709</th><td>    <b>return</b> <q>"r30"</q>;</td></tr>
<tr><th id="3710">3710</th><td>  <b>case</b> UNW_HEXAGON_R31:</td></tr>
<tr><th id="3711">3711</th><td>    <b>return</b> <q>"r31"</q>;</td></tr>
<tr><th id="3712">3712</th><td>  <b>default</b>:</td></tr>
<tr><th id="3713">3713</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="3714">3714</th><td>  }</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>}</td></tr>
<tr><th id="3717">3717</th><td><u>#<span data-ppcond="3539">endif</span> // _LIBUNWIND_TARGET_HEXAGON</u></td></tr>
<tr><th id="3718">3718</th><td></td></tr>
<tr><th id="3719">3719</th><td></td></tr>
<tr><th id="3720">3720</th><td><u>#<span data-ppcond="3720">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_RISCV">_LIBUNWIND_TARGET_RISCV</span>)</u></td></tr>
<tr><th id="3721">3721</th><td><i class="doc">/// Registers_riscv holds the register state of a thread in a 64-bit RISC-V</i></td></tr>
<tr><th id="3722">3722</th><td><i class="doc">/// process.</i></td></tr>
<tr><th id="3723">3723</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_riscv {</td></tr>
<tr><th id="3724">3724</th><td><b>public</b>:</td></tr>
<tr><th id="3725">3725</th><td>  Registers_riscv();</td></tr>
<tr><th id="3726">3726</th><td>  Registers_riscv(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="3727">3727</th><td></td></tr>
<tr><th id="3728">3728</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3729">3729</th><td>  uint64_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3730">3730</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint64_t value);</td></tr>
<tr><th id="3731">3731</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3732">3732</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3733">3733</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="3734">3734</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3735">3735</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3736">3736</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="3737">3737</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="3738">3738</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="3739">3739</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_RISCV; }</td></tr>
<tr><th id="3740">3740</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_RISCV; }</td></tr>
<tr><th id="3741">3741</th><td></td></tr>
<tr><th id="3742">3742</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers[<var>2</var>]; }</td></tr>
<tr><th id="3743">3743</th><td>  <em>void</em>      setSP(uint64_t value) { _registers[<var>2</var>] = value; }</td></tr>
<tr><th id="3744">3744</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers[<var>0</var>]; }</td></tr>
<tr><th id="3745">3745</th><td>  <em>void</em>      setIP(uint64_t value) { _registers[<var>0</var>] = value; }</td></tr>
<tr><th id="3746">3746</th><td></td></tr>
<tr><th id="3747">3747</th><td><b>private</b>:</td></tr>
<tr><th id="3748">3748</th><td>  <i>// _registers[0] holds the pc</i></td></tr>
<tr><th id="3749">3749</th><td>  uint64_t _registers[<var>32</var>];</td></tr>
<tr><th id="3750">3750</th><td>  <em>double</em>   _floats[<var>32</var>];</td></tr>
<tr><th id="3751">3751</th><td>};</td></tr>
<tr><th id="3752">3752</th><td></td></tr>
<tr><th id="3753">3753</th><td><b>inline</b> Registers_riscv::Registers_riscv(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="3754">3754</th><td>  <b>static_assert</b>((check_fit&lt;Registers_riscv, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="3755">3755</th><td>                <q>"riscv registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="3756">3756</th><td>  memcpy(&amp;_registers, registers, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3757">3757</th><td>  <b>static_assert</b>(<b>sizeof</b>(_registers) == <var>0x100</var>,</td></tr>
<tr><th id="3758">3758</th><td>                <q>"expected float registers to be at offset 256"</q>);</td></tr>
<tr><th id="3759">3759</th><td>  memcpy(_floats,</td></tr>
<tr><th id="3760">3760</th><td>         <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers) + <b>sizeof</b>(_registers),</td></tr>
<tr><th id="3761">3761</th><td>         <b>sizeof</b>(_floats));</td></tr>
<tr><th id="3762">3762</th><td>}</td></tr>
<tr><th id="3763">3763</th><td></td></tr>
<tr><th id="3764">3764</th><td><b>inline</b> Registers_riscv::Registers_riscv() {</td></tr>
<tr><th id="3765">3765</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="3766">3766</th><td>  memset(&amp;_floats, <var>0</var>, <b>sizeof</b>(_floats));</td></tr>
<tr><th id="3767">3767</th><td>}</td></tr>
<tr><th id="3768">3768</th><td></td></tr>
<tr><th id="3769">3769</th><td><b>inline</b> <em>bool</em> Registers_riscv::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3770">3770</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="3771">3771</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3772">3772</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="3773">3773</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3774">3774</th><td>  <b>if</b> (regNum &lt; <var>0</var>)</td></tr>
<tr><th id="3775">3775</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3776">3776</th><td>  <b>if</b> (regNum &gt; UNW_RISCV_F31)</td></tr>
<tr><th id="3777">3777</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3778">3778</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3779">3779</th><td>}</td></tr>
<tr><th id="3780">3780</th><td></td></tr>
<tr><th id="3781">3781</th><td><b>inline</b> uint64_t Registers_riscv::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3782">3782</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="3783">3783</th><td>    <b>return</b> _registers[<var>0</var>];</td></tr>
<tr><th id="3784">3784</th><td>  <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="3785">3785</th><td>    <b>return</b> _registers[<var>2</var>];</td></tr>
<tr><th id="3786">3786</th><td>  <b>if</b> (regNum == UNW_RISCV_X0)</td></tr>
<tr><th id="3787">3787</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3788">3788</th><td>  <b>if</b> ((regNum &gt; <var>0</var>) &amp;&amp; (regNum &lt; <var>32</var>))</td></tr>
<tr><th id="3789">3789</th><td>    <b>return</b> _registers[regNum];</td></tr>
<tr><th id="3790">3790</th><td>  _LIBUNWIND_ABORT(<q>"unsupported riscv register"</q>);</td></tr>
<tr><th id="3791">3791</th><td>}</td></tr>
<tr><th id="3792">3792</th><td></td></tr>
<tr><th id="3793">3793</th><td><b>inline</b> <em>void</em> Registers_riscv::setRegister(<em>int</em> regNum, uint64_t value) {</td></tr>
<tr><th id="3794">3794</th><td>  <b>if</b> (regNum == UNW_REG_IP)</td></tr>
<tr><th id="3795">3795</th><td>    _registers[<var>0</var>] = value;</td></tr>
<tr><th id="3796">3796</th><td>  <b>else</b> <b>if</b> (regNum == UNW_REG_SP)</td></tr>
<tr><th id="3797">3797</th><td>    _registers[<var>2</var>] = value;</td></tr>
<tr><th id="3798">3798</th><td>  <b>else</b> <b>if</b> (regNum == UNW_RISCV_X0)</td></tr>
<tr><th id="3799">3799</th><td>    <i>/* x0 is hardwired to zero */</i></td></tr>
<tr><th id="3800">3800</th><td>    <b>return</b>;</td></tr>
<tr><th id="3801">3801</th><td>  <b>else</b> <b>if</b> ((regNum &gt; <var>0</var>) &amp;&amp; (regNum &lt; <var>32</var>))</td></tr>
<tr><th id="3802">3802</th><td>    _registers[regNum] = value;</td></tr>
<tr><th id="3803">3803</th><td>  <b>else</b></td></tr>
<tr><th id="3804">3804</th><td>    _LIBUNWIND_ABORT(<q>"unsupported riscv register"</q>);</td></tr>
<tr><th id="3805">3805</th><td>}</td></tr>
<tr><th id="3806">3806</th><td></td></tr>
<tr><th id="3807">3807</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_riscv::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="3808">3808</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="3809">3809</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="3810">3810</th><td>    <b>return</b> <q>"pc"</q>;</td></tr>
<tr><th id="3811">3811</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="3812">3812</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="3813">3813</th><td>  <b>case</b> UNW_RISCV_X0:</td></tr>
<tr><th id="3814">3814</th><td>    <b>return</b> <q>"zero"</q>;</td></tr>
<tr><th id="3815">3815</th><td>  <b>case</b> UNW_RISCV_X1:</td></tr>
<tr><th id="3816">3816</th><td>    <b>return</b> <q>"ra"</q>;</td></tr>
<tr><th id="3817">3817</th><td>  <b>case</b> UNW_RISCV_X2:</td></tr>
<tr><th id="3818">3818</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="3819">3819</th><td>  <b>case</b> UNW_RISCV_X3:</td></tr>
<tr><th id="3820">3820</th><td>    <b>return</b> <q>"gp"</q>;</td></tr>
<tr><th id="3821">3821</th><td>  <b>case</b> UNW_RISCV_X4:</td></tr>
<tr><th id="3822">3822</th><td>    <b>return</b> <q>"tp"</q>;</td></tr>
<tr><th id="3823">3823</th><td>  <b>case</b> UNW_RISCV_X5:</td></tr>
<tr><th id="3824">3824</th><td>    <b>return</b> <q>"t0"</q>;</td></tr>
<tr><th id="3825">3825</th><td>  <b>case</b> UNW_RISCV_X6:</td></tr>
<tr><th id="3826">3826</th><td>    <b>return</b> <q>"t1"</q>;</td></tr>
<tr><th id="3827">3827</th><td>  <b>case</b> UNW_RISCV_X7:</td></tr>
<tr><th id="3828">3828</th><td>    <b>return</b> <q>"t2"</q>;</td></tr>
<tr><th id="3829">3829</th><td>  <b>case</b> UNW_RISCV_X8:</td></tr>
<tr><th id="3830">3830</th><td>    <b>return</b> <q>"s0"</q>;</td></tr>
<tr><th id="3831">3831</th><td>  <b>case</b> UNW_RISCV_X9:</td></tr>
<tr><th id="3832">3832</th><td>    <b>return</b> <q>"s1"</q>;</td></tr>
<tr><th id="3833">3833</th><td>  <b>case</b> UNW_RISCV_X10:</td></tr>
<tr><th id="3834">3834</th><td>    <b>return</b> <q>"a0"</q>;</td></tr>
<tr><th id="3835">3835</th><td>  <b>case</b> UNW_RISCV_X11:</td></tr>
<tr><th id="3836">3836</th><td>    <b>return</b> <q>"a1"</q>;</td></tr>
<tr><th id="3837">3837</th><td>  <b>case</b> UNW_RISCV_X12:</td></tr>
<tr><th id="3838">3838</th><td>    <b>return</b> <q>"a2"</q>;</td></tr>
<tr><th id="3839">3839</th><td>  <b>case</b> UNW_RISCV_X13:</td></tr>
<tr><th id="3840">3840</th><td>    <b>return</b> <q>"a3"</q>;</td></tr>
<tr><th id="3841">3841</th><td>  <b>case</b> UNW_RISCV_X14:</td></tr>
<tr><th id="3842">3842</th><td>    <b>return</b> <q>"a4"</q>;</td></tr>
<tr><th id="3843">3843</th><td>  <b>case</b> UNW_RISCV_X15:</td></tr>
<tr><th id="3844">3844</th><td>    <b>return</b> <q>"a5"</q>;</td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> UNW_RISCV_X16:</td></tr>
<tr><th id="3846">3846</th><td>    <b>return</b> <q>"a6"</q>;</td></tr>
<tr><th id="3847">3847</th><td>  <b>case</b> UNW_RISCV_X17:</td></tr>
<tr><th id="3848">3848</th><td>    <b>return</b> <q>"a7"</q>;</td></tr>
<tr><th id="3849">3849</th><td>  <b>case</b> UNW_RISCV_X18:</td></tr>
<tr><th id="3850">3850</th><td>    <b>return</b> <q>"s2"</q>;</td></tr>
<tr><th id="3851">3851</th><td>  <b>case</b> UNW_RISCV_X19:</td></tr>
<tr><th id="3852">3852</th><td>    <b>return</b> <q>"s3"</q>;</td></tr>
<tr><th id="3853">3853</th><td>  <b>case</b> UNW_RISCV_X20:</td></tr>
<tr><th id="3854">3854</th><td>    <b>return</b> <q>"s4"</q>;</td></tr>
<tr><th id="3855">3855</th><td>  <b>case</b> UNW_RISCV_X21:</td></tr>
<tr><th id="3856">3856</th><td>    <b>return</b> <q>"s5"</q>;</td></tr>
<tr><th id="3857">3857</th><td>  <b>case</b> UNW_RISCV_X22:</td></tr>
<tr><th id="3858">3858</th><td>    <b>return</b> <q>"s6"</q>;</td></tr>
<tr><th id="3859">3859</th><td>  <b>case</b> UNW_RISCV_X23:</td></tr>
<tr><th id="3860">3860</th><td>    <b>return</b> <q>"s7"</q>;</td></tr>
<tr><th id="3861">3861</th><td>  <b>case</b> UNW_RISCV_X24:</td></tr>
<tr><th id="3862">3862</th><td>    <b>return</b> <q>"s8"</q>;</td></tr>
<tr><th id="3863">3863</th><td>  <b>case</b> UNW_RISCV_X25:</td></tr>
<tr><th id="3864">3864</th><td>    <b>return</b> <q>"s9"</q>;</td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> UNW_RISCV_X26:</td></tr>
<tr><th id="3866">3866</th><td>    <b>return</b> <q>"s10"</q>;</td></tr>
<tr><th id="3867">3867</th><td>  <b>case</b> UNW_RISCV_X27:</td></tr>
<tr><th id="3868">3868</th><td>    <b>return</b> <q>"s11"</q>;</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> UNW_RISCV_X28:</td></tr>
<tr><th id="3870">3870</th><td>    <b>return</b> <q>"t3"</q>;</td></tr>
<tr><th id="3871">3871</th><td>  <b>case</b> UNW_RISCV_X29:</td></tr>
<tr><th id="3872">3872</th><td>    <b>return</b> <q>"t4"</q>;</td></tr>
<tr><th id="3873">3873</th><td>  <b>case</b> UNW_RISCV_X30:</td></tr>
<tr><th id="3874">3874</th><td>    <b>return</b> <q>"t5"</q>;</td></tr>
<tr><th id="3875">3875</th><td>  <b>case</b> UNW_RISCV_X31:</td></tr>
<tr><th id="3876">3876</th><td>    <b>return</b> <q>"t6"</q>;</td></tr>
<tr><th id="3877">3877</th><td>  <b>case</b> UNW_RISCV_F0:</td></tr>
<tr><th id="3878">3878</th><td>    <b>return</b> <q>"ft0"</q>;</td></tr>
<tr><th id="3879">3879</th><td>  <b>case</b> UNW_RISCV_F1:</td></tr>
<tr><th id="3880">3880</th><td>    <b>return</b> <q>"ft1"</q>;</td></tr>
<tr><th id="3881">3881</th><td>  <b>case</b> UNW_RISCV_F2:</td></tr>
<tr><th id="3882">3882</th><td>    <b>return</b> <q>"ft2"</q>;</td></tr>
<tr><th id="3883">3883</th><td>  <b>case</b> UNW_RISCV_F3:</td></tr>
<tr><th id="3884">3884</th><td>    <b>return</b> <q>"ft3"</q>;</td></tr>
<tr><th id="3885">3885</th><td>  <b>case</b> UNW_RISCV_F4:</td></tr>
<tr><th id="3886">3886</th><td>    <b>return</b> <q>"ft4"</q>;</td></tr>
<tr><th id="3887">3887</th><td>  <b>case</b> UNW_RISCV_F5:</td></tr>
<tr><th id="3888">3888</th><td>    <b>return</b> <q>"ft5"</q>;</td></tr>
<tr><th id="3889">3889</th><td>  <b>case</b> UNW_RISCV_F6:</td></tr>
<tr><th id="3890">3890</th><td>    <b>return</b> <q>"ft6"</q>;</td></tr>
<tr><th id="3891">3891</th><td>  <b>case</b> UNW_RISCV_F7:</td></tr>
<tr><th id="3892">3892</th><td>    <b>return</b> <q>"ft7"</q>;</td></tr>
<tr><th id="3893">3893</th><td>  <b>case</b> UNW_RISCV_F8:</td></tr>
<tr><th id="3894">3894</th><td>    <b>return</b> <q>"fs0"</q>;</td></tr>
<tr><th id="3895">3895</th><td>  <b>case</b> UNW_RISCV_F9:</td></tr>
<tr><th id="3896">3896</th><td>    <b>return</b> <q>"fs1"</q>;</td></tr>
<tr><th id="3897">3897</th><td>  <b>case</b> UNW_RISCV_F10:</td></tr>
<tr><th id="3898">3898</th><td>    <b>return</b> <q>"fa0"</q>;</td></tr>
<tr><th id="3899">3899</th><td>  <b>case</b> UNW_RISCV_F11:</td></tr>
<tr><th id="3900">3900</th><td>    <b>return</b> <q>"fa1"</q>;</td></tr>
<tr><th id="3901">3901</th><td>  <b>case</b> UNW_RISCV_F12:</td></tr>
<tr><th id="3902">3902</th><td>    <b>return</b> <q>"fa2"</q>;</td></tr>
<tr><th id="3903">3903</th><td>  <b>case</b> UNW_RISCV_F13:</td></tr>
<tr><th id="3904">3904</th><td>    <b>return</b> <q>"fa3"</q>;</td></tr>
<tr><th id="3905">3905</th><td>  <b>case</b> UNW_RISCV_F14:</td></tr>
<tr><th id="3906">3906</th><td>    <b>return</b> <q>"fa4"</q>;</td></tr>
<tr><th id="3907">3907</th><td>  <b>case</b> UNW_RISCV_F15:</td></tr>
<tr><th id="3908">3908</th><td>    <b>return</b> <q>"fa5"</q>;</td></tr>
<tr><th id="3909">3909</th><td>  <b>case</b> UNW_RISCV_F16:</td></tr>
<tr><th id="3910">3910</th><td>    <b>return</b> <q>"fa6"</q>;</td></tr>
<tr><th id="3911">3911</th><td>  <b>case</b> UNW_RISCV_F17:</td></tr>
<tr><th id="3912">3912</th><td>    <b>return</b> <q>"fa7"</q>;</td></tr>
<tr><th id="3913">3913</th><td>  <b>case</b> UNW_RISCV_F18:</td></tr>
<tr><th id="3914">3914</th><td>    <b>return</b> <q>"fs2"</q>;</td></tr>
<tr><th id="3915">3915</th><td>  <b>case</b> UNW_RISCV_F19:</td></tr>
<tr><th id="3916">3916</th><td>    <b>return</b> <q>"fs3"</q>;</td></tr>
<tr><th id="3917">3917</th><td>  <b>case</b> UNW_RISCV_F20:</td></tr>
<tr><th id="3918">3918</th><td>    <b>return</b> <q>"fs4"</q>;</td></tr>
<tr><th id="3919">3919</th><td>  <b>case</b> UNW_RISCV_F21:</td></tr>
<tr><th id="3920">3920</th><td>    <b>return</b> <q>"fs5"</q>;</td></tr>
<tr><th id="3921">3921</th><td>  <b>case</b> UNW_RISCV_F22:</td></tr>
<tr><th id="3922">3922</th><td>    <b>return</b> <q>"fs6"</q>;</td></tr>
<tr><th id="3923">3923</th><td>  <b>case</b> UNW_RISCV_F23:</td></tr>
<tr><th id="3924">3924</th><td>    <b>return</b> <q>"fs7"</q>;</td></tr>
<tr><th id="3925">3925</th><td>  <b>case</b> UNW_RISCV_F24:</td></tr>
<tr><th id="3926">3926</th><td>    <b>return</b> <q>"fs8"</q>;</td></tr>
<tr><th id="3927">3927</th><td>  <b>case</b> UNW_RISCV_F25:</td></tr>
<tr><th id="3928">3928</th><td>    <b>return</b> <q>"fs9"</q>;</td></tr>
<tr><th id="3929">3929</th><td>  <b>case</b> UNW_RISCV_F26:</td></tr>
<tr><th id="3930">3930</th><td>    <b>return</b> <q>"fs10"</q>;</td></tr>
<tr><th id="3931">3931</th><td>  <b>case</b> UNW_RISCV_F27:</td></tr>
<tr><th id="3932">3932</th><td>    <b>return</b> <q>"fs11"</q>;</td></tr>
<tr><th id="3933">3933</th><td>  <b>case</b> UNW_RISCV_F28:</td></tr>
<tr><th id="3934">3934</th><td>    <b>return</b> <q>"ft8"</q>;</td></tr>
<tr><th id="3935">3935</th><td>  <b>case</b> UNW_RISCV_F29:</td></tr>
<tr><th id="3936">3936</th><td>    <b>return</b> <q>"ft9"</q>;</td></tr>
<tr><th id="3937">3937</th><td>  <b>case</b> UNW_RISCV_F30:</td></tr>
<tr><th id="3938">3938</th><td>    <b>return</b> <q>"ft10"</q>;</td></tr>
<tr><th id="3939">3939</th><td>  <b>case</b> UNW_RISCV_F31:</td></tr>
<tr><th id="3940">3940</th><td>    <b>return</b> <q>"ft11"</q>;</td></tr>
<tr><th id="3941">3941</th><td>  <b>default</b>:</td></tr>
<tr><th id="3942">3942</th><td>    <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="3943">3943</th><td>  }</td></tr>
<tr><th id="3944">3944</th><td>}</td></tr>
<tr><th id="3945">3945</th><td></td></tr>
<tr><th id="3946">3946</th><td><b>inline</b> <em>bool</em> Registers_riscv::validFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3947">3947</th><td>  <b>if</b> (regNum &lt; UNW_RISCV_F0)</td></tr>
<tr><th id="3948">3948</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3949">3949</th><td>  <b>if</b> (regNum &gt; UNW_RISCV_F31)</td></tr>
<tr><th id="3950">3950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3951">3951</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3952">3952</th><td>}</td></tr>
<tr><th id="3953">3953</th><td></td></tr>
<tr><th id="3954">3954</th><td><b>inline</b> <em>double</em> Registers_riscv::getFloatRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="3955">3955</th><td><u>#if defined(__riscv_flen) &amp;&amp; __riscv_flen == 64</u></td></tr>
<tr><th id="3956">3956</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="3957">3957</th><td>  <b>return</b> _floats[regNum - UNW_RISCV_F0];</td></tr>
<tr><th id="3958">3958</th><td><u>#else</u></td></tr>
<tr><th id="3959">3959</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="3960">3960</th><td>  _LIBUNWIND_ABORT(<q>"libunwind not built with float support"</q>);</td></tr>
<tr><th id="3961">3961</th><td><u>#endif</u></td></tr>
<tr><th id="3962">3962</th><td>}</td></tr>
<tr><th id="3963">3963</th><td></td></tr>
<tr><th id="3964">3964</th><td><b>inline</b> <em>void</em> Registers_riscv::setFloatRegister(<em>int</em> regNum, <em>double</em> value) {</td></tr>
<tr><th id="3965">3965</th><td><u>#if defined(__riscv_flen) &amp;&amp; __riscv_flen == 64</u></td></tr>
<tr><th id="3966">3966</th><td>  assert(validFloatRegister(regNum));</td></tr>
<tr><th id="3967">3967</th><td>  _floats[regNum - UNW_RISCV_F0] = value;</td></tr>
<tr><th id="3968">3968</th><td><u>#else</u></td></tr>
<tr><th id="3969">3969</th><td>  (<em>void</em>)regNum;</td></tr>
<tr><th id="3970">3970</th><td>  (<em>void</em>)value;</td></tr>
<tr><th id="3971">3971</th><td>  _LIBUNWIND_ABORT(<q>"libunwind not built with float support"</q>);</td></tr>
<tr><th id="3972">3972</th><td><u>#endif</u></td></tr>
<tr><th id="3973">3973</th><td>}</td></tr>
<tr><th id="3974">3974</th><td></td></tr>
<tr><th id="3975">3975</th><td><b>inline</b> <em>bool</em> Registers_riscv::validVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="3976">3976</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3977">3977</th><td>}</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td><b>inline</b> v128 Registers_riscv::getVectorRegister(<em>int</em>) <em>const</em> {</td></tr>
<tr><th id="3980">3980</th><td>  _LIBUNWIND_ABORT(<q>"no riscv vector register support yet"</q>);</td></tr>
<tr><th id="3981">3981</th><td>}</td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td><b>inline</b> <em>void</em> Registers_riscv::setVectorRegister(<em>int</em>, v128) {</td></tr>
<tr><th id="3984">3984</th><td>  _LIBUNWIND_ABORT(<q>"no riscv vector register support yet"</q>);</td></tr>
<tr><th id="3985">3985</th><td>}</td></tr>
<tr><th id="3986">3986</th><td><u>#<span data-ppcond="3720">endif</span> // _LIBUNWIND_TARGET_RISCV</u></td></tr>
<tr><th id="3987">3987</th><td></td></tr>
<tr><th id="3988">3988</th><td><u>#<span data-ppcond="3988">if</span> defined(<span class="macro" data-ref="_M/_LIBUNWIND_TARGET_VE">_LIBUNWIND_TARGET_VE</span>)</u></td></tr>
<tr><th id="3989">3989</th><td><i class="doc">/// Registers_ve holds the register state of a thread in a VE process.</i></td></tr>
<tr><th id="3990">3990</th><td><b>class</b> _LIBUNWIND_HIDDEN Registers_ve {</td></tr>
<tr><th id="3991">3991</th><td><b>public</b>:</td></tr>
<tr><th id="3992">3992</th><td>  Registers_ve();</td></tr>
<tr><th id="3993">3993</th><td>  Registers_ve(<em>const</em> <em>void</em> *registers);</td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td>  <em>bool</em>        validRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3996">3996</th><td>  uint64_t    getRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3997">3997</th><td>  <em>void</em>        setRegister(<em>int</em> num, uint64_t value);</td></tr>
<tr><th id="3998">3998</th><td>  <em>bool</em>        validFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="3999">3999</th><td>  <em>double</em>      getFloatRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="4000">4000</th><td>  <em>void</em>        setFloatRegister(<em>int</em> num, <em>double</em> value);</td></tr>
<tr><th id="4001">4001</th><td>  <em>bool</em>        validVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="4002">4002</th><td>  v128        getVectorRegister(<em>int</em> num) <em>const</em>;</td></tr>
<tr><th id="4003">4003</th><td>  <em>void</em>        setVectorRegister(<em>int</em> num, v128 value);</td></tr>
<tr><th id="4004">4004</th><td>  <em>static</em> <em>const</em> <em>char</em> *getRegisterName(<em>int</em> num);</td></tr>
<tr><th id="4005">4005</th><td>  <em>void</em>        jumpto();</td></tr>
<tr><th id="4006">4006</th><td>  <em>static</em> <em>int</em>  lastDwarfRegNum() { <b>return</b> _LIBUNWIND_HIGHEST_DWARF_REGISTER_VE; }</td></tr>
<tr><th id="4007">4007</th><td>  <em>static</em> <em>int</em>  getArch() { <b>return</b> REGISTERS_VE; }</td></tr>
<tr><th id="4008">4008</th><td></td></tr>
<tr><th id="4009">4009</th><td>  uint64_t  getSP() <em>const</em>         { <b>return</b> _registers.__s[<var>11</var>]; }</td></tr>
<tr><th id="4010">4010</th><td>  <em>void</em>      setSP(uint64_t value) { _registers.__s[<var>11</var>] = value; }</td></tr>
<tr><th id="4011">4011</th><td>  uint64_t  getIP() <em>const</em>         { <b>return</b> _registers.__ic; }</td></tr>
<tr><th id="4012">4012</th><td>  <em>void</em>      setIP(uint64_t value) { _registers.__ic = value; }</td></tr>
<tr><th id="4013">4013</th><td></td></tr>
<tr><th id="4014">4014</th><td><b>private</b>:</td></tr>
<tr><th id="4015">4015</th><td>  <i>// FIXME: Need to store not only scalar registers but also vector and vector</i></td></tr>
<tr><th id="4016">4016</th><td><i>  // mask registers.  VEOS uses mcontext_t defined in ucontext.h.  It takes</i></td></tr>
<tr><th id="4017">4017</th><td><i>  // 524288 bytes (65536*8 bytes), though.  Currently, we use libunwind for</i></td></tr>
<tr><th id="4018">4018</th><td><i>  // SjLj exception support only, so Registers_ve is not implemented completely.</i></td></tr>
<tr><th id="4019">4019</th><td>  <b>struct</b> ve_thread_state_t {</td></tr>
<tr><th id="4020">4020</th><td>    uint64_t __s[<var>64</var>]; <i>// s0-s64</i></td></tr>
<tr><th id="4021">4021</th><td>    uint64_t __ic;    <i>// Instruction counter (IC)</i></td></tr>
<tr><th id="4022">4022</th><td>    uint64_t __vixr;  <i>// Vector Index Register</i></td></tr>
<tr><th id="4023">4023</th><td>    uint64_t __vl;    <i>// Vector Length Register</i></td></tr>
<tr><th id="4024">4024</th><td>  };</td></tr>
<tr><th id="4025">4025</th><td></td></tr>
<tr><th id="4026">4026</th><td>  ve_thread_state_t _registers; <i>// total 67 registers</i></td></tr>
<tr><th id="4027">4027</th><td></td></tr>
<tr><th id="4028">4028</th><td>  <i>// Currently no vector register is preserved.</i></td></tr>
<tr><th id="4029">4029</th><td>};</td></tr>
<tr><th id="4030">4030</th><td></td></tr>
<tr><th id="4031">4031</th><td><b>inline</b> Registers_ve::Registers_ve(<em>const</em> <em>void</em> *registers) {</td></tr>
<tr><th id="4032">4032</th><td>  <b>static_assert</b>((check_fit&lt;Registers_ve, unw_context_t&gt;::does_fit),</td></tr>
<tr><th id="4033">4033</th><td>                <q>"ve registers do not fit into unw_context_t"</q>);</td></tr>
<tr><th id="4034">4034</th><td>  memcpy(&amp;_registers, <b>static_cast</b>&lt;<em>const</em> uint8_t *&gt;(registers),</td></tr>
<tr><th id="4035">4035</th><td>         <b>sizeof</b>(_registers));</td></tr>
<tr><th id="4036">4036</th><td>  <b>static_assert</b>(<b>sizeof</b>(_registers) == <var>536</var>,</td></tr>
<tr><th id="4037">4037</th><td>                <q>"expected vector register offset to be 536"</q>);</td></tr>
<tr><th id="4038">4038</th><td>}</td></tr>
<tr><th id="4039">4039</th><td></td></tr>
<tr><th id="4040">4040</th><td><b>inline</b> Registers_ve::Registers_ve() {</td></tr>
<tr><th id="4041">4041</th><td>  memset(&amp;_registers, <var>0</var>, <b>sizeof</b>(_registers));</td></tr>
<tr><th id="4042">4042</th><td>}</td></tr>
<tr><th id="4043">4043</th><td></td></tr>
<tr><th id="4044">4044</th><td><b>inline</b> <em>bool</em> Registers_ve::validRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="4045">4045</th><td>  <b>if</b> (regNum &gt;= UNW_VE_S0 &amp;&amp; regNum &lt;= UNW_VE_S63)</td></tr>
<tr><th id="4046">4046</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4047">4047</th><td></td></tr>
<tr><th id="4048">4048</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="4050">4050</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="4051">4051</th><td>  <b>case</b> UNW_VE_VIXR:</td></tr>
<tr><th id="4052">4052</th><td>  <b>case</b> UNW_VE_VL:</td></tr>
<tr><th id="4053">4053</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4054">4054</th><td>  <b>default</b>:</td></tr>
<tr><th id="4055">4055</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4056">4056</th><td>  }</td></tr>
<tr><th id="4057">4057</th><td>}</td></tr>
<tr><th id="4058">4058</th><td></td></tr>
<tr><th id="4059">4059</th><td><b>inline</b> uint64_t Registers_ve::getRegister(<em>int</em> regNum) <em>const</em> {</td></tr>
<tr><th id="4060">4060</th><td>  <b>if</b> (regNum &gt;= UNW_VE_S0 &amp;&amp; regNum &lt;= UNW_VE_S63)</td></tr>
<tr><th id="4061">4061</th><td>    <b>return</b> _registers.__s[regNum - UNW_VE_S0];</td></tr>
<tr><th id="4062">4062</th><td></td></tr>
<tr><th id="4063">4063</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="4064">4064</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="4065">4065</th><td>    <b>return</b> _registers.__ic;</td></tr>
<tr><th id="4066">4066</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="4067">4067</th><td>    <b>return</b> _registers.__s[<var>11</var>];</td></tr>
<tr><th id="4068">4068</th><td>  <b>case</b> UNW_VE_VIXR:</td></tr>
<tr><th id="4069">4069</th><td>    <b>return</b> _registers.__vixr;</td></tr>
<tr><th id="4070">4070</th><td>  <b>case</b> UNW_VE_VL:</td></tr>
<tr><th id="4071">4071</th><td>    <b>return</b> _registers.__vl;</td></tr>
<tr><th id="4072">4072</th><td>  }</td></tr>
<tr><th id="4073">4073</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ve register"</q>);</td></tr>
<tr><th id="4074">4074</th><td>}</td></tr>
<tr><th id="4075">4075</th><td></td></tr>
<tr><th id="4076">4076</th><td><b>inline</b> <em>void</em> Registers_ve::setRegister(<em>int</em> regNum, uint64_t value) {</td></tr>
<tr><th id="4077">4077</th><td>  <b>if</b> (regNum &gt;= UNW_VE_S0 &amp;&amp; regNum &lt;= UNW_VE_S63) {</td></tr>
<tr><th id="4078">4078</th><td>    _registers.__s[regNum - UNW_VE_S0] = value;</td></tr>
<tr><th id="4079">4079</th><td>    <b>return</b>;</td></tr>
<tr><th id="4080">4080</th><td>  }</td></tr>
<tr><th id="4081">4081</th><td></td></tr>
<tr><th id="4082">4082</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="4083">4083</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="4084">4084</th><td>    _registers.__ic = value;</td></tr>
<tr><th id="4085">4085</th><td>    <b>return</b>;</td></tr>
<tr><th id="4086">4086</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="4087">4087</th><td>    _registers.__s[<var>11</var>] = value;</td></tr>
<tr><th id="4088">4088</th><td>    <b>return</b>;</td></tr>
<tr><th id="4089">4089</th><td>  <b>case</b> UNW_VE_VIXR:</td></tr>
<tr><th id="4090">4090</th><td>    _registers.__vixr = value;</td></tr>
<tr><th id="4091">4091</th><td>    <b>return</b>;</td></tr>
<tr><th id="4092">4092</th><td>  <b>case</b> UNW_VE_VL:</td></tr>
<tr><th id="4093">4093</th><td>    _registers.__vl = value;</td></tr>
<tr><th id="4094">4094</th><td>    <b>return</b>;</td></tr>
<tr><th id="4095">4095</th><td>  }</td></tr>
<tr><th id="4096">4096</th><td>  _LIBUNWIND_ABORT(<q>"unsupported ve register"</q>);</td></tr>
<tr><th id="4097">4097</th><td>}</td></tr>
<tr><th id="4098">4098</th><td></td></tr>
<tr><th id="4099">4099</th><td><b>inline</b> <em>bool</em> Registers_ve::validFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="4100">4100</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4101">4101</th><td>}</td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td><b>inline</b> <em>double</em> Registers_ve::getFloatRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="4104">4104</th><td>  _LIBUNWIND_ABORT(<q>"VE doesn't have float registers"</q>);</td></tr>
<tr><th id="4105">4105</th><td>}</td></tr>
<tr><th id="4106">4106</th><td></td></tr>
<tr><th id="4107">4107</th><td><b>inline</b> <em>void</em> Registers_ve::setFloatRegister(<em>int</em> <i>/* regNum */</i>,</td></tr>
<tr><th id="4108">4108</th><td>                                           <em>double</em> <i>/* value */</i>) {</td></tr>
<tr><th id="4109">4109</th><td>  _LIBUNWIND_ABORT(<q>"VE doesn't have float registers"</q>);</td></tr>
<tr><th id="4110">4110</th><td>}</td></tr>
<tr><th id="4111">4111</th><td></td></tr>
<tr><th id="4112">4112</th><td><b>inline</b> <em>bool</em> Registers_ve::validVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="4113">4113</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4114">4114</th><td>}</td></tr>
<tr><th id="4115">4115</th><td></td></tr>
<tr><th id="4116">4116</th><td><b>inline</b> v128 Registers_ve::getVectorRegister(<em>int</em> <i>/* regNum */</i>) <em>const</em> {</td></tr>
<tr><th id="4117">4117</th><td>  _LIBUNWIND_ABORT(<q>"VE vector support not implemented"</q>);</td></tr>
<tr><th id="4118">4118</th><td>}</td></tr>
<tr><th id="4119">4119</th><td></td></tr>
<tr><th id="4120">4120</th><td><b>inline</b> <em>void</em> Registers_ve::setVectorRegister(<em>int</em> <i>/* regNum */</i>,</td></tr>
<tr><th id="4121">4121</th><td>                                            v128 <i>/* value */</i>) {</td></tr>
<tr><th id="4122">4122</th><td>  _LIBUNWIND_ABORT(<q>"VE vector support not implemented"</q>);</td></tr>
<tr><th id="4123">4123</th><td>}</td></tr>
<tr><th id="4124">4124</th><td></td></tr>
<tr><th id="4125">4125</th><td><b>inline</b> <em>const</em> <em>char</em> *Registers_ve::getRegisterName(<em>int</em> regNum) {</td></tr>
<tr><th id="4126">4126</th><td>  <b>switch</b> (regNum) {</td></tr>
<tr><th id="4127">4127</th><td>  <b>case</b> UNW_REG_IP:</td></tr>
<tr><th id="4128">4128</th><td>    <b>return</b> <q>"ip"</q>;</td></tr>
<tr><th id="4129">4129</th><td>  <b>case</b> UNW_REG_SP:</td></tr>
<tr><th id="4130">4130</th><td>    <b>return</b> <q>"sp"</q>;</td></tr>
<tr><th id="4131">4131</th><td>  <b>case</b> UNW_VE_VIXR:</td></tr>
<tr><th id="4132">4132</th><td>    <b>return</b> <q>"vixr"</q>;</td></tr>
<tr><th id="4133">4133</th><td>  <b>case</b> UNW_VE_VL:</td></tr>
<tr><th id="4134">4134</th><td>    <b>return</b> <q>"vl"</q>;</td></tr>
<tr><th id="4135">4135</th><td>  <b>case</b> UNW_VE_S0:</td></tr>
<tr><th id="4136">4136</th><td>    <b>return</b> <q>"s0"</q>;</td></tr>
<tr><th id="4137">4137</th><td>  <b>case</b> UNW_VE_S1:</td></tr>
<tr><th id="4138">4138</th><td>    <b>return</b> <q>"s1"</q>;</td></tr>
<tr><th id="4139">4139</th><td>  <b>case</b> UNW_VE_S2:</td></tr>
<tr><th id="4140">4140</th><td>    <b>return</b> <q>"s2"</q>;</td></tr>
<tr><th id="4141">4141</th><td>  <b>case</b> UNW_VE_S3:</td></tr>
<tr><th id="4142">4142</th><td>    <b>return</b> <q>"s3"</q>;</td></tr>
<tr><th id="4143">4143</th><td>  <b>case</b> UNW_VE_S4:</td></tr>
<tr><th id="4144">4144</th><td>    <b>return</b> <q>"s4"</q>;</td></tr>
<tr><th id="4145">4145</th><td>  <b>case</b> UNW_VE_S5:</td></tr>
<tr><th id="4146">4146</th><td>    <b>return</b> <q>"s5"</q>;</td></tr>
<tr><th id="4147">4147</th><td>  <b>case</b> UNW_VE_S6:</td></tr>
<tr><th id="4148">4148</th><td>    <b>return</b> <q>"s6"</q>;</td></tr>
<tr><th id="4149">4149</th><td>  <b>case</b> UNW_VE_S7:</td></tr>
<tr><th id="4150">4150</th><td>    <b>return</b> <q>"s7"</q>;</td></tr>
<tr><th id="4151">4151</th><td>  <b>case</b> UNW_VE_S8:</td></tr>
<tr><th id="4152">4152</th><td>    <b>return</b> <q>"s8"</q>;</td></tr>
<tr><th id="4153">4153</th><td>  <b>case</b> UNW_VE_S9:</td></tr>
<tr><th id="4154">4154</th><td>    <b>return</b> <q>"s9"</q>;</td></tr>
<tr><th id="4155">4155</th><td>  <b>case</b> UNW_VE_S10:</td></tr>
<tr><th id="4156">4156</th><td>    <b>return</b> <q>"s10"</q>;</td></tr>
<tr><th id="4157">4157</th><td>  <b>case</b> UNW_VE_S11:</td></tr>
<tr><th id="4158">4158</th><td>    <b>return</b> <q>"s11"</q>;</td></tr>
<tr><th id="4159">4159</th><td>  <b>case</b> UNW_VE_S12:</td></tr>
<tr><th id="4160">4160</th><td>    <b>return</b> <q>"s12"</q>;</td></tr>
<tr><th id="4161">4161</th><td>  <b>case</b> UNW_VE_S13:</td></tr>
<tr><th id="4162">4162</th><td>    <b>return</b> <q>"s13"</q>;</td></tr>
<tr><th id="4163">4163</th><td>  <b>case</b> UNW_VE_S14:</td></tr>
<tr><th id="4164">4164</th><td>    <b>return</b> <q>"s14"</q>;</td></tr>
<tr><th id="4165">4165</th><td>  <b>case</b> UNW_VE_S15:</td></tr>
<tr><th id="4166">4166</th><td>    <b>return</b> <q>"s15"</q>;</td></tr>
<tr><th id="4167">4167</th><td>  <b>case</b> UNW_VE_S16:</td></tr>
<tr><th id="4168">4168</th><td>    <b>return</b> <q>"s16"</q>;</td></tr>
<tr><th id="4169">4169</th><td>  <b>case</b> UNW_VE_S17:</td></tr>
<tr><th id="4170">4170</th><td>    <b>return</b> <q>"s17"</q>;</td></tr>
<tr><th id="4171">4171</th><td>  <b>case</b> UNW_VE_S18:</td></tr>
<tr><th id="4172">4172</th><td>    <b>return</b> <q>"s18"</q>;</td></tr>
<tr><th id="4173">4173</th><td>  <b>case</b> UNW_VE_S19:</td></tr>
<tr><th id="4174">4174</th><td>    <b>return</b> <q>"s19"</q>;</td></tr>
<tr><th id="4175">4175</th><td>  <b>case</b> UNW_VE_S20:</td></tr>
<tr><th id="4176">4176</th><td>    <b>return</b> <q>"s20"</q>;</td></tr>
<tr><th id="4177">4177</th><td>  <b>case</b> UNW_VE_S21:</td></tr>
<tr><th id="4178">4178</th><td>    <b>return</b> <q>"s21"</q>;</td></tr>
<tr><th id="4179">4179</th><td>  <b>case</b> UNW_VE_S22:</td></tr>
<tr><th id="4180">4180</th><td>    <b>return</b> <q>"s22"</q>;</td></tr>
<tr><th id="4181">4181</th><td>  <b>case</b> UNW_VE_S23:</td></tr>
<tr><th id="4182">4182</th><td>    <b>return</b> <q>"s23"</q>;</td></tr>
<tr><th id="4183">4183</th><td>  <b>case</b> UNW_VE_S24:</td></tr>
<tr><th id="4184">4184</th><td>    <b>return</b> <q>"s24"</q>;</td></tr>
<tr><th id="4185">4185</th><td>  <b>case</b> UNW_VE_S25:</td></tr>
<tr><th id="4186">4186</th><td>    <b>return</b> <q>"s25"</q>;</td></tr>
<tr><th id="4187">4187</th><td>  <b>case</b> UNW_VE_S26:</td></tr>
<tr><th id="4188">4188</th><td>    <b>return</b> <q>"s26"</q>;</td></tr>
<tr><th id="4189">4189</th><td>  <b>case</b> UNW_VE_S27:</td></tr>
<tr><th id="4190">4190</th><td>    <b>return</b> <q>"s27"</q>;</td></tr>
<tr><th id="4191">4191</th><td>  <b>case</b> UNW_VE_S28:</td></tr>
<tr><th id="4192">4192</th><td>    <b>return</b> <q>"s28"</q>;</td></tr>
<tr><th id="4193">4193</th><td>  <b>case</b> UNW_VE_S29:</td></tr>
<tr><th id="4194">4194</th><td>    <b>return</b> <q>"s29"</q>;</td></tr>
<tr><th id="4195">4195</th><td>  <b>case</b> UNW_VE_S30:</td></tr>
<tr><th id="4196">4196</th><td>    <b>return</b> <q>"s30"</q>;</td></tr>
<tr><th id="4197">4197</th><td>  <b>case</b> UNW_VE_S31:</td></tr>
<tr><th id="4198">4198</th><td>    <b>return</b> <q>"s31"</q>;</td></tr>
<tr><th id="4199">4199</th><td>  <b>case</b> UNW_VE_S32:</td></tr>
<tr><th id="4200">4200</th><td>    <b>return</b> <q>"s32"</q>;</td></tr>
<tr><th id="4201">4201</th><td>  <b>case</b> UNW_VE_S33:</td></tr>
<tr><th id="4202">4202</th><td>    <b>return</b> <q>"s33"</q>;</td></tr>
<tr><th id="4203">4203</th><td>  <b>case</b> UNW_VE_S34:</td></tr>
<tr><th id="4204">4204</th><td>    <b>return</b> <q>"s34"</q>;</td></tr>
<tr><th id="4205">4205</th><td>  <b>case</b> UNW_VE_S35:</td></tr>
<tr><th id="4206">4206</th><td>    <b>return</b> <q>"s35"</q>;</td></tr>
<tr><th id="4207">4207</th><td>  <b>case</b> UNW_VE_S36:</td></tr>
<tr><th id="4208">4208</th><td>    <b>return</b> <q>"s36"</q>;</td></tr>
<tr><th id="4209">4209</th><td>  <b>case</b> UNW_VE_S37:</td></tr>
<tr><th id="4210">4210</th><td>    <b>return</b> <q>"s37"</q>;</td></tr>
<tr><th id="4211">4211</th><td>  <b>case</b> UNW_VE_S38:</td></tr>
<tr><th id="4212">4212</th><td>    <b>return</b> <q>"s38"</q>;</td></tr>
<tr><th id="4213">4213</th><td>  <b>case</b> UNW_VE_S39:</td></tr>
<tr><th id="4214">4214</th><td>    <b>return</b> <q>"s39"</q>;</td></tr>
<tr><th id="4215">4215</th><td>  <b>case</b> UNW_VE_S40:</td></tr>
<tr><th id="4216">4216</th><td>    <b>return</b> <q>"s40"</q>;</td></tr>
<tr><th id="4217">4217</th><td>  <b>case</b> UNW_VE_S41:</td></tr>
<tr><th id="4218">4218</th><td>    <b>return</b> <q>"s41"</q>;</td></tr>
<tr><th id="4219">4219</th><td>  <b>case</b> UNW_VE_S42:</td></tr>
<tr><th id="4220">4220</th><td>    <b>return</b> <q>"s42"</q>;</td></tr>
<tr><th id="4221">4221</th><td>  <b>case</b> UNW_VE_S43:</td></tr>
<tr><th id="4222">4222</th><td>    <b>return</b> <q>"s43"</q>;</td></tr>
<tr><th id="4223">4223</th><td>  <b>case</b> UNW_VE_S44:</td></tr>
<tr><th id="4224">4224</th><td>    <b>return</b> <q>"s44"</q>;</td></tr>
<tr><th id="4225">4225</th><td>  <b>case</b> UNW_VE_S45:</td></tr>
<tr><th id="4226">4226</th><td>    <b>return</b> <q>"s45"</q>;</td></tr>
<tr><th id="4227">4227</th><td>  <b>case</b> UNW_VE_S46:</td></tr>
<tr><th id="4228">4228</th><td>    <b>return</b> <q>"s46"</q>;</td></tr>
<tr><th id="4229">4229</th><td>  <b>case</b> UNW_VE_S47:</td></tr>
<tr><th id="4230">4230</th><td>    <b>return</b> <q>"s47"</q>;</td></tr>
<tr><th id="4231">4231</th><td>  <b>case</b> UNW_VE_S48:</td></tr>
<tr><th id="4232">4232</th><td>    <b>return</b> <q>"s48"</q>;</td></tr>
<tr><th id="4233">4233</th><td>  <b>case</b> UNW_VE_S49:</td></tr>
<tr><th id="4234">4234</th><td>    <b>return</b> <q>"s49"</q>;</td></tr>
<tr><th id="4235">4235</th><td>  <b>case</b> UNW_VE_S50:</td></tr>
<tr><th id="4236">4236</th><td>    <b>return</b> <q>"s50"</q>;</td></tr>
<tr><th id="4237">4237</th><td>  <b>case</b> UNW_VE_S51:</td></tr>
<tr><th id="4238">4238</th><td>    <b>return</b> <q>"s51"</q>;</td></tr>
<tr><th id="4239">4239</th><td>  <b>case</b> UNW_VE_S52:</td></tr>
<tr><th id="4240">4240</th><td>    <b>return</b> <q>"s52"</q>;</td></tr>
<tr><th id="4241">4241</th><td>  <b>case</b> UNW_VE_S53:</td></tr>
<tr><th id="4242">4242</th><td>    <b>return</b> <q>"s53"</q>;</td></tr>
<tr><th id="4243">4243</th><td>  <b>case</b> UNW_VE_S54:</td></tr>
<tr><th id="4244">4244</th><td>    <b>return</b> <q>"s54"</q>;</td></tr>
<tr><th id="4245">4245</th><td>  <b>case</b> UNW_VE_S55:</td></tr>
<tr><th id="4246">4246</th><td>    <b>return</b> <q>"s55"</q>;</td></tr>
<tr><th id="4247">4247</th><td>  <b>case</b> UNW_VE_S56:</td></tr>
<tr><th id="4248">4248</th><td>    <b>return</b> <q>"s56"</q>;</td></tr>
<tr><th id="4249">4249</th><td>  <b>case</b> UNW_VE_S57:</td></tr>
<tr><th id="4250">4250</th><td>    <b>return</b> <q>"s57"</q>;</td></tr>
<tr><th id="4251">4251</th><td>  <b>case</b> UNW_VE_S58:</td></tr>
<tr><th id="4252">4252</th><td>    <b>return</b> <q>"s58"</q>;</td></tr>
<tr><th id="4253">4253</th><td>  <b>case</b> UNW_VE_S59:</td></tr>
<tr><th id="4254">4254</th><td>    <b>return</b> <q>"s59"</q>;</td></tr>
<tr><th id="4255">4255</th><td>  <b>case</b> UNW_VE_S60:</td></tr>
<tr><th id="4256">4256</th><td>    <b>return</b> <q>"s60"</q>;</td></tr>
<tr><th id="4257">4257</th><td>  <b>case</b> UNW_VE_S61:</td></tr>
<tr><th id="4258">4258</th><td>    <b>return</b> <q>"s61"</q>;</td></tr>
<tr><th id="4259">4259</th><td>  <b>case</b> UNW_VE_S62:</td></tr>
<tr><th id="4260">4260</th><td>    <b>return</b> <q>"s62"</q>;</td></tr>
<tr><th id="4261">4261</th><td>  <b>case</b> UNW_VE_S63:</td></tr>
<tr><th id="4262">4262</th><td>    <b>return</b> <q>"s63"</q>;</td></tr>
<tr><th id="4263">4263</th><td>  <b>case</b> UNW_VE_V0:</td></tr>
<tr><th id="4264">4264</th><td>    <b>return</b> <q>"v0"</q>;</td></tr>
<tr><th id="4265">4265</th><td>  <b>case</b> UNW_VE_V1:</td></tr>
<tr><th id="4266">4266</th><td>    <b>return</b> <q>"v1"</q>;</td></tr>
<tr><th id="4267">4267</th><td>  <b>case</b> UNW_VE_V2:</td></tr>
<tr><th id="4268">4268</th><td>    <b>return</b> <q>"v2"</q>;</td></tr>
<tr><th id="4269">4269</th><td>  <b>case</b> UNW_VE_V3:</td></tr>
<tr><th id="4270">4270</th><td>    <b>return</b> <q>"v3"</q>;</td></tr>
<tr><th id="4271">4271</th><td>  <b>case</b> UNW_VE_V4:</td></tr>
<tr><th id="4272">4272</th><td>    <b>return</b> <q>"v4"</q>;</td></tr>
<tr><th id="4273">4273</th><td>  <b>case</b> UNW_VE_V5:</td></tr>
<tr><th id="4274">4274</th><td>    <b>return</b> <q>"v5"</q>;</td></tr>
<tr><th id="4275">4275</th><td>  <b>case</b> UNW_VE_V6:</td></tr>
<tr><th id="4276">4276</th><td>    <b>return</b> <q>"v6"</q>;</td></tr>
<tr><th id="4277">4277</th><td>  <b>case</b> UNW_VE_V7:</td></tr>
<tr><th id="4278">4278</th><td>    <b>return</b> <q>"v7"</q>;</td></tr>
<tr><th id="4279">4279</th><td>  <b>case</b> UNW_VE_V8:</td></tr>
<tr><th id="4280">4280</th><td>    <b>return</b> <q>"v8"</q>;</td></tr>
<tr><th id="4281">4281</th><td>  <b>case</b> UNW_VE_V9:</td></tr>
<tr><th id="4282">4282</th><td>    <b>return</b> <q>"v9"</q>;</td></tr>
<tr><th id="4283">4283</th><td>  <b>case</b> UNW_VE_V10:</td></tr>
<tr><th id="4284">4284</th><td>    <b>return</b> <q>"v10"</q>;</td></tr>
<tr><th id="4285">4285</th><td>  <b>case</b> UNW_VE_V11:</td></tr>
<tr><th id="4286">4286</th><td>    <b>return</b> <q>"v11"</q>;</td></tr>
<tr><th id="4287">4287</th><td>  <b>case</b> UNW_VE_V12:</td></tr>
<tr><th id="4288">4288</th><td>    <b>return</b> <q>"v12"</q>;</td></tr>
<tr><th id="4289">4289</th><td>  <b>case</b> UNW_VE_V13:</td></tr>
<tr><th id="4290">4290</th><td>    <b>return</b> <q>"v13"</q>;</td></tr>
<tr><th id="4291">4291</th><td>  <b>case</b> UNW_VE_V14:</td></tr>
<tr><th id="4292">4292</th><td>    <b>return</b> <q>"v14"</q>;</td></tr>
<tr><th id="4293">4293</th><td>  <b>case</b> UNW_VE_V15:</td></tr>
<tr><th id="4294">4294</th><td>    <b>return</b> <q>"v15"</q>;</td></tr>
<tr><th id="4295">4295</th><td>  <b>case</b> UNW_VE_V16:</td></tr>
<tr><th id="4296">4296</th><td>    <b>return</b> <q>"v16"</q>;</td></tr>
<tr><th id="4297">4297</th><td>  <b>case</b> UNW_VE_V17:</td></tr>
<tr><th id="4298">4298</th><td>    <b>return</b> <q>"v17"</q>;</td></tr>
<tr><th id="4299">4299</th><td>  <b>case</b> UNW_VE_V18:</td></tr>
<tr><th id="4300">4300</th><td>    <b>return</b> <q>"v18"</q>;</td></tr>
<tr><th id="4301">4301</th><td>  <b>case</b> UNW_VE_V19:</td></tr>
<tr><th id="4302">4302</th><td>    <b>return</b> <q>"v19"</q>;</td></tr>
<tr><th id="4303">4303</th><td>  <b>case</b> UNW_VE_V20:</td></tr>
<tr><th id="4304">4304</th><td>    <b>return</b> <q>"v20"</q>;</td></tr>
<tr><th id="4305">4305</th><td>  <b>case</b> UNW_VE_V21:</td></tr>
<tr><th id="4306">4306</th><td>    <b>return</b> <q>"v21"</q>;</td></tr>
<tr><th id="4307">4307</th><td>  <b>case</b> UNW_VE_V22:</td></tr>
<tr><th id="4308">4308</th><td>    <b>return</b> <q>"v22"</q>;</td></tr>
<tr><th id="4309">4309</th><td>  <b>case</b> UNW_VE_V23:</td></tr>
<tr><th id="4310">4310</th><td>    <b>return</b> <q>"v23"</q>;</td></tr>
<tr><th id="4311">4311</th><td>  <b>case</b> UNW_VE_V24:</td></tr>
<tr><th id="4312">4312</th><td>    <b>return</b> <q>"v24"</q>;</td></tr>
<tr><th id="4313">4313</th><td>  <b>case</b> UNW_VE_V25:</td></tr>
<tr><th id="4314">4314</th><td>    <b>return</b> <q>"v25"</q>;</td></tr>
<tr><th id="4315">4315</th><td>  <b>case</b> UNW_VE_V26:</td></tr>
<tr><th id="4316">4316</th><td>    <b>return</b> <q>"v26"</q>;</td></tr>
<tr><th id="4317">4317</th><td>  <b>case</b> UNW_VE_V27:</td></tr>
<tr><th id="4318">4318</th><td>    <b>return</b> <q>"v27"</q>;</td></tr>
<tr><th id="4319">4319</th><td>  <b>case</b> UNW_VE_V28:</td></tr>
<tr><th id="4320">4320</th><td>    <b>return</b> <q>"v28"</q>;</td></tr>
<tr><th id="4321">4321</th><td>  <b>case</b> UNW_VE_V29:</td></tr>
<tr><th id="4322">4322</th><td>    <b>return</b> <q>"v29"</q>;</td></tr>
<tr><th id="4323">4323</th><td>  <b>case</b> UNW_VE_V30:</td></tr>
<tr><th id="4324">4324</th><td>    <b>return</b> <q>"v30"</q>;</td></tr>
<tr><th id="4325">4325</th><td>  <b>case</b> UNW_VE_V31:</td></tr>
<tr><th id="4326">4326</th><td>    <b>return</b> <q>"v31"</q>;</td></tr>
<tr><th id="4327">4327</th><td>  <b>case</b> UNW_VE_V32:</td></tr>
<tr><th id="4328">4328</th><td>    <b>return</b> <q>"v32"</q>;</td></tr>
<tr><th id="4329">4329</th><td>  <b>case</b> UNW_VE_V33:</td></tr>
<tr><th id="4330">4330</th><td>    <b>return</b> <q>"v33"</q>;</td></tr>
<tr><th id="4331">4331</th><td>  <b>case</b> UNW_VE_V34:</td></tr>
<tr><th id="4332">4332</th><td>    <b>return</b> <q>"v34"</q>;</td></tr>
<tr><th id="4333">4333</th><td>  <b>case</b> UNW_VE_V35:</td></tr>
<tr><th id="4334">4334</th><td>    <b>return</b> <q>"v35"</q>;</td></tr>
<tr><th id="4335">4335</th><td>  <b>case</b> UNW_VE_V36:</td></tr>
<tr><th id="4336">4336</th><td>    <b>return</b> <q>"v36"</q>;</td></tr>
<tr><th id="4337">4337</th><td>  <b>case</b> UNW_VE_V37:</td></tr>
<tr><th id="4338">4338</th><td>    <b>return</b> <q>"v37"</q>;</td></tr>
<tr><th id="4339">4339</th><td>  <b>case</b> UNW_VE_V38:</td></tr>
<tr><th id="4340">4340</th><td>    <b>return</b> <q>"v38"</q>;</td></tr>
<tr><th id="4341">4341</th><td>  <b>case</b> UNW_VE_V39:</td></tr>
<tr><th id="4342">4342</th><td>    <b>return</b> <q>"v39"</q>;</td></tr>
<tr><th id="4343">4343</th><td>  <b>case</b> UNW_VE_V40:</td></tr>
<tr><th id="4344">4344</th><td>    <b>return</b> <q>"v40"</q>;</td></tr>
<tr><th id="4345">4345</th><td>  <b>case</b> UNW_VE_V41:</td></tr>
<tr><th id="4346">4346</th><td>    <b>return</b> <q>"v41"</q>;</td></tr>
<tr><th id="4347">4347</th><td>  <b>case</b> UNW_VE_V42:</td></tr>
<tr><th id="4348">4348</th><td>    <b>return</b> <q>"v42"</q>;</td></tr>
<tr><th id="4349">4349</th><td>  <b>case</b> UNW_VE_V43:</td></tr>
<tr><th id="4350">4350</th><td>    <b>return</b> <q>"v43"</q>;</td></tr>
<tr><th id="4351">4351</th><td>  <b>case</b> UNW_VE_V44:</td></tr>
<tr><th id="4352">4352</th><td>    <b>return</b> <q>"v44"</q>;</td></tr>
<tr><th id="4353">4353</th><td>  <b>case</b> UNW_VE_V45:</td></tr>
<tr><th id="4354">4354</th><td>    <b>return</b> <q>"v45"</q>;</td></tr>
<tr><th id="4355">4355</th><td>  <b>case</b> UNW_VE_V46:</td></tr>
<tr><th id="4356">4356</th><td>    <b>return</b> <q>"v46"</q>;</td></tr>
<tr><th id="4357">4357</th><td>  <b>case</b> UNW_VE_V47:</td></tr>
<tr><th id="4358">4358</th><td>    <b>return</b> <q>"v47"</q>;</td></tr>
<tr><th id="4359">4359</th><td>  <b>case</b> UNW_VE_V48:</td></tr>
<tr><th id="4360">4360</th><td>    <b>return</b> <q>"v48"</q>;</td></tr>
<tr><th id="4361">4361</th><td>  <b>case</b> UNW_VE_V49:</td></tr>
<tr><th id="4362">4362</th><td>    <b>return</b> <q>"v49"</q>;</td></tr>
<tr><th id="4363">4363</th><td>  <b>case</b> UNW_VE_V50:</td></tr>
<tr><th id="4364">4364</th><td>    <b>return</b> <q>"v50"</q>;</td></tr>
<tr><th id="4365">4365</th><td>  <b>case</b> UNW_VE_V51:</td></tr>
<tr><th id="4366">4366</th><td>    <b>return</b> <q>"v51"</q>;</td></tr>
<tr><th id="4367">4367</th><td>  <b>case</b> UNW_VE_V52:</td></tr>
<tr><th id="4368">4368</th><td>    <b>return</b> <q>"v52"</q>;</td></tr>
<tr><th id="4369">4369</th><td>  <b>case</b> UNW_VE_V53:</td></tr>
<tr><th id="4370">4370</th><td>    <b>return</b> <q>"v53"</q>;</td></tr>
<tr><th id="4371">4371</th><td>  <b>case</b> UNW_VE_V54:</td></tr>
<tr><th id="4372">4372</th><td>    <b>return</b> <q>"v54"</q>;</td></tr>
<tr><th id="4373">4373</th><td>  <b>case</b> UNW_VE_V55:</td></tr>
<tr><th id="4374">4374</th><td>    <b>return</b> <q>"v55"</q>;</td></tr>
<tr><th id="4375">4375</th><td>  <b>case</b> UNW_VE_V56:</td></tr>
<tr><th id="4376">4376</th><td>    <b>return</b> <q>"v56"</q>;</td></tr>
<tr><th id="4377">4377</th><td>  <b>case</b> UNW_VE_V57:</td></tr>
<tr><th id="4378">4378</th><td>    <b>return</b> <q>"v57"</q>;</td></tr>
<tr><th id="4379">4379</th><td>  <b>case</b> UNW_VE_V58:</td></tr>
<tr><th id="4380">4380</th><td>    <b>return</b> <q>"v58"</q>;</td></tr>
<tr><th id="4381">4381</th><td>  <b>case</b> UNW_VE_V59:</td></tr>
<tr><th id="4382">4382</th><td>    <b>return</b> <q>"v59"</q>;</td></tr>
<tr><th id="4383">4383</th><td>  <b>case</b> UNW_VE_V60:</td></tr>
<tr><th id="4384">4384</th><td>    <b>return</b> <q>"v60"</q>;</td></tr>
<tr><th id="4385">4385</th><td>  <b>case</b> UNW_VE_V61:</td></tr>
<tr><th id="4386">4386</th><td>    <b>return</b> <q>"v61"</q>;</td></tr>
<tr><th id="4387">4387</th><td>  <b>case</b> UNW_VE_V62:</td></tr>
<tr><th id="4388">4388</th><td>    <b>return</b> <q>"v62"</q>;</td></tr>
<tr><th id="4389">4389</th><td>  <b>case</b> UNW_VE_V63:</td></tr>
<tr><th id="4390">4390</th><td>    <b>return</b> <q>"v63"</q>;</td></tr>
<tr><th id="4391">4391</th><td>  <b>case</b> UNW_VE_VM0:</td></tr>
<tr><th id="4392">4392</th><td>    <b>return</b> <q>"vm0"</q>;</td></tr>
<tr><th id="4393">4393</th><td>  <b>case</b> UNW_VE_VM1:</td></tr>
<tr><th id="4394">4394</th><td>    <b>return</b> <q>"vm1"</q>;</td></tr>
<tr><th id="4395">4395</th><td>  <b>case</b> UNW_VE_VM2:</td></tr>
<tr><th id="4396">4396</th><td>    <b>return</b> <q>"vm2"</q>;</td></tr>
<tr><th id="4397">4397</th><td>  <b>case</b> UNW_VE_VM3:</td></tr>
<tr><th id="4398">4398</th><td>    <b>return</b> <q>"vm3"</q>;</td></tr>
<tr><th id="4399">4399</th><td>  <b>case</b> UNW_VE_VM4:</td></tr>
<tr><th id="4400">4400</th><td>    <b>return</b> <q>"vm4"</q>;</td></tr>
<tr><th id="4401">4401</th><td>  <b>case</b> UNW_VE_VM5:</td></tr>
<tr><th id="4402">4402</th><td>    <b>return</b> <q>"vm5"</q>;</td></tr>
<tr><th id="4403">4403</th><td>  <b>case</b> UNW_VE_VM6:</td></tr>
<tr><th id="4404">4404</th><td>    <b>return</b> <q>"vm6"</q>;</td></tr>
<tr><th id="4405">4405</th><td>  <b>case</b> UNW_VE_VM7:</td></tr>
<tr><th id="4406">4406</th><td>    <b>return</b> <q>"vm7"</q>;</td></tr>
<tr><th id="4407">4407</th><td>  <b>case</b> UNW_VE_VM8:</td></tr>
<tr><th id="4408">4408</th><td>    <b>return</b> <q>"vm8"</q>;</td></tr>
<tr><th id="4409">4409</th><td>  <b>case</b> UNW_VE_VM9:</td></tr>
<tr><th id="4410">4410</th><td>    <b>return</b> <q>"vm9"</q>;</td></tr>
<tr><th id="4411">4411</th><td>  <b>case</b> UNW_VE_VM10:</td></tr>
<tr><th id="4412">4412</th><td>    <b>return</b> <q>"vm10"</q>;</td></tr>
<tr><th id="4413">4413</th><td>  <b>case</b> UNW_VE_VM11:</td></tr>
<tr><th id="4414">4414</th><td>    <b>return</b> <q>"vm11"</q>;</td></tr>
<tr><th id="4415">4415</th><td>  <b>case</b> UNW_VE_VM12:</td></tr>
<tr><th id="4416">4416</th><td>    <b>return</b> <q>"vm12"</q>;</td></tr>
<tr><th id="4417">4417</th><td>  <b>case</b> UNW_VE_VM13:</td></tr>
<tr><th id="4418">4418</th><td>    <b>return</b> <q>"vm13"</q>;</td></tr>
<tr><th id="4419">4419</th><td>  <b>case</b> UNW_VE_VM14:</td></tr>
<tr><th id="4420">4420</th><td>    <b>return</b> <q>"vm14"</q>;</td></tr>
<tr><th id="4421">4421</th><td>  <b>case</b> UNW_VE_VM15:</td></tr>
<tr><th id="4422">4422</th><td>    <b>return</b> <q>"vm15"</q>;</td></tr>
<tr><th id="4423">4423</th><td>  }</td></tr>
<tr><th id="4424">4424</th><td>  <b>return</b> <q>"unknown register"</q>;</td></tr>
<tr><th id="4425">4425</th><td>}</td></tr>
<tr><th id="4426">4426</th><td><u>#<span data-ppcond="3988">endif</span> // _LIBUNWIND_TARGET_VE</u></td></tr>
<tr><th id="4427">4427</th><td></td></tr>
<tr><th id="4428">4428</th><td>} <i>// namespace libunwind</i></td></tr>
<tr><th id="4429">4429</th><td></td></tr>
<tr><th id="4430">4430</th><td><u>#<span data-ppcond="12">endif</span> // __REGISTERS_HPP__</u></td></tr>
<tr><th id="4431">4431</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='libunwind.cpp.html'>llvm/libunwind/src/libunwind.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>