// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Directory(
  input         clock,
                reset,
  output        io_write_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input         io_write_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [9:0]  io_write_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [2:0]  io_write_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input         io_write_bits_data_dirty,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [1:0]  io_write_bits_data_state,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
                io_write_bits_data_clients,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [14:0] io_write_bits_data_tag,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input         io_read_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [9:0]  io_read_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  input  [14:0] io_read_bits_tag,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output        io_result_bits_dirty,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output [1:0]  io_result_bits_state,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
                io_result_bits_clients,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output [14:0] io_result_bits_tag,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output        io_result_bits_hit,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output [2:0]  io_result_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
  output        io_ready	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:58:14
);

  wire         io_write_ready_0;
  wire         cc_dir_MPORT_mask_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire         cc_dir_MPORT_mask_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65
  wire [19:0]  cc_dir_MPORT_data_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [19:0]  cc_dir_MPORT_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44
  wire [9:0]   cc_dir_MPORT_addr;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:98:10
  wire         cc_dir_MPORT_en;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:96:14
  wire         _victimLFSR_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_2;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_3;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_4;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_5;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_6;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_7;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_8;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_9;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_10;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_11;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_12;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_13;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_14;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _victimLFSR_prng_io_out_15;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire         _write_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [9:0]   _write_q_io_deq_bits_set;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]   _write_q_io_deq_bits_way;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire         _write_q_io_deq_bits_data_dirty;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]   _write_q_io_deq_bits_data_state;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]   _write_q_io_deq_bits_data_clients;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [14:0]  _write_q_io_deq_bits_data_tag;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [159:0] _cc_dir_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         io_write_valid_0 = io_write_valid;
  wire [9:0]   io_write_bits_set_0 = io_write_bits_set;
  wire [2:0]   io_write_bits_way_0 = io_write_bits_way;
  wire         io_write_bits_data_dirty_0 = io_write_bits_data_dirty;
  wire [1:0]   io_write_bits_data_state_0 = io_write_bits_data_state;
  wire [1:0]   io_write_bits_data_clients_0 = io_write_bits_data_clients;
  wire [14:0]  io_write_bits_data_tag_0 = io_write_bits_data_tag;
  wire         io_read_valid_0 = io_read_valid;
  wire [9:0]   io_read_bits_set_0 = io_read_bits_set;
  wire [14:0]  io_read_bits_tag_0 = io_read_bits_tag;
  wire         wipeDone;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27
  reg  [10:0]  wipeCount;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26
  reg          wipeOff;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:80:24
  assign wipeDone = wipeCount[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :81:27
  wire         io_ready_0 = wipeDone;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27
  wire [9:0]   wipeSet = wipeCount[9:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :82:26
  wire         wen = ~wipeDone & ~wipeOff | _write_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:80:24, :81:27, :85:{9,22}, :90:{24,37}
  assign cc_dir_MPORT_en = ~io_read_valid_0 & wen;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:23, :90:37, :96:14
  assign cc_dir_MPORT_addr = wipeDone ? _write_q_io_deq_bits_set : wipeSet;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :82:26, :98:10
  wire [16:0]  _GEN = {_write_q_io_deq_bits_data_clients, _write_q_io_deq_bits_data_tag};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_1 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_2 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_3 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_4 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_5 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_6 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [16:0]  lo_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign lo_7 = _GEN;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   _GEN_0 =
    {_write_q_io_deq_bits_data_dirty, _write_q_io_deq_bits_data_state};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_1 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_2 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_3 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_4 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_5 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_6 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  wire [2:0]   hi_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign hi_7 = _GEN_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:71
  assign cc_dir_MPORT_data_0 = wipeDone ? {hi, lo} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_1 = wipeDone ? {hi_1, lo_1} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_2 = wipeDone ? {hi_2, lo_2} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_3 = wipeDone ? {hi_3, lo_3} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_4 = wipeDone ? {hi_4, lo_4} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_5 = wipeDone ? {hi_5, lo_5} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_6 = wipeDone ? {hi_6, lo_6} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  assign cc_dir_MPORT_data_7 = wipeDone ? {hi_7, lo_7} : 20'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :99:{44,71}
  wire [2:0]   shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign cc_dir_MPORT_mask_0 = shiftAmount == 3'h0 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_1 = shiftAmount == 3'h1 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_2 = shiftAmount == 3'h2 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_3 = shiftAmount == 3'h3 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_4 = shiftAmount == 3'h4 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_5 = shiftAmount == 3'h5 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_6 = shiftAmount == 3'h6 | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  assign cc_dir_MPORT_mask_7 = (&shiftAmount) | ~wipeDone;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :85:9, :100:{51,65}
  reg          ren1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:103:21
  wire         io_result_valid = ren1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:103:21
  reg  [14:0]  tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36
  reg  [9:0]   set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:112:36
  wire [1:0]   victimLFSR_lo_lo_lo =
    {_victimLFSR_prng_io_out_1, _victimLFSR_prng_io_out_0};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   victimLFSR_lo_lo_hi =
    {_victimLFSR_prng_io_out_3, _victimLFSR_prng_io_out_2};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   victimLFSR_lo_lo = {victimLFSR_lo_lo_hi, victimLFSR_lo_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   victimLFSR_lo_hi_lo =
    {_victimLFSR_prng_io_out_5, _victimLFSR_prng_io_out_4};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   victimLFSR_lo_hi_hi =
    {_victimLFSR_prng_io_out_7, _victimLFSR_prng_io_out_6};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   victimLFSR_lo_hi = {victimLFSR_lo_hi_hi, victimLFSR_lo_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]   victimLFSR_lo = {victimLFSR_lo_hi, victimLFSR_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   victimLFSR_hi_lo_lo =
    {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   victimLFSR_hi_lo_hi =
    {_victimLFSR_prng_io_out_11, _victimLFSR_prng_io_out_10};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   victimLFSR_hi_lo = {victimLFSR_hi_lo_hi, victimLFSR_hi_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]   victimLFSR_hi_hi_lo =
    {_victimLFSR_prng_io_out_13, _victimLFSR_prng_io_out_12};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]   victimLFSR_hi_hi_hi =
    {_victimLFSR_prng_io_out_15, _victimLFSR_prng_io_out_14};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]   victimLFSR_hi_hi = {victimLFSR_hi_hi_hi, victimLFSR_hi_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]   victimLFSR_hi = {victimLFSR_hi_hi, victimLFSR_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [9:0]   victimLFSR = {victimLFSR_hi[1:0], victimLFSR_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:115:63
  wire [1:0]   victimLTE_lo_lo = {|(victimLFSR[9:7]), 1'h1};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:115:63, :117:{23,43}
  wire [1:0]   victimLTE_lo_hi = {victimLFSR > 10'h17F, |(victimLFSR[9:8])};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:115:63, :117:{23,43}
  wire [3:0]   victimLTE_lo = {victimLTE_lo_hi, victimLTE_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:117:23
  wire [1:0]   victimLTE_hi_lo = {victimLFSR > 10'h27F, victimLFSR[9]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:115:63, :117:{23,43}
  wire [1:0]   victimLTE_hi_hi = {victimLFSR > 10'h37F, victimLFSR > 10'h2FF};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:115:63, :117:{23,43}
  wire [3:0]   victimLTE_hi = {victimLTE_hi_hi, victimLTE_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:117:23
  wire [7:0]   victimLTE = {victimLTE_hi, victimLTE_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:117:23
  wire [7:0]   victimSimp_hi = {1'h0, victimLTE[7:1]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:117:23, :118:{23,43}
  wire [8:0]   victimSimp = {victimSimp_hi, 1'h1};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:118:23
  wire [7:0]   victimWayOH = victimSimp[7:0] & ~(victimSimp[8:1]);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:118:23, :119:{31,55,57,70}
  wire [3:0]   victimWay_hi = victimWayOH[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55
  wire [3:0]   victimWay_lo = victimWayOH[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55
  wire [3:0]   _victimWay_T_1 = victimWay_hi | victimWay_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]   victimWay_hi_1 = _victimWay_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]   victimWay_lo_1 = _victimWay_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]   victimWay =
    {|victimWay_hi, |victimWay_hi_1, victimWay_hi_1[1] | victimWay_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  `ifndef SYNTHESIS	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
    always @(posedge clock) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
      if (~reset & ~(wipeDone | ~io_read_valid_0)) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:81:27, :86:{10,20,23}, :91:10
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
          $error("Assertion failed\n    at Directory.scala:86 assert (wipeDone || !io.read.valid)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:91:10
          $error("Assertion failed\n    at Directory.scala:91 assert (!io.read.valid || wipeDone)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:91:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:91:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:91:10
      end
      if (~reset & ~(~ren1 | victimLTE[0])) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10, :103:21, :117:23, :121:{10,11,17,29}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:121:10
          $error("Assertion failed\n    at Directory.scala:121 assert (!ren2 || victimLTE(0) === 1.U)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:121:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:121:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:121:10
      end
      if (~reset & ~(~ren1 | (~(victimSimp[7:0]) & victimSimp[8:1]) == 8'h0)) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10, :103:21, :118:23, :119:70, :121:11, :122:{10,17,39,41,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:122:10
          $error("Assertion failed\n    at Directory.scala:122 assert (!ren2 || ((victimSimp >> 1) & ~victimSimp) === 0.U) // monotone\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:122:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:122:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:122:10
      end
      if (~reset
          & ~(~ren1
              | {1'h0,
                 {1'h0, {1'h0, victimWayOH[0]} + {1'h0, victimWayOH[1]}}
                   + {1'h0, {1'h0, victimWayOH[2]} + {1'h0, victimWayOH[3]}}}
              + {1'h0,
                 {1'h0, {1'h0, victimWayOH[4]} + {1'h0, victimWayOH[5]}}
                   + {1'h0,
                      {1'h0, victimWayOH[6]} + {1'h0, victimWayOH[7]}}} == 4'h1)) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:10, :103:21, :119:55, :121:11, :123:{10,17,28,42}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:123:10
          $error("Assertion failed\n    at Directory.scala:123 assert (!ren2 || PopCount(victimWayOH) === 1.U)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:123:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:123:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:123:10
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire         setQuash = _write_q_io_deq_valid & _write_q_io_deq_bits_set == set;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:112:36, :125:{31,45}
  wire         tagMatch = _write_q_io_deq_bits_data_tag == tag;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36, :126:34
  wire         wayMatch = _write_q_io_deq_bits_way == victimWay;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:127:29
  wire [14:0]  ways_0_tag = _cc_dir_ext_RW0_rdata[14:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_0_clients = _cc_dir_ext_RW0_rdata[16:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_0_state = _cc_dir_ext_RW0_rdata[18:17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_0_dirty = _cc_dir_ext_RW0_rdata[19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_1_tag = _cc_dir_ext_RW0_rdata[34:20];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_1_clients = _cc_dir_ext_RW0_rdata[36:35];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_1_state = _cc_dir_ext_RW0_rdata[38:37];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_1_dirty = _cc_dir_ext_RW0_rdata[39];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_2_tag = _cc_dir_ext_RW0_rdata[54:40];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_2_clients = _cc_dir_ext_RW0_rdata[56:55];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_2_state = _cc_dir_ext_RW0_rdata[58:57];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_2_dirty = _cc_dir_ext_RW0_rdata[59];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_3_tag = _cc_dir_ext_RW0_rdata[74:60];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_3_clients = _cc_dir_ext_RW0_rdata[76:75];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_3_state = _cc_dir_ext_RW0_rdata[78:77];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_3_dirty = _cc_dir_ext_RW0_rdata[79];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_4_tag = _cc_dir_ext_RW0_rdata[94:80];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_4_clients = _cc_dir_ext_RW0_rdata[96:95];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_4_state = _cc_dir_ext_RW0_rdata[98:97];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_4_dirty = _cc_dir_ext_RW0_rdata[99];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_5_tag = _cc_dir_ext_RW0_rdata[114:100];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_5_clients = _cc_dir_ext_RW0_rdata[116:115];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_5_state = _cc_dir_ext_RW0_rdata[118:117];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_5_dirty = _cc_dir_ext_RW0_rdata[119];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_6_tag = _cc_dir_ext_RW0_rdata[134:120];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_6_clients = _cc_dir_ext_RW0_rdata[136:135];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_6_state = _cc_dir_ext_RW0_rdata[138:137];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_6_dirty = _cc_dir_ext_RW0_rdata[139];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [14:0]  ways_7_tag = _cc_dir_ext_RW0_rdata[154:140];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_7_clients = _cc_dir_ext_RW0_rdata[156:155];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   ways_7_state = _cc_dir_ext_RW0_rdata[158:157];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire         ways_7_dirty = _cc_dir_ext_RW0_rdata[159];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:129:40, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]   hits_lo_lo =
    {ways_1_tag == tag & (|ways_1_state) & (~setQuash | _write_q_io_deq_bits_way != 3'h1),
     ways_0_tag == tag & (|ways_0_state) & (~setQuash | (|_write_q_io_deq_bits_way))};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36, :125:31, :129:40, :130:17, :131:{11,19,30,42,46,56,63}
  wire [1:0]   hits_lo_hi =
    {ways_3_tag == tag & (|ways_3_state) & (~setQuash | _write_q_io_deq_bits_way != 3'h3),
     ways_2_tag == tag & (|ways_2_state)
       & (~setQuash | _write_q_io_deq_bits_way != 3'h2)};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36, :125:31, :129:40, :130:17, :131:{11,19,30,42,46,56,63}
  wire [3:0]   hits_lo = {hits_lo_hi, hits_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17
  wire [1:0]   hits_hi_lo =
    {ways_5_tag == tag & (|ways_5_state) & (~setQuash | _write_q_io_deq_bits_way != 3'h5),
     ways_4_tag == tag & (|ways_4_state)
       & (~setQuash | _write_q_io_deq_bits_way != 3'h4)};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36, :125:31, :129:40, :130:17, :131:{11,19,30,42,46,56,63}
  wire [1:0]   hits_hi_hi =
    {ways_7_tag == tag & (|ways_7_state) & (~setQuash | _write_q_io_deq_bits_way != 3'h7),
     ways_6_tag == tag & (|ways_6_state)
       & (~setQuash | _write_q_io_deq_bits_way != 3'h6)};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36, :125:31, :129:40, :130:17, :131:{11,19,30,42,46,56,63}
  wire [3:0]   hits_hi = {hits_hi_hi, hits_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17
  wire [7:0]   hits = {hits_hi, hits_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17
  wire         hit = |hits;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17, :133:18
  wire         _view__T_69 = setQuash & (tagMatch | wayMatch);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:125:31, :126:34, :127:29, :136:{105,118}
  wire         io_result_bits_dirty_0 =
    hit
      ? hits[0] & ways_0_dirty | hits[1] & ways_1_dirty | hits[2] & ways_2_dirty | hits[3]
        & ways_3_dirty | hits[4] & ways_4_dirty | hits[5] & ways_5_dirty | hits[6]
        & ways_6_dirty | hits[7] & ways_7_dirty
      : _view__T_69
          ? _write_q_io_deq_bits_data_dirty
          : victimWayOH[0] & ways_0_dirty | victimWayOH[1] & ways_1_dirty | victimWayOH[2]
            & ways_2_dirty | victimWayOH[3] & ways_3_dirty | victimWayOH[4] & ways_4_dirty
            | victimWayOH[5] & ways_5_dirty | victimWayOH[6] & ways_6_dirty
            | victimWayOH[7] & ways_7_dirty;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55, :123:28, :129:40, :130:17, :133:18, :136:{67,95,105}
  wire [1:0]   io_result_bits_state_0 =
    hit
      ? (hits[0] ? ways_0_state : 2'h0) | (hits[1] ? ways_1_state : 2'h0)
        | (hits[2] ? ways_2_state : 2'h0) | (hits[3] ? ways_3_state : 2'h0)
        | (hits[4] ? ways_4_state : 2'h0) | (hits[5] ? ways_5_state : 2'h0)
        | (hits[6] ? ways_6_state : 2'h0) | (hits[7] ? ways_7_state : 2'h0)
      : _view__T_69
          ? _write_q_io_deq_bits_data_state
          : (victimWayOH[0] ? ways_0_state : 2'h0)
            | (victimWayOH[1] ? ways_1_state : 2'h0)
            | (victimWayOH[2] ? ways_2_state : 2'h0)
            | (victimWayOH[3] ? ways_3_state : 2'h0)
            | (victimWayOH[4] ? ways_4_state : 2'h0)
            | (victimWayOH[5] ? ways_5_state : 2'h0)
            | (victimWayOH[6] ? ways_6_state : 2'h0)
            | (victimWayOH[7] ? ways_7_state : 2'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55, :123:28, :129:40, :130:17, :133:18, :136:{67,95,105}
  wire [1:0]   io_result_bits_clients_0 =
    hit
      ? (hits[0] ? ways_0_clients : 2'h0) | (hits[1] ? ways_1_clients : 2'h0)
        | (hits[2] ? ways_2_clients : 2'h0) | (hits[3] ? ways_3_clients : 2'h0)
        | (hits[4] ? ways_4_clients : 2'h0) | (hits[5] ? ways_5_clients : 2'h0)
        | (hits[6] ? ways_6_clients : 2'h0) | (hits[7] ? ways_7_clients : 2'h0)
      : _view__T_69
          ? _write_q_io_deq_bits_data_clients
          : (victimWayOH[0] ? ways_0_clients : 2'h0)
            | (victimWayOH[1] ? ways_1_clients : 2'h0)
            | (victimWayOH[2] ? ways_2_clients : 2'h0)
            | (victimWayOH[3] ? ways_3_clients : 2'h0)
            | (victimWayOH[4] ? ways_4_clients : 2'h0)
            | (victimWayOH[5] ? ways_5_clients : 2'h0)
            | (victimWayOH[6] ? ways_6_clients : 2'h0)
            | (victimWayOH[7] ? ways_7_clients : 2'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55, :123:28, :129:40, :130:17, :133:18, :136:{67,95,105}
  wire [14:0]  io_result_bits_tag_0 =
    hit
      ? (hits[0] ? ways_0_tag : 15'h0) | (hits[1] ? ways_1_tag : 15'h0)
        | (hits[2] ? ways_2_tag : 15'h0) | (hits[3] ? ways_3_tag : 15'h0)
        | (hits[4] ? ways_4_tag : 15'h0) | (hits[5] ? ways_5_tag : 15'h0)
        | (hits[6] ? ways_6_tag : 15'h0) | (hits[7] ? ways_7_tag : 15'h0)
      : _view__T_69
          ? _write_q_io_deq_bits_data_tag
          : (victimWayOH[0] ? ways_0_tag : 15'h0) | (victimWayOH[1] ? ways_1_tag : 15'h0)
            | (victimWayOH[2] ? ways_2_tag : 15'h0)
            | (victimWayOH[3] ? ways_3_tag : 15'h0)
            | (victimWayOH[4] ? ways_4_tag : 15'h0)
            | (victimWayOH[5] ? ways_5_tag : 15'h0)
            | (victimWayOH[6] ? ways_6_tag : 15'h0)
            | (victimWayOH[7] ? ways_7_tag : 15'h0);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:119:55, :123:28, :129:40, :130:17, :133:18, :136:{67,95,105}
  wire         _io_result_bits_way_T_7 = setQuash & tagMatch;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:125:31, :126:34, :137:42
  wire         io_result_bits_hit_0 =
    hit | _io_result_bits_way_T_7 & (|_write_q_io_deq_bits_data_state);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:133:18, :137:{29,42,54,75}
  wire [3:0]   io_result_bits_way_hi = hits[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17
  wire [3:0]   io_result_bits_way_lo = hits[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:130:17
  wire [3:0]   _io_result_bits_way_T_1 = io_result_bits_way_hi | io_result_bits_way_lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]   io_result_bits_way_hi_1 = _io_result_bits_way_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]   io_result_bits_way_lo_1 = _io_result_bits_way_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]   io_result_bits_way_0 =
    hit
      ? {|io_result_bits_way_hi,
         |io_result_bits_way_hi_1,
         io_result_bits_way_hi_1[1] | io_result_bits_way_lo_1[1]}
      : _io_result_bits_way_T_7 ? _write_q_io_deq_bits_way : victimWay;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:133:18, :137:42, :138:{28,53}
  always @(posedge clock) begin
    if (reset) begin
      wipeCount <= 11'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26
      wipeOff <= 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:80:24
      ren1 <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:103:21
    end
    else begin
      if (wipeDone | wipeOff) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :80:24, :81:27, :85:{32,44}
      end
      else	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :85:{32,44}
        wipeCount <= wipeCount + 11'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :85:57
      wipeOff <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:80:24
      ren1 <= io_read_valid_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:103:21
    end
    if (io_read_valid_0) begin
      tag <= io_read_bits_tag_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:111:36
      set <= io_read_bits_set_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:112:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        wipeCount = _RANDOM[1'h0][10:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26
        wipeOff = _RANDOM[1'h0][11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :80:24
        ren1 = _RANDOM[1'h0][12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :103:21
        tag = _RANDOM[1'h0][27:13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :111:36
        set = {_RANDOM[1'h0][31:28], _RANDOM[1'h1][5:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:79:26, :112:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cc_dir_1024x160 cc_dir_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (cc_dir_MPORT_en ? cc_dir_MPORT_addr : io_read_bits_set_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:96:14, :98:10, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (io_read_valid_0 | cc_dir_MPORT_en),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:96:14, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (~io_read_valid_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:23
    .RW0_wdata
      ({cc_dir_MPORT_data_7,
        cc_dir_MPORT_data_6,
        cc_dir_MPORT_data_5,
        cc_dir_MPORT_data_4,
        cc_dir_MPORT_data_3,
        cc_dir_MPORT_data_2,
        cc_dir_MPORT_data_1,
        cc_dir_MPORT_data_0}),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:99:44, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_rdata (_cc_dir_ext_RW0_rdata),
    .RW0_wmask
      ({cc_dir_MPORT_mask_7,
        cc_dir_MPORT_mask_6,
        cc_dir_MPORT_mask_5,
        cc_dir_MPORT_mask_4,
        cc_dir_MPORT_mask_3,
        cc_dir_MPORT_mask_2,
        cc_dir_MPORT_mask_1,
        cc_dir_MPORT_mask_0})	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:100:65, src/main/scala/util/DescribedSRAM.scala:17:26
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  Queue_83 write_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_write_ready_0),
    .io_enq_valid             (io_write_valid_0),
    .io_enq_bits_set          (io_write_bits_set_0),
    .io_enq_bits_way          (io_write_bits_way_0),
    .io_enq_bits_data_dirty   (io_write_bits_data_dirty_0),
    .io_enq_bits_data_state   (io_write_bits_data_state_0),
    .io_enq_bits_data_clients (io_write_bits_data_clients_0),
    .io_enq_bits_data_tag     (io_write_bits_data_tag_0),
    .io_deq_ready             (~io_read_valid_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Directory.scala:86:23
    .io_deq_valid             (_write_q_io_deq_valid),
    .io_deq_bits_set          (_write_q_io_deq_bits_set),
    .io_deq_bits_way          (_write_q_io_deq_bits_way),
    .io_deq_bits_data_dirty   (_write_q_io_deq_bits_data_dirty),
    .io_deq_bits_data_state   (_write_q_io_deq_bits_data_state),
    .io_deq_bits_data_clients (_write_q_io_deq_bits_data_clients),
    .io_deq_bits_data_tag     (_write_q_io_deq_bits_data_tag)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign shiftAmount = _write_q_io_deq_bits_way;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:64:49
  MaxPeriodFibonacciLFSR victimLFSR_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock        (clock),
    .reset        (reset),
    .io_increment (io_read_valid_0),
    .io_out_0     (_victimLFSR_prng_io_out_0),
    .io_out_1     (_victimLFSR_prng_io_out_1),
    .io_out_2     (_victimLFSR_prng_io_out_2),
    .io_out_3     (_victimLFSR_prng_io_out_3),
    .io_out_4     (_victimLFSR_prng_io_out_4),
    .io_out_5     (_victimLFSR_prng_io_out_5),
    .io_out_6     (_victimLFSR_prng_io_out_6),
    .io_out_7     (_victimLFSR_prng_io_out_7),
    .io_out_8     (_victimLFSR_prng_io_out_8),
    .io_out_9     (_victimLFSR_prng_io_out_9),
    .io_out_10    (_victimLFSR_prng_io_out_10),
    .io_out_11    (_victimLFSR_prng_io_out_11),
    .io_out_12    (_victimLFSR_prng_io_out_12),
    .io_out_13    (_victimLFSR_prng_io_out_13),
    .io_out_14    (_victimLFSR_prng_io_out_14),
    .io_out_15    (_victimLFSR_prng_io_out_15)
  );	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  assign io_write_ready = io_write_ready_0;
  assign io_result_bits_dirty = io_result_bits_dirty_0;
  assign io_result_bits_state = io_result_bits_state_0;
  assign io_result_bits_clients = io_result_bits_clients_0;
  assign io_result_bits_tag = io_result_bits_tag_0;
  assign io_result_bits_hit = io_result_bits_hit_0;
  assign io_result_bits_way = io_result_bits_way_0;
  assign io_ready = io_ready_0;
endmodule

