* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 7 2022 11:04:10

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1026/1280
Used Logic Tile: 146/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 221
Fanout to Tile: 77


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   8 3 0 0 0 0 1 0 0 0 2 0   
15|   7 8 0 8 8 8 8 7 1 0 5 0   
14|   8 6 0 8 8 8 8 8 8 0 5 0   
13|   8 5 0 8 8 8 8 8 8 0 7 8   
12|   8 5 0 6 8 8 8 8 5 0 8 8   
11|   8 6 0 5 8 8 8 8 8 0 8 8   
10|   8 8 0 8 8 8 8 8 8 0 8 8   
 9|   7 8 0 8 1 8 8 8 5 0 8 7   
 8|   8 8 0 2 7 8 8 8 8 0 8 7   
 7|   5 8 0 8 7 8 8 7 8 0 8 7   
 6|   0 8 0 1 8 7 8 8 8 0 7 8   
 5|   7 8 0 7 8 1 8 8 7 0 8 8   
 4|   1 2 0 7 5 8 6 8 8 0 8 8   
 3|   8 8 0 8 8 8 7 7 7 0 7 8   
 2|   8 6 0 8 8 6 8 7 8 0 0 0   
 1|   0 8 0 7 8 1 1 6 8 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.03

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    16  3  0  0  0  0  4  0  0  0  4  0    
15|    16 16  0 16 16 14 14 15  2  0  8  0    
14|    16  7  0 16 16 17 17 20 16  0 10  0    
13|    16  5  0 18 11 15 18 17 17  0 11 12    
12|    18  5  0 18 21 15 16 15 20  0 14 13    
11|    16  6  0  4 20 15 18 13 16  0 16 15    
10|    16 24  0 17 19 22 17 21 19  0 18 15    
 9|    12 24  0 11  1 16 19 20  9  0 11 13    
 8|    16 18  0  3  8 18 21 16 16  0 15 13    
 7|    20 16  0  8  9 17  9  6 17  0 19 15    
 6|     0 16  0  1 14 22 13 21  9  0 16 10    
 5|     7 16  0  9 14  2 21 22 15  0 10 18    
 4|     2  7  0 11 20 16 17 22 15  0 14 16    
 3|    16 22  0 19 18 17 16 18 17  0  9 13    
 2|    17 15  0 12 17 11 13 10 16  0  0  0    
 1|     0 13  0 17 13  1  4 21 16  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.21

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|    20  3  0  0  0  0  4  0  0  0  6  0    
15|    19 20  0 20 20 31 29 27  2  0 13  0    
14|    20  7  0 20 20 20 29 28 22  0 15  0    
13|    20  5  0 20 15 16 25 30 25  0 26 30    
12|    21  5  0 22 24 26 22 25 20  0 18 30    
11|    20  6  0  5 23 27 30 27 29  0 16 30    
10|    20 24  0 20 22 25 30 28 26  0 29 26    
 9|    16 24  0 15  1 32 25 22 11  0 31 26    
 8|    25 18  0  3 13 24 29 22 19  0 24 22    
 7|    20 16  0  8 15 23 16  6 23  0 26 22    
 6|     0 16  0  1 19 25 27 25 16  0 23 23    
 5|    22 16  0 23 24  2 26 28 18  0 20 18    
 4|     2  7  0 16 20 22 20 26 25  0 24 16    
 3|    22 25  0 28 23 25 21 25 21  0 20 24    
 2|    25 20  0 29 17 19 27 28 16  0  0  0    
 1|     0 25  0 25 30  1  4 21 17  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 20.19

***** Run Time Info *****
Run Time:  1
