RISING EDGE AND FALLING EDGE https://stackoverflow.com/questions/50461404
MODELSIM SIMULATION https://blog.csdn.net/u013273161/article/details/82454134

TESTBENCH TUTORIAL https://vhdlguide.readthedocs.io/en/latest/vhdl/testbench.html#
TESTBENCH CREATION https://www.doulos.com/knowhow/perl/testbench_creation/

HOW SIGNAL ASSIGNMENT WORK IN PROCESS https://stackoverflow.com/questions/5060635/how-does-signal-assignment-work-in-a-process


1. inside process, the sequence of order
2. how to explain my results
3. how to correct my results precisely


