Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)

Date      :  Sun Jan 18 23:06:58 2026
Project   :  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1
Component :  MIV_ESS_C0
Family    :  PolarFireSoC


HDL source files for all Synthesis and Simulation tools:
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/MIV_ESS_C0.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/MIV_ESS_C0.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/core/coregpio.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/Rx_async.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/Tx_async.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/CoreUART.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_g5.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_APB3/2.0.100/rtl/vlog/core/miv_apb3.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_APB3/2.0.100/rtl/vlog/core/miv_apb3_muxptob3.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_APB3/2.0.100/rtl/vlog/core/miv_apb3_iaddr_reg.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_ESS_APB_TO_APB/2.0.100/rtl/MIV_ESS_APB_TO_APB.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_ESS_RESET_CTRL/2.0.101/rtl/MIV_ESS_RESET_CTRL.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_ESS_RESET_CTRL/2.0.101/rtl/RESET_CTRL.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/apb_interface.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/interrupt_claim_complete.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/interrupt_enable_register.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/interrupt_pending_register.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/miv_plic.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/core/plic_gateway.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/MIV_ESS_C0.v

Stimulus files for all Simulation tools:
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Actel/DirectCore/CoreGPIO/3.2.102/bfmtovec.exe
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Actel/DirectCore/CoreGPIO/3.2.102/bfmtovec.lin
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/bfmtovec_compile.do
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/coregpio_usertb_apb_master.bfm
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/coregpio_usertb_include.bfm
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/wave_vlog.do
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Actel/DirectCore/CoreUARTapb/5.7.100/mti/scripts/bfmtovec.exe
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Actel/DirectCore/CoreUARTapb/5.7.100/mti/scripts/bfmtovec.lin
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/mti/scripts/bfmtovec_compile.do
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/mti/scripts/coreuart_usertb_apb_master.bfm
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/mti/scripts/coreuart_usertb_include.bfm
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/mti/scripts/wave_vlog_amba.do

    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_ahbl.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_ahblapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_ahbslave.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_apb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_apbslave.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/amba_bfm/bfm_main.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/coreparameters.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreGPIO_0/rtl/vlog/test/user/testbench.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/coreparameters.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_ahbl.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_ahblapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_ahbslave.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_ahbslaveext.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_apb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_apbslave.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_apbslaveext.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_apbtoapb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/amba_bfm/bfm_main.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/work/MIV_ESS_C0/CoreUARTapb_0/rtl/vlog/test/user/testbench.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/test/miv_plic_tb.v
    C:/polarfire-soc-discovery-kit-reference-design_REPO_N2/MPFS_DISCOVERY_MIV_RV32_CFG1/component/Microchip/MiV/MIV_PLIC/2.0.100/test/coreparameters.v

