Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Mar 10 11:02:53 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   uart_unit/fifo_tx_unit/Mram_array_reg1_RAMD_D1_O


