<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: SCG_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s_c_g___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCG_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___s_c_g___peripheral___access___layer.html">SCG Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SCG - Size of Registers Arrays.  
 <a href="struct_s_c_g___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a></td></tr>
<tr class="memdesc:ab20ff3f0387cbcc2652477ed5d2702df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID Register, offset: 0x0.  <a href="struct_s_c_g___type.html#ab20ff3f0387cbcc2652477ed5d2702df">More...</a><br /></td></tr>
<tr class="separator:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96563b10e1e91f05203f88047408044a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a></td></tr>
<tr class="memdesc:a96563b10e1e91f05203f88047408044a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Register, offset: 0x4.  <a href="struct_s_c_g___type.html#a96563b10e1e91f05203f88047408044a">More...</a><br /></td></tr>
<tr class="separator:a96563b10e1e91f05203f88047408044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd255125147b6bc68e375da0b0a1f16b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#acd255125147b6bc68e375da0b0a1f16b">CSR</a></td></tr>
<tr class="memdesc:acd255125147b6bc68e375da0b0a1f16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Status Register, offset: 0x10.  <a href="struct_s_c_g___type.html#acd255125147b6bc68e375da0b0a1f16b">More...</a><br /></td></tr>
<tr class="separator:acd255125147b6bc68e375da0b0a1f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288abe71896d422d8c855cfb161c8d15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a288abe71896d422d8c855cfb161c8d15">RCCR</a></td></tr>
<tr class="memdesc:a288abe71896d422d8c855cfb161c8d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run Clock Control Register, offset: 0x14.  <a href="struct_s_c_g___type.html#a288abe71896d422d8c855cfb161c8d15">More...</a><br /></td></tr>
<tr class="separator:a288abe71896d422d8c855cfb161c8d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697344e75543c71d76b265916e4cffba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a697344e75543c71d76b265916e4cffba">VCCR</a></td></tr>
<tr class="memdesc:a697344e75543c71d76b265916e4cffba"><td class="mdescLeft">&#160;</td><td class="mdescRight">VLPR Clock Control Register, offset: 0x18.  <a href="struct_s_c_g___type.html#a697344e75543c71d76b265916e4cffba">More...</a><br /></td></tr>
<tr class="separator:a697344e75543c71d76b265916e4cffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71d217beff3fa43fd14b5a9bea66849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ac71d217beff3fa43fd14b5a9bea66849">HCCR</a></td></tr>
<tr class="memdesc:ac71d217beff3fa43fd14b5a9bea66849"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSRUN Clock Control Register, offset: 0x1C.  <a href="struct_s_c_g___type.html#ac71d217beff3fa43fd14b5a9bea66849">More...</a><br /></td></tr>
<tr class="separator:ac71d217beff3fa43fd14b5a9bea66849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0470cd9d014910ae0d5457f4de8111ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a0470cd9d014910ae0d5457f4de8111ce">CLKOUTCNFG</a></td></tr>
<tr class="memdesc:a0470cd9d014910ae0d5457f4de8111ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG CLKOUT Configuration Register, offset: 0x20.  <a href="struct_s_c_g___type.html#a0470cd9d014910ae0d5457f4de8111ce">More...</a><br /></td></tr>
<tr class="separator:a0470cd9d014910ae0d5457f4de8111ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61db19a90c3279434af03d476575ceb4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a61db19a90c3279434af03d476575ceb4">RESERVED_1</a> [220]</td></tr>
<tr class="separator:a61db19a90c3279434af03d476575ceb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbd7ee2913a475f931ca2f4d2bbb698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a2cbd7ee2913a475f931ca2f4d2bbb698">SOSCCSR</a></td></tr>
<tr class="memdesc:a2cbd7ee2913a475f931ca2f4d2bbb698"><td class="mdescLeft">&#160;</td><td class="mdescRight">System OSC Control Status Register, offset: 0x100.  <a href="struct_s_c_g___type.html#a2cbd7ee2913a475f931ca2f4d2bbb698">More...</a><br /></td></tr>
<tr class="separator:a2cbd7ee2913a475f931ca2f4d2bbb698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17c77ec0c9279696e7ee69d74558d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ac17c77ec0c9279696e7ee69d74558d47">SOSCDIV</a></td></tr>
<tr class="memdesc:ac17c77ec0c9279696e7ee69d74558d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">System OSC Divide Register, offset: 0x104.  <a href="struct_s_c_g___type.html#ac17c77ec0c9279696e7ee69d74558d47">More...</a><br /></td></tr>
<tr class="separator:ac17c77ec0c9279696e7ee69d74558d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974e44b7adfaa015ec1df15e8d6ea728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a974e44b7adfaa015ec1df15e8d6ea728">SOSCCFG</a></td></tr>
<tr class="memdesc:a974e44b7adfaa015ec1df15e8d6ea728"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Oscillator Configuration Register, offset: 0x108.  <a href="struct_s_c_g___type.html#a974e44b7adfaa015ec1df15e8d6ea728">More...</a><br /></td></tr>
<tr class="separator:a974e44b7adfaa015ec1df15e8d6ea728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab768a2a7d51ec3694e6fe76ad6902cb0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ab768a2a7d51ec3694e6fe76ad6902cb0">RESERVED_2</a> [244]</td></tr>
<tr class="separator:ab768a2a7d51ec3694e6fe76ad6902cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe943c98a81445664e92fa41247fb9a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#abe943c98a81445664e92fa41247fb9a8">SIRCCSR</a></td></tr>
<tr class="memdesc:abe943c98a81445664e92fa41247fb9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow IRC Control Status Register, offset: 0x200.  <a href="struct_s_c_g___type.html#abe943c98a81445664e92fa41247fb9a8">More...</a><br /></td></tr>
<tr class="separator:abe943c98a81445664e92fa41247fb9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3af6ea0a8bf5dfad21891ab12b86e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a9c3af6ea0a8bf5dfad21891ab12b86e4">SIRCDIV</a></td></tr>
<tr class="memdesc:a9c3af6ea0a8bf5dfad21891ab12b86e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow IRC Divide Register, offset: 0x204.  <a href="struct_s_c_g___type.html#a9c3af6ea0a8bf5dfad21891ab12b86e4">More...</a><br /></td></tr>
<tr class="separator:a9c3af6ea0a8bf5dfad21891ab12b86e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e4839ba6a6a0b81b7bab095e193c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a49e4839ba6a6a0b81b7bab095e193c08">SIRCCFG</a></td></tr>
<tr class="memdesc:a49e4839ba6a6a0b81b7bab095e193c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow IRC Configuration Register, offset: 0x208.  <a href="struct_s_c_g___type.html#a49e4839ba6a6a0b81b7bab095e193c08">More...</a><br /></td></tr>
<tr class="separator:a49e4839ba6a6a0b81b7bab095e193c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53988b8451f19b5c55903658dd4d5aa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#ab53988b8451f19b5c55903658dd4d5aa">RESERVED_3</a> [244]</td></tr>
<tr class="separator:ab53988b8451f19b5c55903658dd4d5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787db7d225aa78f8a3dc6c81b898be18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a787db7d225aa78f8a3dc6c81b898be18">FIRCCSR</a></td></tr>
<tr class="memdesc:a787db7d225aa78f8a3dc6c81b898be18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRC Control Status Register, offset: 0x300.  <a href="struct_s_c_g___type.html#a787db7d225aa78f8a3dc6c81b898be18">More...</a><br /></td></tr>
<tr class="separator:a787db7d225aa78f8a3dc6c81b898be18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebf2fbd0e6135741ff9a4726b7601b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#afebf2fbd0e6135741ff9a4726b7601b8">FIRCDIV</a></td></tr>
<tr class="memdesc:afebf2fbd0e6135741ff9a4726b7601b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRC Divide Register, offset: 0x304.  <a href="struct_s_c_g___type.html#afebf2fbd0e6135741ff9a4726b7601b8">More...</a><br /></td></tr>
<tr class="separator:afebf2fbd0e6135741ff9a4726b7601b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0579b90bff4b64f2a191c559b644d22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a0579b90bff4b64f2a191c559b644d22b">FIRCCFG</a></td></tr>
<tr class="memdesc:a0579b90bff4b64f2a191c559b644d22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRC Configuration Register, offset: 0x308.  <a href="struct_s_c_g___type.html#a0579b90bff4b64f2a191c559b644d22b">More...</a><br /></td></tr>
<tr class="separator:a0579b90bff4b64f2a191c559b644d22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa993af8fdb2b83294238cbc7c88e662a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#aa993af8fdb2b83294238cbc7c88e662a">RESERVED_4</a> [756]</td></tr>
<tr class="separator:aa993af8fdb2b83294238cbc7c88e662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec8f5994bcbe98141d05dc829417df7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a7ec8f5994bcbe98141d05dc829417df7">SPLLCSR</a></td></tr>
<tr class="memdesc:a7ec8f5994bcbe98141d05dc829417df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System PLL Control Status Register, offset: 0x600.  <a href="struct_s_c_g___type.html#a7ec8f5994bcbe98141d05dc829417df7">More...</a><br /></td></tr>
<tr class="separator:a7ec8f5994bcbe98141d05dc829417df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c22f1d3fbfc4a2f6445da4338befd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#af9c22f1d3fbfc4a2f6445da4338befd1">SPLLDIV</a></td></tr>
<tr class="memdesc:af9c22f1d3fbfc4a2f6445da4338befd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">System PLL Divide Register, offset: 0x604.  <a href="struct_s_c_g___type.html#af9c22f1d3fbfc4a2f6445da4338befd1">More...</a><br /></td></tr>
<tr class="separator:af9c22f1d3fbfc4a2f6445da4338befd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44825f9c5c8eb3fc1a175efb84ba14be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_g___type.html#a44825f9c5c8eb3fc1a175efb84ba14be">SPLLCFG</a></td></tr>
<tr class="memdesc:a44825f9c5c8eb3fc1a175efb84ba14be"><td class="mdescLeft">&#160;</td><td class="mdescRight">System PLL Configuration Register, offset: 0x608.  <a href="struct_s_c_g___type.html#a44825f9c5c8eb3fc1a175efb84ba14be">More...</a><br /></td></tr>
<tr class="separator:a44825f9c5c8eb3fc1a175efb84ba14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SCG - Size of Registers Arrays. </p>
<p>SCG - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0470cd9d014910ae0d5457f4de8111ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0470cd9d014910ae0d5457f4de8111ce">&#9670;&nbsp;</a></span>CLKOUTCNFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKOUTCNFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG CLKOUT Configuration Register, offset: 0x20. </p>

</div>
</div>
<a id="acd255125147b6bc68e375da0b0a1f16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd255125147b6bc68e375da0b0a1f16b">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Status Register, offset: 0x10. </p>

</div>
</div>
<a id="a0579b90bff4b64f2a191c559b644d22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0579b90bff4b64f2a191c559b644d22b">&#9670;&nbsp;</a></span>FIRCCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIRCCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IRC Configuration Register, offset: 0x308. </p>

</div>
</div>
<a id="a787db7d225aa78f8a3dc6c81b898be18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787db7d225aa78f8a3dc6c81b898be18">&#9670;&nbsp;</a></span>FIRCCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIRCCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IRC Control Status Register, offset: 0x300. </p>

</div>
</div>
<a id="afebf2fbd0e6135741ff9a4726b7601b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afebf2fbd0e6135741ff9a4726b7601b8">&#9670;&nbsp;</a></span>FIRCDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIRCDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast IRC Divide Register, offset: 0x304. </p>

</div>
</div>
<a id="ac71d217beff3fa43fd14b5a9bea66849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71d217beff3fa43fd14b5a9bea66849">&#9670;&nbsp;</a></span>HCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSRUN Clock Control Register, offset: 0x1C. </p>

</div>
</div>
<a id="a96563b10e1e91f05203f88047408044a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96563b10e1e91f05203f88047408044a">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter Register, offset: 0x4. </p>

</div>
</div>
<a id="a288abe71896d422d8c855cfb161c8d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288abe71896d422d8c855cfb161c8d15">&#9670;&nbsp;</a></span>RCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run Clock Control Register, offset: 0x14. </p>

</div>
</div>
<a id="ab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61db19a90c3279434af03d476575ceb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61db19a90c3279434af03d476575ceb4">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[220]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab768a2a7d51ec3694e6fe76ad6902cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab768a2a7d51ec3694e6fe76ad6902cb0">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[244]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53988b8451f19b5c55903658dd4d5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53988b8451f19b5c55903658dd4d5aa">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[244]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa993af8fdb2b83294238cbc7c88e662a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa993af8fdb2b83294238cbc7c88e662a">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[756]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49e4839ba6a6a0b81b7bab095e193c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e4839ba6a6a0b81b7bab095e193c08">&#9670;&nbsp;</a></span>SIRCCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIRCCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slow IRC Configuration Register, offset: 0x208. </p>

</div>
</div>
<a id="abe943c98a81445664e92fa41247fb9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe943c98a81445664e92fa41247fb9a8">&#9670;&nbsp;</a></span>SIRCCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIRCCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slow IRC Control Status Register, offset: 0x200. </p>

</div>
</div>
<a id="a9c3af6ea0a8bf5dfad21891ab12b86e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c3af6ea0a8bf5dfad21891ab12b86e4">&#9670;&nbsp;</a></span>SIRCDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIRCDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slow IRC Divide Register, offset: 0x204. </p>

</div>
</div>
<a id="a974e44b7adfaa015ec1df15e8d6ea728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974e44b7adfaa015ec1df15e8d6ea728">&#9670;&nbsp;</a></span>SOSCCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOSCCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Oscillator Configuration Register, offset: 0x108. </p>

</div>
</div>
<a id="a2cbd7ee2913a475f931ca2f4d2bbb698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cbd7ee2913a475f931ca2f4d2bbb698">&#9670;&nbsp;</a></span>SOSCCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOSCCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System OSC Control Status Register, offset: 0x100. </p>

</div>
</div>
<a id="ac17c77ec0c9279696e7ee69d74558d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17c77ec0c9279696e7ee69d74558d47">&#9670;&nbsp;</a></span>SOSCDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOSCDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System OSC Divide Register, offset: 0x104. </p>

</div>
</div>
<a id="a44825f9c5c8eb3fc1a175efb84ba14be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44825f9c5c8eb3fc1a175efb84ba14be">&#9670;&nbsp;</a></span>SPLLCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPLLCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System PLL Configuration Register, offset: 0x608. </p>

</div>
</div>
<a id="a7ec8f5994bcbe98141d05dc829417df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec8f5994bcbe98141d05dc829417df7">&#9670;&nbsp;</a></span>SPLLCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPLLCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System PLL Control Status Register, offset: 0x600. </p>

</div>
</div>
<a id="af9c22f1d3fbfc4a2f6445da4338befd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c22f1d3fbfc4a2f6445da4338befd1">&#9670;&nbsp;</a></span>SPLLDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPLLDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System PLL Divide Register, offset: 0x604. </p>

</div>
</div>
<a id="a697344e75543c71d76b265916e4cffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697344e75543c71d76b265916e4cffba">&#9670;&nbsp;</a></span>VCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VLPR Clock Control Register, offset: 0x18. </p>

</div>
</div>
<a id="ab20ff3f0387cbcc2652477ed5d2702df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ff3f0387cbcc2652477ed5d2702df">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VERID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID Register, offset: 0x0. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_c_g___type.html">SCG_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
