// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fused_cnn_layer,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=10.224500,HLS_SYN_LAT=24,HLS_SYN_TPT=22,HLS_SYN_MEM=18,HLS_SYN_DSP=11,HLS_SYN_FF=12571,HLS_SYN_LUT=20810,HLS_VERSION=2020_1}" *)

module fused_cnn_layer (
        ap_clk,
        ap_rst_n,
        in_0_TDATA,
        in_0_TVALID,
        in_0_TREADY,
        in_1_TDATA,
        in_1_TVALID,
        in_1_TREADY,
        in_0_TKEEP,
        in_1_TKEEP,
        in_0_TSTRB,
        in_1_TSTRB,
        in_0_TLAST,
        in_1_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 22'd1;
parameter    ap_ST_fsm_pp0_stage1 = 22'd2;
parameter    ap_ST_fsm_pp0_stage2 = 22'd4;
parameter    ap_ST_fsm_pp0_stage3 = 22'd8;
parameter    ap_ST_fsm_pp0_stage4 = 22'd16;
parameter    ap_ST_fsm_pp0_stage5 = 22'd32;
parameter    ap_ST_fsm_pp0_stage6 = 22'd64;
parameter    ap_ST_fsm_pp0_stage7 = 22'd128;
parameter    ap_ST_fsm_pp0_stage8 = 22'd256;
parameter    ap_ST_fsm_pp0_stage9 = 22'd512;
parameter    ap_ST_fsm_pp0_stage10 = 22'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 22'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 22'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 22'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 22'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 22'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 22'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 22'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 22'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 22'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 22'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 22'd2097152;

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_0_TDATA;
input   in_0_TVALID;
output   in_0_TREADY;
input  [63:0] in_1_TDATA;
input   in_1_TVALID;
output   in_1_TREADY;
input  [7:0] in_0_TKEEP;
input  [7:0] in_1_TKEEP;
input  [7:0] in_0_TSTRB;
input  [7:0] in_1_TSTRB;
input  [0:0] in_0_TLAST;
input  [0:0] in_1_TLAST;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [7:0] out_r_TKEEP;
output  [7:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;

reg in_0_TREADY;
reg in_1_TREADY;

 reg    ap_rst_n_inv;
wire    grp_kernel_fu_112_in_0_TDATA_blk_n;
reg    in_0_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    ap_enable_reg_pp0_iter1;
wire    grp_kernel_fu_112_in_1_TDATA_blk_n;
reg    in_1_TDATA_blk_n;
wire    grp_kernel_fu_112_out_r_TDATA_blk_n;
reg    out_r_TDATA_blk_n;
reg    ap_block_state3_pp0_stage2_iter0;
wire    regslice_both_out_V_data_V_U_apdone_blk;
reg    ap_block_state25_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_subdone;
wire    ap_CS_fsm_pp0_stage21;
wire    grp_kernel_fu_112_ap_start;
wire    grp_kernel_fu_112_ap_done;
wire    grp_kernel_fu_112_ap_idle;
wire    grp_kernel_fu_112_ap_ready;
reg    grp_kernel_fu_112_ap_ce;
wire    grp_kernel_fu_112_in_0_TREADY;
wire    grp_kernel_fu_112_in_1_TREADY;
wire   [63:0] grp_kernel_fu_112_out_r_TDATA;
wire    grp_kernel_fu_112_out_r_TVALID;
wire    grp_kernel_fu_112_out_r_TREADY;
wire   [7:0] grp_kernel_fu_112_out_r_TKEEP;
wire   [7:0] grp_kernel_fu_112_out_r_TSTRB;
wire   [0:0] grp_kernel_fu_112_out_r_TLAST;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call20;
wire    ap_block_state24_pp0_stage1_iter1_ignore_call20;
wire    ap_block_pp0_stage1_11001_ignoreCallOp26;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call20;
reg    ap_block_state25_pp0_stage2_iter1_ignore_call20;
reg    ap_block_pp0_stage2_11001_ignoreCallOp27;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call20;
wire    ap_block_pp0_stage3_11001_ignoreCallOp28;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call20;
wire    ap_block_pp0_stage4_11001_ignoreCallOp29;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call20;
wire    ap_block_pp0_stage5_11001_ignoreCallOp30;
wire    ap_block_state7_pp0_stage6_iter0_ignore_call20;
wire    ap_block_pp0_stage6_11001_ignoreCallOp31;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call20;
wire    ap_block_pp0_stage7_11001_ignoreCallOp32;
wire    ap_block_state9_pp0_stage8_iter0_ignore_call20;
wire    ap_block_pp0_stage8_11001_ignoreCallOp33;
wire    ap_block_state10_pp0_stage9_iter0_ignore_call20;
wire    ap_block_pp0_stage9_11001_ignoreCallOp34;
wire    ap_block_state11_pp0_stage10_iter0_ignore_call20;
wire    ap_block_pp0_stage10_11001_ignoreCallOp35;
wire    ap_block_state12_pp0_stage11_iter0_ignore_call20;
wire    ap_block_pp0_stage11_11001_ignoreCallOp36;
wire    ap_block_state13_pp0_stage12_iter0_ignore_call20;
wire    ap_block_pp0_stage12_11001_ignoreCallOp37;
wire    ap_block_state14_pp0_stage13_iter0_ignore_call20;
wire    ap_block_pp0_stage13_11001_ignoreCallOp38;
wire    ap_block_state15_pp0_stage14_iter0_ignore_call20;
wire    ap_block_pp0_stage14_11001_ignoreCallOp39;
wire    ap_block_state16_pp0_stage15_iter0_ignore_call20;
wire    ap_block_pp0_stage15_11001_ignoreCallOp40;
wire    ap_block_state17_pp0_stage16_iter0_ignore_call20;
wire    ap_block_pp0_stage16_11001_ignoreCallOp41;
wire    ap_block_state18_pp0_stage17_iter0_ignore_call20;
wire    ap_block_pp0_stage17_11001_ignoreCallOp42;
wire    ap_block_state19_pp0_stage18_iter0_ignore_call20;
wire    ap_block_pp0_stage18_11001_ignoreCallOp43;
wire    ap_block_state20_pp0_stage19_iter0_ignore_call20;
wire    ap_block_pp0_stage19_11001_ignoreCallOp44;
wire    ap_block_state21_pp0_stage20_iter0_ignore_call20;
wire    ap_block_pp0_stage20_11001_ignoreCallOp45;
wire    ap_block_state22_pp0_stage21_iter0_ignore_call20;
wire    ap_block_pp0_stage21_11001_ignoreCallOp46;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state23_pp0_stage0_iter1_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp47;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_CS_fsm_pp0_stage0;
reg    grp_kernel_fu_112_ap_start_reg;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state23_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state24_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage9;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage19;
reg   [21:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage16_11001;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_pp0_stage21_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_in_0_V_data_V_U_apdone_blk;
wire   [63:0] in_0_TDATA_int;
wire    in_0_TVALID_int;
reg    in_0_TREADY_int;
wire    regslice_both_in_0_V_data_V_U_ack_in;
wire    regslice_both_in_1_V_data_V_U_apdone_blk;
wire   [63:0] in_1_TDATA_int;
wire    in_1_TVALID_int;
reg    in_1_TREADY_int;
wire    regslice_both_in_1_V_data_V_U_ack_in;
wire    regslice_both_in_0_V_keep_V_U_apdone_blk;
wire   [7:0] in_0_TKEEP_int;
wire    regslice_both_in_0_V_keep_V_U_vld_out;
wire    regslice_both_in_0_V_keep_V_U_ack_in;
wire    regslice_both_in_1_V_keep_V_U_apdone_blk;
wire   [7:0] in_1_TKEEP_int;
wire    regslice_both_in_1_V_keep_V_U_vld_out;
wire    regslice_both_in_1_V_keep_V_U_ack_in;
wire    regslice_both_in_0_V_strb_V_U_apdone_blk;
wire   [7:0] in_0_TSTRB_int;
wire    regslice_both_in_0_V_strb_V_U_vld_out;
wire    regslice_both_in_0_V_strb_V_U_ack_in;
wire    regslice_both_in_1_V_strb_V_U_apdone_blk;
wire   [7:0] in_1_TSTRB_int;
wire    regslice_both_in_1_V_strb_V_U_vld_out;
wire    regslice_both_in_1_V_strb_V_U_ack_in;
wire    regslice_both_in_0_V_last_V_U_apdone_blk;
wire   [0:0] in_0_TLAST_int;
wire    regslice_both_in_0_V_last_V_U_vld_out;
wire    regslice_both_in_0_V_last_V_U_ack_in;
wire    regslice_both_in_1_V_last_V_U_apdone_blk;
wire   [0:0] in_1_TLAST_int;
wire    regslice_both_in_1_V_last_V_U_vld_out;
wire    regslice_both_in_1_V_last_V_U_ack_in;
wire    out_r_TREADY_int;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_kernel_fu_112_ap_start_reg = 1'b0;
end

kernel grp_kernel_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_fu_112_ap_start),
    .ap_done(grp_kernel_fu_112_ap_done),
    .ap_idle(grp_kernel_fu_112_ap_idle),
    .ap_ready(grp_kernel_fu_112_ap_ready),
    .ap_ce(grp_kernel_fu_112_ap_ce),
    .in_0_TDATA(in_0_TDATA_int),
    .in_0_TVALID(in_0_TVALID_int),
    .in_0_TREADY(grp_kernel_fu_112_in_0_TREADY),
    .in_1_TDATA(in_1_TDATA_int),
    .in_1_TVALID(in_1_TVALID_int),
    .in_1_TREADY(grp_kernel_fu_112_in_1_TREADY),
    .in_0_TKEEP(in_0_TKEEP_int),
    .in_1_TKEEP(in_1_TKEEP_int),
    .in_0_TSTRB(in_0_TSTRB_int),
    .in_1_TSTRB(in_1_TSTRB_int),
    .in_0_TLAST(in_0_TLAST_int),
    .in_1_TLAST(in_1_TLAST_int),
    .out_r_TDATA(grp_kernel_fu_112_out_r_TDATA),
    .out_r_TVALID(grp_kernel_fu_112_out_r_TVALID),
    .out_r_TREADY(grp_kernel_fu_112_out_r_TREADY),
    .out_r_TKEEP(grp_kernel_fu_112_out_r_TKEEP),
    .out_r_TSTRB(grp_kernel_fu_112_out_r_TSTRB),
    .out_r_TLAST(grp_kernel_fu_112_out_r_TLAST),
    .in_0_TDATA_blk_n(grp_kernel_fu_112_in_0_TDATA_blk_n),
    .in_1_TDATA_blk_n(grp_kernel_fu_112_in_1_TDATA_blk_n),
    .out_r_TDATA_blk_n(grp_kernel_fu_112_out_r_TDATA_blk_n)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_0_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_0_TDATA),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_data_V_U_ack_in),
    .data_out(in_0_TDATA_int),
    .vld_out(in_0_TVALID_int),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_1_TDATA),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_data_V_U_ack_in),
    .data_out(in_1_TDATA_int),
    .vld_out(in_1_TVALID_int),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_0_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_0_TKEEP),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_keep_V_U_ack_in),
    .data_out(in_0_TKEEP_int),
    .vld_out(regslice_both_in_0_V_keep_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_1_TKEEP),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_keep_V_U_ack_in),
    .data_out(in_1_TKEEP_int),
    .vld_out(regslice_both_in_1_V_keep_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_0_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_0_TSTRB),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_strb_V_U_ack_in),
    .data_out(in_0_TSTRB_int),
    .vld_out(regslice_both_in_0_V_strb_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_1_TSTRB),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_strb_V_U_ack_in),
    .data_out(in_1_TSTRB_int),
    .vld_out(regslice_both_in_1_V_strb_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_0_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_0_TLAST),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_last_V_U_ack_in),
    .data_out(in_0_TLAST_int),
    .vld_out(regslice_both_in_0_V_last_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_1_TLAST),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_last_V_U_ack_in),
    .data_out(in_1_TLAST_int),
    .vld_out(regslice_both_in_1_V_last_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_kernel_fu_112_out_r_TDATA),
    .vld_in(grp_kernel_fu_112_out_r_TVALID),
    .ack_in(out_r_TREADY_int),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_kernel_fu_112_out_r_TKEEP),
    .vld_in(grp_kernel_fu_112_out_r_TVALID),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_kernel_fu_112_out_r_TSTRB),
    .vld_in(grp_kernel_fu_112_out_r_TVALID),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_kernel_fu_112_out_r_TLAST),
    .vld_in(grp_kernel_fu_112_out_r_TVALID),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_kernel_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fu_112_ap_ready == 1'b1)) begin
            grp_kernel_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp27)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp26)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp45)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp44)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp43)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp42)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp41)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp40)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp39)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp38)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp37)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp36)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp35)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp34)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp33)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp32)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp31)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp30)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp29)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp28)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_kernel_fu_112_ap_ce = 1'b1;
    end else begin
        grp_kernel_fu_112_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_0_TDATA_blk_n = grp_kernel_fu_112_in_0_TDATA_blk_n;
    end else begin
        in_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_0_TVALID == 1'b1) & (regslice_both_in_0_V_data_V_U_ack_in == 1'b1))) begin
        in_0_TREADY = 1'b1;
    end else begin
        in_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_0_TREADY_int = grp_kernel_fu_112_in_0_TREADY;
    end else begin
        in_0_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_1_TDATA_blk_n = grp_kernel_fu_112_in_1_TDATA_blk_n;
    end else begin
        in_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_1_TVALID == 1'b1) & (regslice_both_in_1_V_data_V_U_ack_in == 1'b1))) begin
        in_1_TREADY = 1'b1;
    end else begin
        in_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1))) begin
        in_1_TREADY_int = grp_kernel_fu_112_in_1_TREADY;
    end else begin
        in_1_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_r_TDATA_blk_n = grp_kernel_fu_112_out_r_TDATA_blk_n;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001_ignoreCallOp44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))) | ((1'b1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))) | ((1'b1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001_ignoreCallOp45 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001_ignoreCallOp46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((regslice_both_out_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp27 = ((regslice_both_out_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((regslice_both_out_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == 1'b1) & ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage1_iter1 = ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0));
end

assign ap_block_state24_pp0_stage1_iter1_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage2_iter1 = (regslice_both_out_V_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state25_pp0_stage2_iter1_ignore_call20 = (regslice_both_out_V_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((grp_kernel_fu_112_out_r_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_1_TDATA_blk_n == 1'b0) | (grp_kernel_fu_112_in_0_TDATA_blk_n == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_kernel_fu_112_ap_start = grp_kernel_fu_112_ap_start_reg;

assign grp_kernel_fu_112_out_r_TREADY = (out_r_TREADY_int & ap_CS_fsm_pp0_stage1);

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

endmodule //fused_cnn_layer
