//Fast Interrupt Request (FIQ) exception
//Is generated by asserting the FIQ input on the processor.
//Designed to support a dat transfer or channel process, and has sufficient private registers to remove the need for 
//register saving, therefore minimising the over of context switching.
//If F bit is clear, ARM checks for an FIQ at instruction boundaries.
R14_fiq = address of next instruction to be executed + 4
SPSR_fiq = CPSR
CPSR[4:0] = 0b10001			//Enter FIQ mode
CPSR[5] = 0				//Execute in ARM state
CPSR[6] = 1				//Disable fast interrupt
CPSR[7] = 1				//DIsable normal interrupt
CPSR[8] = 1				//Disable imprecise data aborts(ARMv6 only)
CPSR[9] = CP15_reg1_EEbit		//ENdianness on exception entry
if VE==0 then
	if high vectors configured then
		PC = 0xFFFF001C
	else
		PC = 0x0000001C
else
	PC = IMPLEMENTATION DEFINED
//to restore CPSR and PC
//SUBS PC,R14,#4