#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 22 21:59:24 2025
# Process ID: 9120
# Current directory: D:/FPGA_Learning_Journey/Pro/DDR3___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9612 D:\FPGA_Learning_Journey\Pro\DDR3___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/DDR3___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/DDR3___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/DDR3___/project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.840 ; gain = 310.156
update_compile_order -fileset sources_1
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 22:26:04 2025...
