Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/teste_3_plataformas/intel/a.prj/components/bubbleSort/bubbleSort.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/teste_3_plataformas/intel/a.prj/components/bubbleSort/bubbleSort --family="Arria 10" --part=10AX115U1F45I1SG
Info: bubbleSort: "Transforming system: bubbleSort"
Info: bubbleSort: "Naming system components in system: bubbleSort"
Info: bubbleSort: "Processing generation queue"
Info: bubbleSort: "Generating: bubbleSort"
Info: bubbleSort: "Generating: bubbleSort_internal"
Info: bubbleSort: Done "bubbleSort" with 2 modules, 228 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/teste_3_plataformas/intel/a.prj/components/bubbleSort/bubbleSort.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/teste_3_plataformas/intel/a.prj/components/bubbleSort/bubbleSort --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
