# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Caminho_de_dados_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/decodificacao.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/decodificacao.v 
# -- Compiling module decodificacao
# 
# Top level modules:
# 	decodificacao
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/sinaisdecontrole.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/sinaisdecontrole.v 
# -- Compiling module sinaisdecontrole
# 
# Top level modules:
# 	sinaisdecontrole
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/somapc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/somapc.v 
# -- Compiling module somapc
# 
# Top level modules:
# 	somapc
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/lerinstrucao.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/lerinstrucao.v 
# -- Compiling module lerinstrucao
# 
# Top level modules:
# 	lerinstrucao
# End time: 20:41:03 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:03 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/memoria.v 
# -- Compiling module memoria
# 
# Top level modules:
# 	memoria
# End time: 20:41:04 on Jun 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:04 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/registradores.v 
# -- Compiling module registradores
# 
# Top level modules:
# 	registradores
# End time: 20:41:04 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/itall/OneDrive/Documentos/Meus\ Projetos/Caminho-de-dados-RISCV/Quartus {C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/caminho_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:04 on Jun 03,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus" C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/caminho_tb.v 
# -- Compiling module caminho_tb
# 
# Top level modules:
# 	caminho_tb
# End time: 20:41:04 on Jun 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  caminho_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" caminho_tb 
# Start time: 20:41:04 on Jun 03,2023
# Loading work.caminho_tb
# Loading work.main
# Loading work.clock
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /caminho_tb/main_/clock File: C:/Users/itall/OneDrive/Documentos/Meus Projetos/Caminho-de-dados-RISCV/Quartus/clock.v
# Loading work.somapc
# Loading work.lerinstrucao
# Loading work.decodificacao
# Loading work.sinaisdecontrole
# Loading work.registradores
# Loading work.alu
# Loading work.memoria
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Caminho_de_dados_run_msim_rtl_verilog.do PAUSED at line 20
vsim work.main
# vsim work.main 
# Start time: 20:41:04 on Jun 03,2023
# Loading work.main
# Loading work.clock
# Loading work.somapc
# Loading work.lerinstrucao
# Loading work.decodificacao
# Loading work.sinaisdecontrole
# Loading work.registradores
# Loading work.alu
# Loading work.memoria
vsim work.somapc
# End time: 20:43:09 on Jun 03,2023, Elapsed time: 0:02:05
# Errors: 1, Warnings: 0
# vsim work.somapc 
# Start time: 20:43:09 on Jun 03,2023
# Loading work.somapc
add wave -position end sim:/somapc/*
force -freeze sim:/somapc/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
# End time: 21:36:29 on Jun 03,2023, Elapsed time: 0:53:20
# Errors: 0, Warnings: 0
