{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 08:00:58 2014 " "Info: Processing started: Wed May 28 08:00:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LCLK " "Info: Assuming node \"LCLK\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[25\] " "Info: Assuming node \"B\[25\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[27\] " "Info: Assuming node \"B\[27\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[26\] " "Info: Assuming node \"B\[26\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[24\] " "Info: Assuming node \"B\[24\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[18\] " "Info: Assuming node \"B\[18\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[19\] " "Info: Assuming node \"B\[19\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[23\] " "Info: Assuming node \"B\[23\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[22\] " "Info: Assuming node \"B\[22\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[21\] " "Info: Assuming node \"B\[21\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[20\] " "Info: Assuming node \"B\[20\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[17\] " "Info: Assuming node \"B\[17\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[16\] " "Info: Assuming node \"B\[16\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[29\] " "Info: Assuming node \"B\[29\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[31\] " "Info: Assuming node \"B\[31\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[28\] " "Info: Assuming node \"B\[28\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[30\] " "Info: Assuming node \"B\[30\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[3\] " "Info: Assuming node \"B\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[2\] " "Info: Assuming node \"B\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[8\] " "Info: Assuming node \"B\[8\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[10\] " "Info: Assuming node \"B\[10\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[11\] " "Info: Assuming node \"B\[11\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[9\] " "Info: Assuming node \"B\[9\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[12\] " "Info: Assuming node \"B\[12\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[13\] " "Info: Assuming node \"B\[13\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[15\] " "Info: Assuming node \"B\[15\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[14\] " "Info: Assuming node \"B\[14\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[6\] " "Info: Assuming node \"B\[6\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[4\] " "Info: Assuming node \"B\[4\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[5\] " "Info: Assuming node \"B\[5\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[7\] " "Info: Assuming node \"B\[7\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3360 3528 776 "B\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[3\] " "Info: Assuming node \"PULSE\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[2\] " "Info: Assuming node \"PULSE\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[1\] " "Info: Assuming node \"PULSE\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[0\] " "Info: Assuming node \"PULSE\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "186 " "Warning: Found 186 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[31\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~63 " "Info: Detected gated clock \"coin_reference:inst2\|C~63\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~62 " "Info: Detected gated clock \"coin_reference:inst2\|C~62\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[30\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~61 " "Info: Detected gated clock \"coin_reference:inst2\|C~61\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~60 " "Info: Detected gated clock \"coin_reference:inst2\|C~60\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[29\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~59 " "Info: Detected gated clock \"coin_reference:inst2\|C~59\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~58 " "Info: Detected gated clock \"coin_reference:inst2\|C~58\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[28\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~57 " "Info: Detected gated clock \"coin_reference:inst2\|C~57\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~56 " "Info: Detected gated clock \"coin_reference:inst2\|C~56\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[27\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~55 " "Info: Detected gated clock \"coin_reference:inst2\|C~55\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~54 " "Info: Detected gated clock \"coin_reference:inst2\|C~54\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[26\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~53 " "Info: Detected gated clock \"coin_reference:inst2\|C~53\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~52 " "Info: Detected gated clock \"coin_reference:inst2\|C~52\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[25\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~51 " "Info: Detected gated clock \"coin_reference:inst2\|C~51\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~50 " "Info: Detected gated clock \"coin_reference:inst2\|C~50\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[24\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~49 " "Info: Detected gated clock \"coin_reference:inst2\|C~49\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~48 " "Info: Detected gated clock \"coin_reference:inst2\|C~48\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[23\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~47 " "Info: Detected gated clock \"coin_reference:inst2\|C~47\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~46 " "Info: Detected gated clock \"coin_reference:inst2\|C~46\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[22\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~45 " "Info: Detected gated clock \"coin_reference:inst2\|C~45\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~44 " "Info: Detected gated clock \"coin_reference:inst2\|C~44\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[21\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~43 " "Info: Detected gated clock \"coin_reference:inst2\|C~43\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~42 " "Info: Detected gated clock \"coin_reference:inst2\|C~42\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[20\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~41 " "Info: Detected gated clock \"coin_reference:inst2\|C~41\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~40 " "Info: Detected gated clock \"coin_reference:inst2\|C~40\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[19\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~39 " "Info: Detected gated clock \"coin_reference:inst2\|C~39\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~38 " "Info: Detected gated clock \"coin_reference:inst2\|C~38\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[18\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~37 " "Info: Detected gated clock \"coin_reference:inst2\|C~37\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~36 " "Info: Detected gated clock \"coin_reference:inst2\|C~36\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[17\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~35 " "Info: Detected gated clock \"coin_reference:inst2\|C~35\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~34 " "Info: Detected gated clock \"coin_reference:inst2\|C~34\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[16\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~33 " "Info: Detected gated clock \"coin_reference:inst2\|C~33\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~32 " "Info: Detected gated clock \"coin_reference:inst2\|C~32\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[15\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~31 " "Info: Detected gated clock \"coin_reference:inst2\|C~31\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~30 " "Info: Detected gated clock \"coin_reference:inst2\|C~30\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[15\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[15\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~29 " "Info: Detected gated clock \"coin_reference:inst2\|C~29\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~28 " "Info: Detected gated clock \"coin_reference:inst2\|C~28\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[14\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[14\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[13\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~27 " "Info: Detected gated clock \"coin_reference:inst2\|C~27\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~26 " "Info: Detected gated clock \"coin_reference:inst2\|C~26\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[13\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[13\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[12\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~25 " "Info: Detected gated clock \"coin_reference:inst2\|C~25\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~24 " "Info: Detected gated clock \"coin_reference:inst2\|C~24\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[12\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[12\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[11\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~23 " "Info: Detected gated clock \"coin_reference:inst2\|C~23\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~22 " "Info: Detected gated clock \"coin_reference:inst2\|C~22\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[11\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[11\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[10\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~21 " "Info: Detected gated clock \"coin_reference:inst2\|C~21\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~20 " "Info: Detected gated clock \"coin_reference:inst2\|C~20\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[10\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[10\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[9\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~19 " "Info: Detected gated clock \"coin_reference:inst2\|C~19\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~18 " "Info: Detected gated clock \"coin_reference:inst2\|C~18\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[9\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[9\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[8\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~17 " "Info: Detected gated clock \"coin_reference:inst2\|C~17\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~16 " "Info: Detected gated clock \"coin_reference:inst2\|C~16\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[8\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[8\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[7\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~15 " "Info: Detected gated clock \"coin_reference:inst2\|C~15\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~14 " "Info: Detected gated clock \"coin_reference:inst2\|C~14\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[7\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[7\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[6\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~13 " "Info: Detected gated clock \"coin_reference:inst2\|C~13\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~12 " "Info: Detected gated clock \"coin_reference:inst2\|C~12\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[6\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[6\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[5\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~11 " "Info: Detected gated clock \"coin_reference:inst2\|C~11\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~10 " "Info: Detected gated clock \"coin_reference:inst2\|C~10\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[5\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[5\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[4\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~9 " "Info: Detected gated clock \"coin_reference:inst2\|C~9\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~8 " "Info: Detected gated clock \"coin_reference:inst2\|C~8\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[4\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[4\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[3\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~7 " "Info: Detected gated clock \"coin_reference:inst2\|C~7\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~6 " "Info: Detected gated clock \"coin_reference:inst2\|C~6\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[3\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[3\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[2\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~5 " "Info: Detected gated clock \"coin_reference:inst2\|C~5\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~4 " "Info: Detected gated clock \"coin_reference:inst2\|C~4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[2\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[2\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[1\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~3 " "Info: Detected gated clock \"coin_reference:inst2\|C~3\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~2 " "Info: Detected gated clock \"coin_reference:inst2\|C~2\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[14\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[1\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[1\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[0\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~1 " "Info: Detected gated clock \"coin_reference:inst2\|C~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~0 " "Info: Detected gated clock \"coin_reference:inst2\|C~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 187 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[0\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[0\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~1 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~0 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 200 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|PDL_IN_i " "Info: Detected ripple clock \"coin_reference:inst2\|PDL_IN_i\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 205 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_IN_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\] register GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\] 652 ps " "Info: Slack time is 652 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\]\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "246.55 MHz 4.056 ns " "Info: Fmax is 246.55 MHz (period= 4.056 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.425 ns + Largest register register " "Info: + Largest register to register requirement is 4.425 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.708 ns + " "Info: + Setup relationship between source and destination is 4.708 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.078 ns " "Info: + Latch edge is 3.078 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.081 ns + Largest " "Info: + Largest clock skew is -0.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.888 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\] 2 REG LC_X52_Y9_N9 10 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X52_Y9_N9; Fanout = 10; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 416 1536 1600 496 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.969 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 1.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.547 ns) 1.969 ns GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\] 2 REG LC_X44_Y21_N2 96 " "Info: 2: + IC(1.422 ns) + CELL(0.547 ns) = 1.969 ns; Loc. = LC_X44_Y21_N2; Fanout = 96; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 1112 392 456 1192 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.78 % ) " "Info: Total cell delay = 0.547 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 72.22 % ) " "Info: Total interconnect delay = 1.422 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} } { 0.000ns 1.422ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} } { 0.000ns 1.422ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 1112 392 456 1192 "inst22" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 416 1536 1600 496 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} } { 0.000ns 1.422ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.773 ns - Longest register register " "Info: - Longest register to register delay is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\] 1 REG LC_X44_Y21_N2 96 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X44_Y21_N2; Fanout = 96; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|inst22\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "GRP4ch.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/GRP4ch.bdf" { { 1112 392 456 1192 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.772 ns) + CELL(0.333 ns) 3.105 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[2\]~7COUT1_20 2 COMB LC_X52_Y9_N7 2 " "Info: 2: + IC(2.772 ns) + CELL(0.333 ns) = 3.105 ns; Loc. = LC_X52_Y9_N7; Fanout = 2; COMB Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[2\]~7COUT1_20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 416 1536 1600 496 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 3.167 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[3\]~9COUT1_22 3 COMB LC_X52_Y9_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 3.167 ns; Loc. = LC_X52_Y9_N8; Fanout = 1; COMB Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[3\]~9COUT1_22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.062 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 416 1536 1600 496 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.606 ns) 3.773 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\] 4 REG LC_X52_Y9_N9 10 " "Info: 4: + IC(0.000 ns) + CELL(0.606 ns) = 3.773 ns; Loc. = LC_X52_Y9_N9; Fanout = 10; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst24\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 416 1536 1600 496 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.001 ns ( 26.53 % ) " "Info: Total cell delay = 1.001 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.772 ns ( 73.47 % ) " "Info: Total interconnect delay = 2.772 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.773 ns" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 2.772ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.062ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} } { 0.000ns 1.422ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.773 ns" { GRP32ch:L1_2|GRP4ch:L2_7|inst22[0] {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[2]~7COUT1_20 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[3]~9COUT1_22 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst24[4] {} } { 0.000ns 2.772ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.062ns 0.606ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14 1.268 ns " "Info: Slack time is 1.268 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.19 MHz " "Info: Fmax is restricted to 405.19 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.152 ns + Largest register register " "Info: + Largest register to register requirement is 2.152 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.354 ns + " "Info: + Setup relationship between source and destination is 2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.255 ns " "Info: + Latch edge is 4.255 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14 2 REG LC_X36_Y22_N7 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X36_Y22_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3 2 REG LC_X35_Y22_N4 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y22_N4; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.884 ns - Longest register register " "Info: - Longest register to register delay is 0.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3 1 REG LC_X35_Y22_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y22_N4; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.238 ns) 0.884 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14 2 REG LC_X36_Y22_N7 4 " "Info: 2: + IC(0.646 ns) + CELL(0.238 ns) = 0.884 ns; Loc. = LC_X36_Y22_N7; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_1\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 26.92 % ) " "Info: Total cell delay = 0.238 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 73.08 % ) " "Info: Total interconnect delay = 0.646 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.884 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 0.646ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.884 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|inst14 {} } { 0.000ns 0.646ns } { 0.000ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GLB1 memory DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7 register DLYPW_IO3:inst30\|inst50\[11\] 7.712 ns " "Info: Slack time is 7.712 ns for clock \"GLB1\" between source memory \"DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7\" and destination register \"DLYPW_IO3:inst30\|inst50\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.66 MHz 8.288 ns " "Info: Fmax is 120.66 MHz (period= 8.288 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.390 ns + Largest memory register " "Info: + Largest memory to register requirement is 15.390 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.000 ns + " "Info: + Setup relationship between source and destination is 16.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.000 ns " "Info: + Latch edge is 16.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.081 ns + Largest " "Info: + Largest clock skew is -0.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.340 ns + Shortest register " "Info: + Shortest clock path from clock \"GLB1\" to destination register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5303 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5303; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns DLYPW_IO3:inst30\|inst50\[11\] 2 REG LC_X61_Y23_N9 6 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X61_Y23_N9; Fanout = 6; REG Node = 'DLYPW_IO3:inst30\|inst50\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { 0 1608 1672 80 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.421 ns - Longest memory " "Info: - Longest clock path from clock \"GLB1\" to source memory is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5303 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5303; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.868 ns) + CELL(0.553 ns) 3.421 ns DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7 2 MEM M4K_X19_Y20 16 " "Info: 2: + IC(2.868 ns) + CELL(0.553 ns) = 3.421 ns; Loc. = M4K_X19_Y20; Fanout = 16; MEM Node = 'DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { GLB1 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_oi72.tdf" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/db/altsyncram_oi72.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 16.16 % ) " "Info: Total cell delay = 0.553 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.868 ns ( 83.84 % ) " "Info: Total interconnect delay = 2.868 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { GLB1 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { GLB1 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.868ns } { 0.000ns 0.553ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { GLB1 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { GLB1 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.868ns } { 0.000ns 0.553ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_oi72.tdf" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/db/altsyncram_oi72.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { 0 1608 1672 80 "inst50" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { GLB1 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { GLB1 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.868ns } { 0.000ns 0.553ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.678 ns - Longest memory register " "Info: - Longest memory to register delay is 7.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7 1 MEM M4K_X19_Y20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y20; Fanout = 16; MEM Node = 'DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_oi72.tdf" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/db/altsyncram_oi72.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|q_b\[11\] 2 MEM M4K_X19_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X19_Y20; Fanout = 1; MEM Node = 'DLYPW_IO3:inst30\|lpm_ram_dp4:inst17\|altsyncram:altsyncram_component\|altsyncram_oi72:auto_generated\|q_b\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] } "NODE_NAME" } } { "db/altsyncram_oi72.tdf" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/db/altsyncram_oi72.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.119 ns) + CELL(0.238 ns) 7.678 ns DLYPW_IO3:inst30\|inst50\[11\] 3 REG LC_X61_Y23_N9 6 " "Info: 3: + IC(4.119 ns) + CELL(0.238 ns) = 7.678 ns; Loc. = LC_X61_Y23_N9; Fanout = 6; REG Node = 'DLYPW_IO3:inst30\|inst50\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.357 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "DLYPW_IO3.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { 0 1608 1672 80 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.559 ns ( 46.35 % ) " "Info: Total cell delay = 3.559 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 53.65 % ) " "Info: Total interconnect delay = 4.119 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.678 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 0.000ns 4.119ns } { 0.000ns 3.321ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { GLB1 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { GLB1 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.868ns } { 0.000ns 0.553ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] DLYPW_IO3:inst30|inst50[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.678 ns" { DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|ram_block1a0~portb_address_reg7 {} DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated|q_b[11] {} DLYPW_IO3:inst30|inst50[11] {} } { 0.000ns 0.000ns 4.119ns } { 0.000ns 3.321ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GIN\[0\] " "Info: No valid register-to-register data paths exist for clock \"GIN\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LCLK register v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z register coin_reference:inst2\|REG_DOUT\[4\] 81.08 MHz 12.334 ns Internal " "Info: Clock \"LCLK\" has Internal fmax of 81.08 MHz between source register \"v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z\" and destination register \"coin_reference:inst2\|REG_DOUT\[4\]\" (period= 12.334 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.132 ns + Longest register register " "Info: + Longest register to register delay is 12.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z 1 REG LC_X21_Y24_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y24_N9; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9 2 COMB LC_X21_Y24_N9 18 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X21_Y24_N9; Fanout = 18; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6263 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.454 ns) 1.723 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X21_Y25_N2 2 " "Info: 3: + IC(0.978 ns) + CELL(0.454 ns) = 1.723 ns; Loc. = LC_X21_Y25_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.088 ns) 2.781 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X21_Y24_N6 19 " "Info: 4: + IC(0.970 ns) + CELL(0.088 ns) = 2.781 ns; Loc. = LC_X21_Y24_N6; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.454 ns) 4.109 ns coin_reference:inst2\|Equal18~0 5 COMB LC_X24_Y24_N5 5 " "Info: 5: + IC(0.874 ns) + CELL(0.454 ns) = 4.109 ns; Loc. = LC_X24_Y24_N5; Fanout = 5; COMB Node = 'coin_reference:inst2\|Equal18~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.225 ns) 5.818 ns coin_reference:inst2\|Equal18~2 6 COMB LC_X24_Y22_N6 16 " "Info: 6: + IC(1.484 ns) + CELL(0.225 ns) = 5.818 ns; Loc. = LC_X24_Y22_N6; Fanout = 16; COMB Node = 'coin_reference:inst2\|Equal18~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.088 ns) 7.942 ns coin_reference:inst2\|Selector11~5 7 COMB LC_X18_Y20_N4 1 " "Info: 7: + IC(2.036 ns) + CELL(0.088 ns) = 7.942 ns; Loc. = LC_X18_Y20_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector11~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.088 ns) 10.355 ns coin_reference:inst2\|Selector11~8 8 COMB LC_X28_Y24_N3 1 " "Info: 8: + IC(2.325 ns) + CELL(0.088 ns) = 10.355 ns; Loc. = LC_X28_Y24_N3; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector11~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.568 ns) 12.132 ns coin_reference:inst2\|REG_DOUT\[4\] 9 REG LC_X26_Y23_N7 1 " "Info: 9: + IC(1.209 ns) + CELL(0.568 ns) = 12.132 ns; Loc. = LC_X26_Y23_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.256 ns ( 18.60 % ) " "Info: Total cell delay = 2.256 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.876 ns ( 81.40 % ) " "Info: Total interconnect delay = 9.876 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.132 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.132 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal18~0 {} coin_reference:inst2|Equal18~2 {} coin_reference:inst2|Selector11~5 {} coin_reference:inst2|Selector11~8 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.978ns 0.970ns 0.874ns 1.484ns 2.036ns 2.325ns 1.209ns } { 0.000ns 0.291ns 0.454ns 0.088ns 0.454ns 0.225ns 0.088ns 0.088ns 0.568ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[4\] 2 REG LC_X26_Y23_N7 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X26_Y23_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Longest register " "Info: - Longest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z 2 REG LC_X21_Y24_N9 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X21_Y24_N9; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_9__Z'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6575 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.132 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.132 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal18~0 {} coin_reference:inst2|Equal18~2 {} coin_reference:inst2|Selector11~5 {} coin_reference:inst2|Selector11~8 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.978ns 0.970ns 0.874ns 1.484ns 2.036ns 2.325ns 1.209ns } { 0.000ns 0.291ns 0.454ns 0.088ns 0.454ns 0.225ns 0.088ns 0.088ns 0.568ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_9__Z {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[25\] " "Info: No valid register-to-register data paths exist for clock \"B\[25\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[27\] " "Info: No valid register-to-register data paths exist for clock \"B\[27\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[26\] " "Info: No valid register-to-register data paths exist for clock \"B\[26\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[24\] " "Info: No valid register-to-register data paths exist for clock \"B\[24\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[18\] " "Info: No valid register-to-register data paths exist for clock \"B\[18\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[19\] " "Info: No valid register-to-register data paths exist for clock \"B\[19\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[23\] " "Info: No valid register-to-register data paths exist for clock \"B\[23\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[22\] " "Info: No valid register-to-register data paths exist for clock \"B\[22\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[21\] " "Info: No valid register-to-register data paths exist for clock \"B\[21\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[20\] " "Info: No valid register-to-register data paths exist for clock \"B\[20\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[17\] " "Info: No valid register-to-register data paths exist for clock \"B\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[16\] " "Info: No valid register-to-register data paths exist for clock \"B\[16\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[29\] " "Info: No valid register-to-register data paths exist for clock \"B\[29\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[31\] " "Info: No valid register-to-register data paths exist for clock \"B\[31\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[28\] " "Info: No valid register-to-register data paths exist for clock \"B\[28\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[30\] " "Info: No valid register-to-register data paths exist for clock \"B\[30\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[3\] " "Info: No valid register-to-register data paths exist for clock \"B\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[1\] " "Info: No valid register-to-register data paths exist for clock \"B\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[0\] " "Info: No valid register-to-register data paths exist for clock \"B\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[2\] " "Info: No valid register-to-register data paths exist for clock \"B\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[8\] " "Info: No valid register-to-register data paths exist for clock \"B\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[10\] " "Info: No valid register-to-register data paths exist for clock \"B\[10\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[11\] " "Info: No valid register-to-register data paths exist for clock \"B\[11\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[9\] " "Info: No valid register-to-register data paths exist for clock \"B\[9\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[12\] " "Info: No valid register-to-register data paths exist for clock \"B\[12\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[13\] " "Info: No valid register-to-register data paths exist for clock \"B\[13\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[15\] " "Info: No valid register-to-register data paths exist for clock \"B\[15\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[14\] " "Info: No valid register-to-register data paths exist for clock \"B\[14\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[6\] " "Info: No valid register-to-register data paths exist for clock \"B\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[4\] " "Info: No valid register-to-register data paths exist for clock \"B\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[5\] " "Info: No valid register-to-register data paths exist for clock \"B\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[7\] " "Info: No valid register-to-register data paths exist for clock \"B\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[3\] register coin_reference:inst2\|CNT\[7\] register coin_reference:inst2\|STOP_DLO 229.83 MHz 4.351 ns Internal " "Info: Clock \"PULSE\[3\]\" has Internal fmax of 229.83 MHz between source register \"coin_reference:inst2\|CNT\[7\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 4.351 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.147 ns + Longest register register " "Info: + Longest register to register delay is 4.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[7\] 1 REG LC_X18_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y31_N9; Fanout = 3; REG Node = 'coin_reference:inst2\|CNT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.454 ns) 0.870 ns coin_reference:inst2\|Equal1~3 2 COMB LC_X18_Y31_N2 1 " "Info: 2: + IC(0.416 ns) + CELL(0.454 ns) = 0.870 ns; Loc. = LC_X18_Y31_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.454 ns) 2.171 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N7 1 " "Info: 3: + IC(0.847 ns) + CELL(0.454 ns) = 2.171 ns; Loc. = LC_X17_Y31_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.340 ns) 3.423 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X18_Y29_N7 2 " "Info: 4: + IC(0.912 ns) + CELL(0.340 ns) = 3.423 ns; Loc. = LC_X18_Y29_N7; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.368 ns) 4.147 ns coin_reference:inst2\|STOP_DLO 5 REG LC_X18_Y29_N2 2 " "Info: 5: + IC(0.356 ns) + CELL(0.368 ns) = 4.147 ns; Loc. = LC_X18_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 38.97 % ) " "Info: Total cell delay = 1.616 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 61.03 % ) " "Info: Total interconnect delay = 2.531 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { coin_reference:inst2|CNT[7] {} coin_reference:inst2|Equal1~3 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.416ns 0.847ns 0.912ns 0.356ns } { 0.000ns 0.454ns 0.454ns 0.340ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] destination 11.328 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[3\]\" to destination register is 11.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.360 ns) + CELL(0.225 ns) 5.720 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X9_Y32_N2 1 " "Info: 2: + IC(4.360 ns) + CELL(0.225 ns) = 5.720 ns; Loc. = LC_X9_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.340 ns) 7.953 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N4 18 " "Info: 3: + IC(1.893 ns) + CELL(0.340 ns) = 7.953 ns; Loc. = LC_X8_Y16_N4; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 11.328 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X18_Y29_N2 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 11.328 ns; Loc. = LC_X18_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 19.84 % ) " "Info: Total cell delay = 2.247 ns ( 19.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.081 ns ( 80.16 % ) " "Info: Total interconnect delay = 9.081 ns ( 80.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.328 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.328 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] source 11.330 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[3\]\" to source register is 11.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.360 ns) + CELL(0.225 ns) 5.720 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X9_Y32_N2 1 " "Info: 2: + IC(4.360 ns) + CELL(0.225 ns) = 5.720 ns; Loc. = LC_X9_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.340 ns) 7.953 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N4 18 " "Info: 3: + IC(1.893 ns) + CELL(0.340 ns) = 7.953 ns; Loc. = LC_X8_Y16_N4; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 11.330 ns coin_reference:inst2\|CNT\[7\] 4 REG LC_X18_Y31_N9 3 " "Info: 4: + IC(2.830 ns) + CELL(0.547 ns) = 11.330 ns; Loc. = LC_X18_Y31_N9; Fanout = 3; REG Node = 'coin_reference:inst2\|CNT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 19.83 % ) " "Info: Total cell delay = 2.247 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.083 ns ( 80.17 % ) " "Info: Total interconnect delay = 9.083 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.330 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.330 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.328 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.328 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.330 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.330 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { coin_reference:inst2|CNT[7] {} coin_reference:inst2|Equal1~3 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.416ns 0.847ns 0.912ns 0.356ns } { 0.000ns 0.454ns 0.454ns 0.340ns 0.368ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.328 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.328 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.828ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.330 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.330 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 4.360ns 1.893ns 2.830ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[2\] register coin_reference:inst2\|CNT\[7\] register coin_reference:inst2\|STOP_DLO 229.83 MHz 4.351 ns Internal " "Info: Clock \"PULSE\[2\]\" has Internal fmax of 229.83 MHz between source register \"coin_reference:inst2\|CNT\[7\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 4.351 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.147 ns + Longest register register " "Info: + Longest register to register delay is 4.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[7\] 1 REG LC_X18_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y31_N9; Fanout = 3; REG Node = 'coin_reference:inst2\|CNT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.454 ns) 0.870 ns coin_reference:inst2\|Equal1~3 2 COMB LC_X18_Y31_N2 1 " "Info: 2: + IC(0.416 ns) + CELL(0.454 ns) = 0.870 ns; Loc. = LC_X18_Y31_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.454 ns) 2.171 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N7 1 " "Info: 3: + IC(0.847 ns) + CELL(0.454 ns) = 2.171 ns; Loc. = LC_X17_Y31_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.340 ns) 3.423 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X18_Y29_N7 2 " "Info: 4: + IC(0.912 ns) + CELL(0.340 ns) = 3.423 ns; Loc. = LC_X18_Y29_N7; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.368 ns) 4.147 ns coin_reference:inst2\|STOP_DLO 5 REG LC_X18_Y29_N2 2 " "Info: 5: + IC(0.356 ns) + CELL(0.368 ns) = 4.147 ns; Loc. = LC_X18_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 38.97 % ) " "Info: Total cell delay = 1.616 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 61.03 % ) " "Info: Total interconnect delay = 2.531 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { coin_reference:inst2|CNT[7] {} coin_reference:inst2|Equal1~3 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.416ns 0.847ns 0.912ns 0.356ns } { 0.000ns 0.454ns 0.454ns 0.340ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] destination 10.540 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[2\]\" to destination register is 10.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.340 ns) 4.932 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X9_Y32_N2 1 " "Info: 2: + IC(3.462 ns) + CELL(0.340 ns) = 4.932 ns; Loc. = LC_X9_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.340 ns) 7.165 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N4 18 " "Info: 3: + IC(1.893 ns) + CELL(0.340 ns) = 7.165 ns; Loc. = LC_X8_Y16_N4; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 10.540 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X18_Y29_N2 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 10.540 ns; Loc. = LC_X18_Y29_N2; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 22.36 % ) " "Info: Total cell delay = 2.357 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.183 ns ( 77.64 % ) " "Info: Total interconnect delay = 8.183 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.540 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] source 10.542 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[2\]\" to source register is 10.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.340 ns) 4.932 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X9_Y32_N2 1 " "Info: 2: + IC(3.462 ns) + CELL(0.340 ns) = 4.932 ns; Loc. = LC_X9_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.340 ns) 7.165 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N4 18 " "Info: 3: + IC(1.893 ns) + CELL(0.340 ns) = 7.165 ns; Loc. = LC_X8_Y16_N4; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.547 ns) 10.542 ns coin_reference:inst2\|CNT\[7\] 4 REG LC_X18_Y31_N9 3 " "Info: 4: + IC(2.830 ns) + CELL(0.547 ns) = 10.542 ns; Loc. = LC_X18_Y31_N9; Fanout = 3; REG Node = 'coin_reference:inst2\|CNT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 22.36 % ) " "Info: Total cell delay = 2.357 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.185 ns ( 77.64 % ) " "Info: Total interconnect delay = 8.185 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.540 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 197 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { coin_reference:inst2|CNT[7] coin_reference:inst2|Equal1~3 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.147 ns" { coin_reference:inst2|CNT[7] {} coin_reference:inst2|Equal1~3 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.416ns 0.847ns 0.912ns 0.356ns } { 0.000ns 0.454ns 0.454ns 0.340ns 0.368ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.540 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[7] {} } { 0.000ns 0.000ns 3.462ns 1.893ns 2.830ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[1\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[0\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\] register GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\]\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\] 1 REG LC_X32_Y22_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\] 2 REG LC_X32_Y22_N8 1 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X32_Y22_N8; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.630 ns " "Info: + Latch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 2.045 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 2.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.547 ns) 2.045 ns GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\] 2 REG LC_X32_Y22_N8 1 " "Info: 2: + IC(1.498 ns) + CELL(0.547 ns) = 2.045 ns; Loc. = LC_X32_Y22_N8; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst7\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 26.75 % ) " "Info: Total cell delay = 0.547 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 73.25 % ) " "Info: Total interconnect delay = 1.498 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 2.045 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 2.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4382 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4382; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.547 ns) 2.045 ns GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\] 2 REG LC_X32_Y22_N9 1 " "Info: 2: + IC(1.498 ns) + CELL(0.547 ns) = 2.045 ns; Loc. = LC_X32_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_2\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 26.75 % ) " "Info: Total cell delay = 0.547 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 73.25 % ) " "Info: Total interconnect delay = 1.498 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.498ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3 register GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14 3.016 ns " "Info: Minimum slack time is 3.016 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3 1 REG LC_X57_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y10_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y10_N7 4 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X57_Y10_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.515 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.515 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.354 ns + " "Info: + Hold relationship between source and destination is -2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.453 ns " "Info: + Latch edge is -0.453 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.888 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y10_N7 4 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X57_Y10_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.888 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.547 ns) 1.888 ns GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3 2 REG LC_X57_Y10_N9 1 " "Info: 2: + IC(1.341 ns) + CELL(0.547 ns) = 1.888 ns; Loc. = LC_X57_Y10_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_7\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 28.97 % ) " "Info: Total cell delay = 0.547 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 71.03 % ) " "Info: Total interconnect delay = 1.341 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.888 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.341ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GLB1 register GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\] register GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"GLB1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\]\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\] 1 REG LC_X59_Y27_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X59_Y27_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\] 2 REG LC_X59_Y27_N4 3 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X59_Y27_N4; Fanout = 3; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.340 ns + Longest register " "Info: + Longest clock path from clock \"GLB1\" to destination register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5303 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5303; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\] 2 REG LC_X59_Y27_N4 3 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X59_Y27_N4; Fanout = 3; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst92\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.340 ns - Shortest register " "Info: - Shortest clock path from clock \"GLB1\" to source register is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N2 5303 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N2; Fanout = 5303; CLK Node = 'GLB1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.793 ns) + CELL(0.547 ns) 3.340 ns GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\] 2 REG LC_X59_Y27_N9 1 " "Info: 2: + IC(2.793 ns) + CELL(0.547 ns) = 3.340 ns; Loc. = LC_X59_Y27_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_0\|ChTK16nsB:inst30\|inst97\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.38 % ) " "Info: Total cell delay = 0.547 ns ( 16.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 83.62 % ) " "Info: Total interconnect delay = 2.793 ns ( 83.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst92[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.340 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|inst97[2] {} } { 0.000ns 2.793ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LCLK 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"LCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "coin_reference:inst2\|GATEWIDTH\[5\] coin_reference:inst2\|DLO_PULSEOUT LCLK 3.3 ns " "Info: Found hold time violation between source  pin or register \"coin_reference:inst2\|GATEWIDTH\[5\]\" and destination pin or register \"coin_reference:inst2\|DLO_PULSEOUT\" for clock \"LCLK\" (Hold time is 3.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.287 ns + Largest " "Info: + Largest clock skew is 6.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 8.757 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.720 ns) 2.643 ns coin_reference:inst2\|MODE\[0\] 2 REG LC_X9_Y32_N5 6 " "Info: 2: + IC(0.793 ns) + CELL(0.720 ns) = 2.643 ns; Loc. = LC_X9_Y32_N5; Fanout = 6; REG Node = 'coin_reference:inst2\|MODE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { LCLK coin_reference:inst2|MODE[0] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.088 ns) 3.149 ns coin_reference:inst2\|Mux4~0 3 COMB LC_X9_Y32_N2 1 " "Info: 3: + IC(0.418 ns) + CELL(0.088 ns) = 3.149 ns; Loc. = LC_X9_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.340 ns) 5.382 ns coin_reference:inst2\|Mux4 4 COMB LC_X8_Y16_N4 18 " "Info: 4: + IC(1.893 ns) + CELL(0.340 ns) = 5.382 ns; Loc. = LC_X8_Y16_N4; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 8.757 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X18_Y29_N9 1 " "Info: 5: + IC(2.828 ns) + CELL(0.547 ns) = 8.757 ns; Loc. = LC_X18_Y29_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 32.26 % ) " "Info: Total cell delay = 2.825 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.932 ns ( 67.74 % ) " "Info: Total interconnect delay = 5.932 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.418ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|GATEWIDTH\[5\] 2 REG LC_X17_Y31_N2 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X17_Y31_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.418ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.826 ns - Shortest register register " "Info: - Shortest register to register delay is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|GATEWIDTH\[5\] 1 REG LC_X17_Y31_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y31_N2; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns coin_reference:inst2\|Equal1~2 2 COMB LC_X17_Y31_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X17_Y31_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.225 ns) 0.852 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X17_Y31_N7 1 " "Info: 3: + IC(0.336 ns) + CELL(0.225 ns) = 0.852 ns; Loc. = LC_X17_Y31_N7; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.340 ns) 2.104 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X18_Y29_N7 2 " "Info: 4: + IC(0.912 ns) + CELL(0.340 ns) = 2.104 ns; Loc. = LC_X18_Y29_N7; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.368 ns) 2.826 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X18_Y29_N9 1 " "Info: 5: + IC(0.354 ns) + CELL(0.368 ns) = 2.826 ns; Loc. = LC_X18_Y29_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 43.31 % ) " "Info: Total cell delay = 1.224 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 56.69 % ) " "Info: Total interconnect delay = 1.602 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.336ns 0.912ns 0.354ns } { 0.000ns 0.291ns 0.225ns 0.340ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 201 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.793ns 0.418ns 1.893ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.088ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.336ns 0.912ns 0.354ns } { 0.000ns 0.291ns 0.225ns 0.340ns 0.368ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "coin_reference:inst2\|REG_DOUT\[4\] nADS LCLK 16.489 ns register " "Info: tsu for register \"coin_reference:inst2\|REG_DOUT\[4\]\" (data pin = \"nADS\", clock pin = \"LCLK\") is 16.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.930 ns + Longest pin register " "Info: + Longest pin to register delay is 18.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns nADS 1 PIN PIN_A10 22 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_A10; Fanout = 22; PIN Node = 'nADS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADS } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1296 2272 2440 1312 "nADS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.866 ns) + CELL(0.088 ns) 7.089 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9 2 COMB LC_X21_Y24_N9 18 " "Info: 2: + IC(5.866 ns) + CELL(0.088 ns) = 7.089 ns; Loc. = LC_X21_Y24_N9; Fanout = 18; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6263 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.454 ns) 8.521 ns coin_reference:inst2\|Equal15~0 3 COMB LC_X21_Y25_N2 2 " "Info: 3: + IC(0.978 ns) + CELL(0.454 ns) = 8.521 ns; Loc. = LC_X21_Y25_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.088 ns) 9.579 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X21_Y24_N6 19 " "Info: 4: + IC(0.970 ns) + CELL(0.088 ns) = 9.579 ns; Loc. = LC_X21_Y24_N6; Fanout = 19; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.454 ns) 10.907 ns coin_reference:inst2\|Equal18~0 5 COMB LC_X24_Y24_N5 5 " "Info: 5: + IC(0.874 ns) + CELL(0.454 ns) = 10.907 ns; Loc. = LC_X24_Y24_N5; Fanout = 5; COMB Node = 'coin_reference:inst2\|Equal18~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.225 ns) 12.616 ns coin_reference:inst2\|Equal18~2 6 COMB LC_X24_Y22_N6 16 " "Info: 6: + IC(1.484 ns) + CELL(0.225 ns) = 12.616 ns; Loc. = LC_X24_Y22_N6; Fanout = 16; COMB Node = 'coin_reference:inst2\|Equal18~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.088 ns) 14.740 ns coin_reference:inst2\|Selector11~5 7 COMB LC_X18_Y20_N4 1 " "Info: 7: + IC(2.036 ns) + CELL(0.088 ns) = 14.740 ns; Loc. = LC_X18_Y20_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector11~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.088 ns) 17.153 ns coin_reference:inst2\|Selector11~8 8 COMB LC_X28_Y24_N3 1 " "Info: 8: + IC(2.325 ns) + CELL(0.088 ns) = 17.153 ns; Loc. = LC_X28_Y24_N3; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector11~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.568 ns) 18.930 ns coin_reference:inst2\|REG_DOUT\[4\] 9 REG LC_X26_Y23_N7 1 " "Info: 9: + IC(1.209 ns) + CELL(0.568 ns) = 18.930 ns; Loc. = LC_X26_Y23_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 16.84 % ) " "Info: Total cell delay = 3.188 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.742 ns ( 83.16 % ) " "Info: Total interconnect delay = 15.742 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.930 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.930 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal18~0 {} coin_reference:inst2|Equal18~2 {} coin_reference:inst2|Selector11~5 {} coin_reference:inst2|Selector11~8 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 5.866ns 0.978ns 0.970ns 0.874ns 1.484ns 2.036ns 2.325ns 1.209ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.088ns 0.088ns 0.568ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[4\] 2 REG LC_X26_Y23_N7 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X26_Y23_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 608 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.930 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 coin_reference:inst2|Equal15~0 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal18~0 coin_reference:inst2|Equal18~2 coin_reference:inst2|Selector11~5 coin_reference:inst2|Selector11~8 coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.930 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_9 {} coin_reference:inst2|Equal15~0 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal18~0 {} coin_reference:inst2|Equal18~2 {} coin_reference:inst2|Selector11~5 {} coin_reference:inst2|Selector11~8 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 5.866ns 0.978ns 0.970ns 0.874ns 1.484ns 2.036ns 2.325ns 1.209ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.088ns 0.088ns 0.568ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[4] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LCLK GOUT\[1\] coin_reference:inst2\|STARTDELAY 23.450 ns register " "Info: tco from clock \"LCLK\" to destination pin \"GOUT\[1\]\" through register \"coin_reference:inst2\|STARTDELAY\" is 23.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 9.875 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to source register is 9.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.720 ns) 2.643 ns coin_reference:inst2\|MODE\[4\] 2 REG LC_X16_Y19_N1 32 " "Info: 2: + IC(0.793 ns) + CELL(0.720 ns) = 2.643 ns; Loc. = LC_X16_Y19_N1; Fanout = 32; REG Node = 'coin_reference:inst2\|MODE\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { LCLK coin_reference:inst2|MODE[4] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.340 ns) 4.678 ns coin_reference:inst2\|C_STATUS\[14\] 3 COMB LC_X21_Y22_N2 3 " "Info: 3: + IC(1.695 ns) + CELL(0.340 ns) = 4.678 ns; Loc. = LC_X21_Y22_N2; Fanout = 3; COMB Node = 'coin_reference:inst2\|C_STATUS\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { coin_reference:inst2|MODE[4] coin_reference:inst2|C_STATUS[14] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.454 ns) 6.276 ns coin_reference:inst2\|WideOr0~3 4 COMB LC_X16_Y22_N1 1 " "Info: 4: + IC(1.144 ns) + CELL(0.454 ns) = 6.276 ns; Loc. = LC_X16_Y22_N1; Fanout = 1; COMB Node = 'coin_reference:inst2\|WideOr0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { coin_reference:inst2|C_STATUS[14] coin_reference:inst2|WideOr0~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.340 ns) 7.551 ns coin_reference:inst2\|WideOr0~4 5 COMB LC_X17_Y21_N6 1 " "Info: 5: + IC(0.935 ns) + CELL(0.340 ns) = 7.551 ns; Loc. = LC_X17_Y21_N6; Fanout = 1; COMB Node = 'coin_reference:inst2\|WideOr0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { coin_reference:inst2|WideOr0~3 coin_reference:inst2|WideOr0~4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.454 ns) 8.971 ns coin_reference:inst2\|WideOr0 6 COMB LC_X17_Y24_N5 1 " "Info: 6: + IC(0.966 ns) + CELL(0.454 ns) = 8.971 ns; Loc. = LC_X17_Y24_N5; Fanout = 1; COMB Node = 'coin_reference:inst2\|WideOr0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { coin_reference:inst2|WideOr0~4 coin_reference:inst2|WideOr0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.547 ns) 9.875 ns coin_reference:inst2\|STARTDELAY 7 REG LC_X17_Y24_N3 5 " "Info: 7: + IC(0.357 ns) + CELL(0.547 ns) = 9.875 ns; Loc. = LC_X17_Y24_N3; Fanout = 5; REG Node = 'coin_reference:inst2\|STARTDELAY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { coin_reference:inst2|WideOr0 coin_reference:inst2|STARTDELAY } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.985 ns ( 40.35 % ) " "Info: Total cell delay = 3.985 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.890 ns ( 59.65 % ) " "Info: Total interconnect delay = 5.890 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.875 ns" { LCLK coin_reference:inst2|MODE[4] coin_reference:inst2|C_STATUS[14] coin_reference:inst2|WideOr0~3 coin_reference:inst2|WideOr0~4 coin_reference:inst2|WideOr0 coin_reference:inst2|STARTDELAY } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.875 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[4] {} coin_reference:inst2|C_STATUS[14] {} coin_reference:inst2|WideOr0~3 {} coin_reference:inst2|WideOr0~4 {} coin_reference:inst2|WideOr0 {} coin_reference:inst2|STARTDELAY {} } { 0.000ns 0.000ns 0.793ns 1.695ns 1.144ns 0.935ns 0.966ns 0.357ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.340ns 0.454ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 194 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.402 ns + Longest register pin " "Info: + Longest register to pin delay is 13.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|STARTDELAY 1 REG LC_X17_Y24_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y24_N3; Fanout = 5; REG Node = 'coin_reference:inst2\|STARTDELAY'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|STARTDELAY } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.454 ns) 2.265 ns coin_reference:inst2\|GREEN_PULSE~0 2 COMB LC_X9_Y32_N9 1 " "Info: 2: + IC(1.811 ns) + CELL(0.454 ns) = 2.265 ns; Loc. = LC_X9_Y32_N9; Fanout = 1; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { coin_reference:inst2|STARTDELAY coin_reference:inst2|GREEN_PULSE~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.454 ns) 4.418 ns coin_reference:inst2\|GREEN_PULSE~1 3 COMB LC_X17_Y29_N2 2 " "Info: 3: + IC(1.699 ns) + CELL(0.454 ns) = 4.418 ns; Loc. = LC_X17_Y29_N2; Fanout = 2; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.357 ns) + CELL(2.627 ns) 13.402 ns GOUT\[1\] 4 PIN PIN_L13 0 " "Info: 4: + IC(6.357 ns) + CELL(2.627 ns) = 13.402 ns; Loc. = PIN_L13; Fanout = 0; PIN Node = 'GOUT\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.984 ns" { coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1024 3000 3176 1040 "GOUT\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 26.38 % ) " "Info: Total cell delay = 3.535 ns ( 26.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.867 ns ( 73.62 % ) " "Info: Total interconnect delay = 9.867 ns ( 73.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { coin_reference:inst2|STARTDELAY coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { coin_reference:inst2|STARTDELAY {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 1.811ns 1.699ns 6.357ns } { 0.000ns 0.454ns 0.454ns 2.627ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.875 ns" { LCLK coin_reference:inst2|MODE[4] coin_reference:inst2|C_STATUS[14] coin_reference:inst2|WideOr0~3 coin_reference:inst2|WideOr0~4 coin_reference:inst2|WideOr0 coin_reference:inst2|STARTDELAY } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.875 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[4] {} coin_reference:inst2|C_STATUS[14] {} coin_reference:inst2|WideOr0~3 {} coin_reference:inst2|WideOr0~4 {} coin_reference:inst2|WideOr0 {} coin_reference:inst2|STARTDELAY {} } { 0.000ns 0.000ns 0.793ns 1.695ns 1.144ns 0.935ns 0.966ns 0.357ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.340ns 0.454ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.402 ns" { coin_reference:inst2|STARTDELAY coin_reference:inst2|GREEN_PULSE~0 coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.402 ns" { coin_reference:inst2|STARTDELAY {} coin_reference:inst2|GREEN_PULSE~0 {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 1.811ns 1.699ns 6.357ns } { 0.000ns 0.454ns 0.454ns 2.627ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IDD\[2\] D\[29\] 19.795 ns Longest " "Info: Longest tpd from source pin \"IDD\[2\]\" to destination pin \"D\[29\]\" is 19.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IDD\[2\] 1 PIN PIN_C17 52 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C17; Fanout = 52; PIN Node = 'IDD\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDD[2] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1056 2272 2440 1072 "IDD\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.381 ns) + CELL(0.225 ns) 9.741 ns v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x 2 COMB LC_X25_Y23_N3 15 " "Info: 2: + IC(8.381 ns) + CELL(0.225 ns) = 9.741 ns; Loc. = LC_X25_Y23_N3; Fanout = 15; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|mask_i9_x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.606 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 427 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.454 ns) 12.577 ns v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28 3 COMB LC_X38_Y27_N6 1 " "Info: 3: + IC(2.382 ns) + CELL(0.454 ns) = 12.577 ns; Loc. = LC_X38_Y27_N6; Fanout = 1; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|OUT_i_x_28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 285 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.591 ns) + CELL(2.627 ns) 19.795 ns D\[29\] 4 PIN PIN_M15 0 " "Info: 4: + IC(4.591 ns) + CELL(2.627 ns) = 19.795 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'D\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.218 ns" { v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1088 4976 5152 1104 "D\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.441 ns ( 22.43 % ) " "Info: Total cell delay = 4.441 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.354 ns ( 77.57 % ) " "Info: Total interconnect delay = 15.354 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.795 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|mask_i9_x v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 D[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.795 ns" { IDD[2] {} IDD[2]~out0 {} v1495usr_hal:inst3|a395x_if:I2|mask_i9_x {} v1495usr_hal:inst3|a395x_if:I2|OUT_i_x_28 {} D[29] {} } { 0.000ns 0.000ns 8.381ns 2.382ns 4.591ns } { 0.000ns 1.135ns 0.225ns 0.454ns 2.627ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "coin_reference:inst2\|D_DATA\[12\] LAD\[12\] LCLK 0.195 ns register " "Info: th for register \"coin_reference:inst2\|D_DATA\[12\]\" (data pin = \"LAD\[12\]\", clock pin = \"LCLK\") is 0.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.395 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 561 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 561; CLK Node = 'LCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 512 4472 4616 528 "LCLK" "" } { 600 3992 4056 616 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns coin_reference:inst2\|D_DATA\[12\] 2 REG LC_X38_Y31_N4 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X38_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|D_DATA\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.212 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LAD\[12\] 1 PIN PIN_E11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E11; Fanout = 2; PIN Node = 'LAD\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LAD[12] } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns LAD~3 2 COMB IOC_X38_Y33_N2 23 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X38_Y33_N2; Fanout = 23; COMB Node = 'LAD~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { LAD[12] LAD~3 } "NODE_NAME" } } { "SeaQuestTrig1.bdf" "" { Schematic "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/SeaQuestTrig1.bdf" { { 1152 4976 5152 1168 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.089 ns) 2.212 ns coin_reference:inst2\|D_DATA\[12\] 3 REG LC_X38_Y31_N4 1 " "Info: 3: + IC(0.988 ns) + CELL(0.089 ns) = 2.212 ns; Loc. = LC_X38_Y31_N4; Fanout = 1; REG Node = 'coin_reference:inst2\|D_DATA\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "C:/Users/E906/Desktop/quartusRF/470/V1495_USER_DEMO/FIT/coin_reference.vhd" 552 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 55.33 % ) " "Info: Total cell delay = 1.224 ns ( 55.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 44.67 % ) " "Info: Total interconnect delay = 0.988 ns ( 44.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { LAD[12] LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.212 ns" { LAD[12] {} LAD~3 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.988ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { LCLK coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { LAD[12] LAD~3 coin_reference:inst2|D_DATA[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.212 ns" { LAD[12] {} LAD~3 {} coin_reference:inst2|D_DATA[12] {} } { 0.000ns 0.000ns 0.988ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 08:01:01 2014 " "Info: Processing ended: Wed May 28 08:01:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
