[2025-09-16 21:05:58] START suite=cs trace=streaming_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2811071 heartbeat IPC: 3.557 cumulative IPC: 3.557 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5362228 heartbeat IPC: 3.92 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5362228 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5362228 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 17378426 heartbeat IPC: 0.8322 cumulative IPC: 0.8322 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31155002 heartbeat IPC: 0.7259 cumulative IPC: 0.7754 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 46076563 heartbeat IPC: 0.6702 cumulative IPC: 0.7368 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 62090853 heartbeat IPC: 0.6244 cumulative IPC: 0.7051 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 78555727 heartbeat IPC: 0.6074 cumulative IPC: 0.6831 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 95792095 heartbeat IPC: 0.5802 cumulative IPC: 0.6635 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 115826754 heartbeat IPC: 0.4991 cumulative IPC: 0.6337 (Simulation time: 00 hr 11 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 134426283 heartbeat IPC: 0.5376 cumulative IPC: 0.6198 (Simulation time: 00 hr 13 min 20 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 151926323 heartbeat IPC: 0.5714 cumulative IPC: 0.6141 (Simulation time: 00 hr 14 min 51 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 164980051 cumulative IPC: 0.6061 (Simulation time: 00 hr 16 min 29 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 164980051 cumulative IPC: 0.6061 (Simulation time: 00 hr 16 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6061 instructions: 100000001 cycles: 164980051
CPU 0 Branch Prediction Accuracy: 99.47% MPKI: 0.09681 Average ROB Occupancy at Mispredict: 1.114e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01138
BRANCH_INDIRECT: 0.07117
BRANCH_CONDITIONAL: 0.01426
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 383995
LQ_STALL: 457
SQ_STALL: 39957


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 210.13081
REPLAY_LOAD: 117.28432
NON_REPLAY_LOAD: 76.045135

== Total ==
ADDR_TRANS: 144570
REPLAY_LOAD: 131593
NON_REPLAY_LOAD: 107832

== Counts ==
ADDR_TRANS: 688
REPLAY_LOAD: 1122
NON_REPLAY_LOAD: 1418

cpu0->cpu0_STLB TOTAL        ACCESS:    1557915 HIT:    1533789 MISS:      24126 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1557915 HIT:    1533789 MISS:      24126 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5365867 HIT:    4680893 MISS:     684974 MSHR_MERGE:         14
cpu0->cpu0_L2C LOAD         ACCESS:    4570746 HIT:    4141318 MISS:     429428 MSHR_MERGE:         10
cpu0->cpu0_L2C RFO          ACCESS:     297340 HIT:      91058 MISS:     206282 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     446418 HIT:     445215 MISS:       1203 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51363 HIT:       3302 MISS:      48061 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12576465 HIT:    7886562 MISS:    4689903 MSHR_MERGE:     838808
cpu0->cpu0_L1I LOAD         ACCESS:   12576465 HIT:    7886562 MISS:    4689903 MSHR_MERGE:     838808
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23112618 HIT:   20157530 MISS:    2955088 MSHR_MERGE:    1886730
cpu0->cpu0_L1D LOAD         ACCESS:   14429378 HIT:   12960904 MISS:    1468474 MSHR_MERGE:     748822
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8625395 HIT:    7190444 MISS:    1434951 MSHR_MERGE:    1137608
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57845 HIT:       6182 MISS:      51663 MSHR_MERGE:        300
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 73.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10193538 HIT:    9356135 MISS:     837403 MSHR_MERGE:     322863
cpu0->cpu0_ITLB LOAD         ACCESS:   10193538 HIT:    9356135 MISS:     837403 MSHR_MERGE:     322863
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.727 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22337940 HIT:   21005548 MISS:    1332392 MSHR_MERGE:     289017
cpu0->cpu0_DTLB LOAD         ACCESS:   22337940 HIT:   21005548 MISS:    1332392 MSHR_MERGE:     289017
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.57 cycles
cpu0->LLC TOTAL        ACCESS:     952936 HIT:     487810 MISS:     465126 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     429418 HIT:     128533 MISS:     300885 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     206278 HIT:      81943 MISS:     124335 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     269179 HIT:     267887 MISS:       1292 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48061 HIT:       9447 MISS:      38614 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11871
  ROW_BUFFER_MISS:     451957
  AVG DBUS CONGESTED CYCLE: 5.53
Channel 0 WQ ROW_BUFFER_HIT:      25636
  ROW_BUFFER_MISS:     130453
  FULL:          0
Channel 0 REFRESHES ISSUED:      13749

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       906902       141467        29809        23641
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          145         1103         8205
  STLB miss resolved @ L2C                0           44          290         1194         3994
  STLB miss resolved @ LLC                0           80          503         4156         6674
  STLB miss resolved @ MEM                0           36         1821         7856        28275

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148260        27887       553376         3977         2171
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            7           29          102          407
  STLB miss resolved @ L2C                3            6           42           76          131
  STLB miss resolved @ LLC                8            3           67          257          232
  STLB miss resolved @ MEM               22            5          142          455         1747
[2025-09-16 21:22:27] END   suite=cs trace=streaming_phase5_core0 (rc=0)
