module top_module( 
    input [2:0] in,
    output [1:0] out 
);
    // Use a continuous assignment to sum the bits of the input vector.
    assign out = in[0] + in[1] + in[2];
    
endmodule