clean_buffer_tree -from "prog_reset*"
insert_buffer -new_cell_names mem_top_track_30_rd_buf2 [get_pins { "mem_top_track_0/*/RD" "mem_top_track_2/*/RD" "mem_top_track_4/*/RD" "mem_top_track_6/*/RD" "mem_top_track_8/*/RD" "mem_top_track_10/*/RD" "mem_top_track_12/*/RD" "mem_top_track_14/*/RD" "mem_top_track_16/*/RD" "mem_top_track_18/*/RD" "mem_top_track_20/*/RD" "mem_top_track_22/*/RD" "mem_top_track_24/*/RD" "mem_top_track_26/*/RD" "mem_top_track_28/*/RD" "mem_top_track_30/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_top_track_62_rd_buf2 [get_pins { "mem_top_track_32/*/RD" "mem_top_track_34/*/RD" "mem_top_track_36/*/RD" "mem_top_track_38/*/RD" "mem_top_track_40/*/RD" "mem_top_track_42/*/RD" "mem_top_track_44/*/RD" "mem_top_track_46/*/RD" "mem_top_track_48/*/RD" "mem_top_track_50/*/RD" "mem_top_track_52/*/RD" "mem_top_track_54/*/RD" "mem_top_track_56/*/RD" "mem_top_track_58/*/RD" "mem_top_track_60/*/RD" "mem_top_track_62/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_track_20_rd_buf2 [get_pins { "mem_right_track_0/*/RD" "mem_right_track_2/*/RD" "mem_right_track_4/*/RD" "mem_right_track_6/*/RD" "mem_right_track_8/*/RD" "mem_right_track_10/*/RD" "mem_right_track_12/*/RD" "mem_right_track_14/*/RD" "mem_right_track_16/*/RD" "mem_right_track_18/*/RD" "mem_right_track_20/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_track_52_rd_buf2 [get_pins { "mem_right_track_22/*/RD" "mem_right_track_24/*/RD" "mem_right_track_26/*/RD" "mem_right_track_28/*/RD" "mem_right_track_30/*/RD" "mem_right_track_32/*/RD" "mem_right_track_34/*/RD" "mem_right_track_36/*/RD" "mem_right_track_38/*/RD" "mem_right_track_40/*/RD" "mem_right_track_42/*/RD" "mem_right_track_44/*/RD" "mem_right_track_46/*/RD" "mem_right_track_48/*/RD" "mem_right_track_50/*/RD" "mem_right_track_52/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_bottom_track_21_rd_buf2 [get_pins { "mem_right_track_54/*/RD" "mem_right_track_56/*/RD" "mem_right_track_58/*/RD" "mem_right_track_60/*/RD" "mem_right_track_62/*/RD" "mem_bottom_track_1/*/RD" "mem_bottom_track_3/*/RD" "mem_bottom_track_5/*/RD" "mem_bottom_track_7/*/RD" "mem_bottom_track_9/*/RD" "mem_bottom_track_11/*/RD" "mem_bottom_track_13/*/RD" "mem_bottom_track_15/*/RD" "mem_bottom_track_17/*/RD" "mem_bottom_track_19/*/RD" "mem_bottom_track_21/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_bottom_track_77_rd_buf2 [get_pins { "mem_bottom_track_23/*/RD" "mem_bottom_track_25/*/RD" "mem_bottom_track_27/*/RD" "mem_bottom_track_29/*/RD" "mem_bottom_track_31/*/RD" "mem_bottom_track_33/*/RD" "mem_bottom_track_35/*/RD" "mem_bottom_track_37/*/RD" "mem_bottom_track_39/*/RD" "mem_bottom_track_65/*/RD" "mem_bottom_track_67/*/RD" "mem_bottom_track_69/*/RD" "mem_bottom_track_71/*/RD" "mem_bottom_track_73/*/RD" "mem_bottom_track_75/*/RD" "mem_bottom_track_77/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_bottom_track_107_rd_buf2 [get_pins { "mem_bottom_track_79/*/RD" "mem_bottom_track_81/*/RD" "mem_bottom_track_83/*/RD" "mem_bottom_track_85/*/RD" "mem_bottom_track_87/*/RD" "mem_bottom_track_89/*/RD" "mem_bottom_track_91/*/RD" "mem_bottom_track_93/*/RD" "mem_bottom_track_95/*/RD" "mem_bottom_track_97/*/RD" "mem_bottom_track_99/*/RD" "mem_bottom_track_101/*/RD" "mem_bottom_track_103/*/RD" "mem_bottom_track_105/*/RD" "mem_bottom_track_107/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_bottom_track_127_rd_buf2 [get_pins { "mem_bottom_track_109/*/RD" "mem_bottom_track_111/*/RD" "mem_bottom_track_113/*/RD" "mem_bottom_track_115/*/RD" "mem_bottom_track_117/*/RD" "mem_bottom_track_119/*/RD" "mem_bottom_track_121/*/RD" "mem_bottom_track_123/*/RD" "mem_bottom_track_125/*/RD" "mem_bottom_track_127/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_bottom_track_127_rd_buf1 [get_pins { "mem_top_track_30_rd_buf2/I" "mem_top_track_62_rd_buf2/I" "mem_right_track_20_rd_buf2/I" "mem_right_track_52_rd_buf2/I" "mem_bottom_track_21_rd_buf2/I" "mem_bottom_track_77_rd_buf2/I" "mem_bottom_track_107_rd_buf2/I" "mem_bottom_track_127_rd_buf2/I"}] [get_lib_cells */CLKBUFV4_7TR40]
