<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="v8.svg"/></td>
  <td id="projectalign">
   <div id="projectname">v8
   </div>
   <div id="projectbrief">V8 is Googleâ€™s open source high-performance JavaScript and WebAssembly engine, written in C++. It is used in Chrome and in Node.js, among others. It implements ECMAScript and WebAssembly, and runs on Windows, macOS, and Linux systems that use x64, IA-32, or ARM processors. V8 can be embedded into any C++ application.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('classv8_1_1internal_1_1AssemblerRiscvBase.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">v8::internal::AssemblerRiscvBase Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(int instructions)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">branch_offset_helper</a>(Label *L, OffsetSize bits)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>()=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(Instr x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a5e64ced9ca6078bf64b4cbeb2e269dfa">emit</a>(ShortInstr x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a231c2afc72fd27929e962fb27fa4a8c0">emit</a>(uint64_t x)=0</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ae8f0abccbd91606ce549555db38ea084">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a531a38d49f0ef5f94d42a5eeaa5f96d1">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab12e2f0f1246d426a4172a3edbb82f51">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac14e17b325c635f4b40f0d7178d22237">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">GenInstrB</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">GenInstrCB</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acdbd81ea0a3dfa63997cb9e1d42b7725">GenInstrCIU</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">GenInstrCIW</a>(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">GenInstrCJ</a>(uint8_t funct3, BaseOpcode opcode, uint16_t uint11)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6dd992bf7eb97c23bcd70f756b6bf958">GenInstrCL</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9ea0e58070c3c3451a5d05399e1c5949">GenInstrCS</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, Register rs1, uint8_t uimm5)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">GenInstrCSR_ii</a>(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">GenInstrCSR_ir</a>(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad2e5eb5d84aef305472ed02ced8248a7">GenInstrCSS</a>(uint8_t funct3, BaseOpcode opcode, Register rs2, uint8_t uimm6)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a0d3819515837df5f29b007dfd9beeafe">GenInstrI</a>(uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">GenInstrJ</a>(BaseOpcode opcode, Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">GenInstrLoadFP_ri</a>(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">GenInstrPriv</a>(uint8_t funct7, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a20126dfd7df2a20250b739a76079ec4b">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acc62355c74221496ed647a05b2e5b13e">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#af0aad8c8c52442c3bab172cd123a4e57">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8065ac1f793cb8743ffaefac03720850">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, FPURegister rd, FPURegister rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afc6289e71640bfbecbd97f71dc905c3b">GenInstrR</a>(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, FPURegister rs1, FPURegister rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ada8c8d3b912517e0889ceccabd10eb98">GenInstrR4</a>(uint8_t funct2, BaseOpcode opcode, FPURegister rd, FPURegister rs1, FPURegister rs2, FPURegister rs3, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">GenInstrRAtomic</a>(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">GenInstrRFrm</a>(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aff40609742ad979630ec863150e1bda2">GenInstrS</a>(uint8_t funct3, BaseOpcode opcode, Register rs1, FPURegister rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">GenInstrStoreFP_rri</a>(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">GenInstrU</a>(BaseOpcode opcode, Register rd, int32_t imm20)</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b">kOffset11</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6">kOffset12</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db">kOffset13</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e">kOffset20</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028">kOffset21</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2">kOffset32</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec">kOffset9</a> enum value</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">OffsetSize</a> enum name</td><td class="entry"><a class="el" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
