#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a01b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19d0320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19d78a0 .functor NOT 1, L_0x1a2dcd0, C4<0>, C4<0>, C4<0>;
L_0x1a2dab0 .functor XOR 2, L_0x1a2d970, L_0x1a2da10, C4<00>, C4<00>;
L_0x1a2dbc0 .functor XOR 2, L_0x1a2dab0, L_0x1a2db20, C4<00>, C4<00>;
v0x1a2a290_0 .net *"_ivl_10", 1 0, L_0x1a2db20;  1 drivers
v0x1a2a390_0 .net *"_ivl_12", 1 0, L_0x1a2dbc0;  1 drivers
v0x1a2a470_0 .net *"_ivl_2", 1 0, L_0x1a2d8d0;  1 drivers
v0x1a2a530_0 .net *"_ivl_4", 1 0, L_0x1a2d970;  1 drivers
v0x1a2a610_0 .net *"_ivl_6", 1 0, L_0x1a2da10;  1 drivers
v0x1a2a740_0 .net *"_ivl_8", 1 0, L_0x1a2dab0;  1 drivers
v0x1a2a820_0 .net "a", 0 0, v0x1a28170_0;  1 drivers
v0x1a2a8c0_0 .net "b", 0 0, v0x1a28210_0;  1 drivers
v0x1a2a960_0 .net "c", 0 0, v0x1a282b0_0;  1 drivers
v0x1a2aa00_0 .var "clk", 0 0;
v0x1a2aaa0_0 .net "d", 0 0, v0x1a283f0_0;  1 drivers
v0x1a2ab40_0 .net "out_pos_dut", 0 0, L_0x1a2d580;  1 drivers
v0x1a2abe0_0 .net "out_pos_ref", 0 0, L_0x1a2c220;  1 drivers
v0x1a2ac80_0 .net "out_sop_dut", 0 0, L_0x1a2d750;  1 drivers
v0x1a2ad20_0 .net "out_sop_ref", 0 0, L_0x1a03080;  1 drivers
v0x1a2adc0_0 .var/2u "stats1", 223 0;
v0x1a2ae60_0 .var/2u "strobe", 0 0;
v0x1a2b010_0 .net "tb_match", 0 0, L_0x1a2dcd0;  1 drivers
v0x1a2b0e0_0 .net "tb_mismatch", 0 0, L_0x19d78a0;  1 drivers
v0x1a2b180_0 .net "wavedrom_enable", 0 0, v0x1a286c0_0;  1 drivers
v0x1a2b250_0 .net "wavedrom_title", 511 0, v0x1a28760_0;  1 drivers
L_0x1a2d8d0 .concat [ 1 1 0 0], L_0x1a2c220, L_0x1a03080;
L_0x1a2d970 .concat [ 1 1 0 0], L_0x1a2c220, L_0x1a03080;
L_0x1a2da10 .concat [ 1 1 0 0], L_0x1a2d580, L_0x1a2d750;
L_0x1a2db20 .concat [ 1 1 0 0], L_0x1a2c220, L_0x1a03080;
L_0x1a2dcd0 .cmp/eeq 2, L_0x1a2d8d0, L_0x1a2dbc0;
S_0x19d45d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19d0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19d7c80 .functor AND 1, v0x1a282b0_0, v0x1a283f0_0, C4<1>, C4<1>;
L_0x19d8060 .functor NOT 1, v0x1a28170_0, C4<0>, C4<0>, C4<0>;
L_0x19d8440 .functor NOT 1, v0x1a28210_0, C4<0>, C4<0>, C4<0>;
L_0x19d86c0 .functor AND 1, L_0x19d8060, L_0x19d8440, C4<1>, C4<1>;
L_0x19ef6d0 .functor AND 1, L_0x19d86c0, v0x1a282b0_0, C4<1>, C4<1>;
L_0x1a03080 .functor OR 1, L_0x19d7c80, L_0x19ef6d0, C4<0>, C4<0>;
L_0x1a2b6a0 .functor NOT 1, v0x1a28210_0, C4<0>, C4<0>, C4<0>;
L_0x1a2b710 .functor OR 1, L_0x1a2b6a0, v0x1a283f0_0, C4<0>, C4<0>;
L_0x1a2b820 .functor AND 1, v0x1a282b0_0, L_0x1a2b710, C4<1>, C4<1>;
L_0x1a2b8e0 .functor NOT 1, v0x1a28170_0, C4<0>, C4<0>, C4<0>;
L_0x1a2b9b0 .functor OR 1, L_0x1a2b8e0, v0x1a28210_0, C4<0>, C4<0>;
L_0x1a2ba20 .functor AND 1, L_0x1a2b820, L_0x1a2b9b0, C4<1>, C4<1>;
L_0x1a2bba0 .functor NOT 1, v0x1a28210_0, C4<0>, C4<0>, C4<0>;
L_0x1a2bc10 .functor OR 1, L_0x1a2bba0, v0x1a283f0_0, C4<0>, C4<0>;
L_0x1a2bb30 .functor AND 1, v0x1a282b0_0, L_0x1a2bc10, C4<1>, C4<1>;
L_0x1a2bda0 .functor NOT 1, v0x1a28170_0, C4<0>, C4<0>, C4<0>;
L_0x1a2bea0 .functor OR 1, L_0x1a2bda0, v0x1a283f0_0, C4<0>, C4<0>;
L_0x1a2bf60 .functor AND 1, L_0x1a2bb30, L_0x1a2bea0, C4<1>, C4<1>;
L_0x1a2c110 .functor XNOR 1, L_0x1a2ba20, L_0x1a2bf60, C4<0>, C4<0>;
v0x19d71d0_0 .net *"_ivl_0", 0 0, L_0x19d7c80;  1 drivers
v0x19d75d0_0 .net *"_ivl_12", 0 0, L_0x1a2b6a0;  1 drivers
v0x19d79b0_0 .net *"_ivl_14", 0 0, L_0x1a2b710;  1 drivers
v0x19d7d90_0 .net *"_ivl_16", 0 0, L_0x1a2b820;  1 drivers
v0x19d8170_0 .net *"_ivl_18", 0 0, L_0x1a2b8e0;  1 drivers
v0x19d8550_0 .net *"_ivl_2", 0 0, L_0x19d8060;  1 drivers
v0x19d87d0_0 .net *"_ivl_20", 0 0, L_0x1a2b9b0;  1 drivers
v0x1a266e0_0 .net *"_ivl_24", 0 0, L_0x1a2bba0;  1 drivers
v0x1a267c0_0 .net *"_ivl_26", 0 0, L_0x1a2bc10;  1 drivers
v0x1a268a0_0 .net *"_ivl_28", 0 0, L_0x1a2bb30;  1 drivers
v0x1a26980_0 .net *"_ivl_30", 0 0, L_0x1a2bda0;  1 drivers
v0x1a26a60_0 .net *"_ivl_32", 0 0, L_0x1a2bea0;  1 drivers
v0x1a26b40_0 .net *"_ivl_36", 0 0, L_0x1a2c110;  1 drivers
L_0x7f04fa30b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a26c00_0 .net *"_ivl_38", 0 0, L_0x7f04fa30b018;  1 drivers
v0x1a26ce0_0 .net *"_ivl_4", 0 0, L_0x19d8440;  1 drivers
v0x1a26dc0_0 .net *"_ivl_6", 0 0, L_0x19d86c0;  1 drivers
v0x1a26ea0_0 .net *"_ivl_8", 0 0, L_0x19ef6d0;  1 drivers
v0x1a26f80_0 .net "a", 0 0, v0x1a28170_0;  alias, 1 drivers
v0x1a27040_0 .net "b", 0 0, v0x1a28210_0;  alias, 1 drivers
v0x1a27100_0 .net "c", 0 0, v0x1a282b0_0;  alias, 1 drivers
v0x1a271c0_0 .net "d", 0 0, v0x1a283f0_0;  alias, 1 drivers
v0x1a27280_0 .net "out_pos", 0 0, L_0x1a2c220;  alias, 1 drivers
v0x1a27340_0 .net "out_sop", 0 0, L_0x1a03080;  alias, 1 drivers
v0x1a27400_0 .net "pos0", 0 0, L_0x1a2ba20;  1 drivers
v0x1a274c0_0 .net "pos1", 0 0, L_0x1a2bf60;  1 drivers
L_0x1a2c220 .functor MUXZ 1, L_0x7f04fa30b018, L_0x1a2ba20, L_0x1a2c110, C4<>;
S_0x1a27640 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19d0320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a28170_0 .var "a", 0 0;
v0x1a28210_0 .var "b", 0 0;
v0x1a282b0_0 .var "c", 0 0;
v0x1a28350_0 .net "clk", 0 0, v0x1a2aa00_0;  1 drivers
v0x1a283f0_0 .var "d", 0 0;
v0x1a284e0_0 .var/2u "fail", 0 0;
v0x1a28580_0 .var/2u "fail1", 0 0;
v0x1a28620_0 .net "tb_match", 0 0, L_0x1a2dcd0;  alias, 1 drivers
v0x1a286c0_0 .var "wavedrom_enable", 0 0;
v0x1a28760_0 .var "wavedrom_title", 511 0;
E_0x19e3040/0 .event negedge, v0x1a28350_0;
E_0x19e3040/1 .event posedge, v0x1a28350_0;
E_0x19e3040 .event/or E_0x19e3040/0, E_0x19e3040/1;
S_0x1a27970 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a27640;
 .timescale -12 -12;
v0x1a27bb0_0 .var/2s "i", 31 0;
E_0x19e2ee0 .event posedge, v0x1a28350_0;
S_0x1a27cb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a27640;
 .timescale -12 -12;
v0x1a27eb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a27f90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a27640;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a28940 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19d0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a2c3d0 .functor AND 1, v0x1a282b0_0, v0x1a283f0_0, C4<1>, C4<1>;
L_0x1a2c8d0 .functor AND 1, L_0x1a2c680, L_0x1a2c720, C4<1>, C4<1>;
L_0x1a2c9e0 .functor AND 1, L_0x1a2c8d0, v0x1a282b0_0, C4<1>, C4<1>;
L_0x1a2caa0 .functor OR 1, L_0x1a2c3d0, L_0x1a2c9e0, C4<0>, C4<0>;
L_0x1a2cc80 .functor OR 1, L_0x1a2cbe0, v0x1a283f0_0, C4<0>, C4<0>;
L_0x1a2cd40 .functor AND 1, v0x1a282b0_0, L_0x1a2cc80, C4<1>, C4<1>;
L_0x1a2d020 .functor AND 1, L_0x1a2ce40, v0x1a28210_0, C4<1>, C4<1>;
L_0x1a2d0e0 .functor OR 1, L_0x1a2cd40, L_0x1a2d020, C4<0>, C4<0>;
L_0x1a2d2e0 .functor OR 1, L_0x1a2d240, v0x1a283f0_0, C4<0>, C4<0>;
L_0x1a2d3a0 .functor AND 1, v0x1a282b0_0, L_0x1a2d2e0, C4<1>, C4<1>;
L_0x1a2d4c0 .functor XNOR 1, L_0x1a2d0e0, L_0x1a2d3a0, C4<0>, C4<0>;
L_0x1a2d750 .functor BUFZ 1, L_0x1a2caa0, C4<0>, C4<0>, C4<0>;
v0x1a28b00_0 .net *"_ivl_0", 0 0, L_0x1a2c3d0;  1 drivers
v0x1a28be0_0 .net *"_ivl_13", 0 0, L_0x1a2cbe0;  1 drivers
v0x1a28ca0_0 .net *"_ivl_14", 0 0, L_0x1a2cc80;  1 drivers
v0x1a28d90_0 .net *"_ivl_16", 0 0, L_0x1a2cd40;  1 drivers
v0x1a28e70_0 .net *"_ivl_19", 0 0, L_0x1a2ce40;  1 drivers
v0x1a28f80_0 .net *"_ivl_20", 0 0, L_0x1a2d020;  1 drivers
v0x1a29060_0 .net *"_ivl_25", 0 0, L_0x1a2d240;  1 drivers
v0x1a29120_0 .net *"_ivl_26", 0 0, L_0x1a2d2e0;  1 drivers
v0x1a29200_0 .net *"_ivl_3", 0 0, L_0x1a2c680;  1 drivers
v0x1a29350_0 .net *"_ivl_30", 0 0, L_0x1a2d4c0;  1 drivers
L_0x7f04fa30b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a29410_0 .net *"_ivl_32", 0 0, L_0x7f04fa30b060;  1 drivers
v0x1a294f0_0 .net *"_ivl_5", 0 0, L_0x1a2c720;  1 drivers
v0x1a295b0_0 .net *"_ivl_6", 0 0, L_0x1a2c8d0;  1 drivers
v0x1a29690_0 .net *"_ivl_8", 0 0, L_0x1a2c9e0;  1 drivers
v0x1a29770_0 .net "a", 0 0, v0x1a28170_0;  alias, 1 drivers
v0x1a29810_0 .net "b", 0 0, v0x1a28210_0;  alias, 1 drivers
v0x1a29900_0 .net "c", 0 0, v0x1a282b0_0;  alias, 1 drivers
v0x1a29b00_0 .net "d", 0 0, v0x1a283f0_0;  alias, 1 drivers
v0x1a29bf0_0 .net "out_pos", 0 0, L_0x1a2d580;  alias, 1 drivers
v0x1a29cb0_0 .net "out_sop", 0 0, L_0x1a2d750;  alias, 1 drivers
v0x1a29d70_0 .net "pos0", 0 0, L_0x1a2d0e0;  1 drivers
v0x1a29e30_0 .net "pos1", 0 0, L_0x1a2d3a0;  1 drivers
v0x1a29ef0_0 .net "sop", 0 0, L_0x1a2caa0;  1 drivers
L_0x1a2c680 .reduce/nor v0x1a28170_0;
L_0x1a2c720 .reduce/nor v0x1a28210_0;
L_0x1a2cbe0 .reduce/nor v0x1a28210_0;
L_0x1a2ce40 .reduce/nor v0x1a28170_0;
L_0x1a2d240 .reduce/nor v0x1a28170_0;
L_0x1a2d580 .functor MUXZ 1, L_0x7f04fa30b060, L_0x1a2d0e0, L_0x1a2d4c0, C4<>;
S_0x1a2a070 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19d0320;
 .timescale -12 -12;
E_0x19cc9f0 .event anyedge, v0x1a2ae60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a2ae60_0;
    %nor/r;
    %assign/vec4 v0x1a2ae60_0, 0;
    %wait E_0x19cc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a27640;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a284e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a28580_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a27640;
T_4 ;
    %wait E_0x19e3040;
    %load/vec4 v0x1a28620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a284e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a27640;
T_5 ;
    %wait E_0x19e2ee0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %wait E_0x19e2ee0;
    %load/vec4 v0x1a284e0_0;
    %store/vec4 v0x1a28580_0, 0, 1;
    %fork t_1, S_0x1a27970;
    %jmp t_0;
    .scope S_0x1a27970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a27bb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a27bb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19e2ee0;
    %load/vec4 v0x1a27bb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a27bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a27bb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a27640;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19e3040;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a283f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a282b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a28210_0, 0;
    %assign/vec4 v0x1a28170_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a284e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a28580_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19d0320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2aa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2ae60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19d0320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a2aa00_0;
    %inv;
    %store/vec4 v0x1a2aa00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19d0320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a28350_0, v0x1a2b0e0_0, v0x1a2a820_0, v0x1a2a8c0_0, v0x1a2a960_0, v0x1a2aaa0_0, v0x1a2ad20_0, v0x1a2ac80_0, v0x1a2abe0_0, v0x1a2ab40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19d0320;
T_9 ;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19d0320;
T_10 ;
    %wait E_0x19e3040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2adc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
    %load/vec4 v0x1a2b010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a2adc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a2ad20_0;
    %load/vec4 v0x1a2ad20_0;
    %load/vec4 v0x1a2ac80_0;
    %xor;
    %load/vec4 v0x1a2ad20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a2abe0_0;
    %load/vec4 v0x1a2abe0_0;
    %load/vec4 v0x1a2ab40_0;
    %xor;
    %load/vec4 v0x1a2abe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a2adc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a2adc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response26/top_module.sv";
