# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/vga {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 18:42:57 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/vga {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/bitgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/bitgen.v 
# -- Compiling module bitgen
# 
# Top level modules:
# 	bitgen
# End time: 18:42:57 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/vga {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:57 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/address_generator.v 
# -- Compiling module address_generator
# 
# Top level modules:
# 	address_generator
# End time: 18:42:57 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/vga {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:58 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 18:42:58 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/mobile_controller {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/mobile_controller/mobile_receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:58 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/mobile_controller" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/mobile_controller/mobile_receiver.v 
# -- Compiling module mobile_receiver
# 
# Top level modules:
# 	mobile_receiver
# End time: 18:42:58 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab2 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/regfile_2D_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:58 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/regfile_2D_memory.v 
# -- Compiling module regfile_2D_memory
# 
# Top level modules:
# 	regfile_2D_memory
# End time: 18:42:59 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab2 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:59 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 18:42:59 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab2 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:59 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab2/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 18:43:00 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab1 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/hex2seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:00 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/hex2seg.v 
# -- Compiling module hex2seg
# 
# Top level modules:
# 	hex2seg
# End time: 18:43:00 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab1 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:00 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/alu.v 
# -- Compiling module alu
# ** Warning: C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab1/alu.v(85): (vlog-2182) 'Flags' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	alu
# End time: 18:43:00 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:00 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4.v 
# -- Compiling module lab4
# 
# Top level modules:
# 	lab4
# End time: 18:43:00 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:00 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 18:43:00 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:00 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/IRreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:01 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/IRreg.v 
# -- Compiling module IRreg
# 
# Top level modules:
# 	IRreg
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/flags_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:01 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/flags_register.v 
# -- Compiling module flags_register
# 
# Top level modules:
# 	flags_register
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/vga {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:01 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/vga/glyph_rom.v 
# -- Compiling module glyph_rom
# 
# Top level modules:
# 	glyph_rom
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab3 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:01 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab3/bram.v 
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Colt/Documents/School/Fall\ 2020/ECE\ 3710-001/Lab/ECE3710Project/lab4 {C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:01 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4" C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v 
# -- Compiling module lab4_tb
# 
# Top level modules:
# 	lab4_tb
# End time: 18:43:01 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab4_tb 
# Start time: 18:43:01 on Dec 01,2020
# Loading work.lab4_tb
# Loading work.lab4
# Loading work.regfile_2D_memory
# Loading work.mux
# Loading work.mux_2_to_1
# Loading work.alu
# Loading work.bram
# Loading work.program_counter
# Loading work.IRreg
# Loading work.fsm
# Loading work.flags_register
# Loading work.mobile_receiver
# Loading work.vga
# Loading work.vga_control
# Loading work.address_generator
# Loading work.glyph_rom
# Loading work.bitgen
# Loading work.hex2seg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v(66)
#    Time: 1000030 ns  Iteration: 0  Instance: /lab4_tb
# Break in Module lab4_tb at C:/Users/Colt/Documents/School/Fall 2020/ECE 3710-001/Lab/ECE3710Project/lab4/lab4_tb.v line 66
# End time: 18:59:54 on Dec 01,2020, Elapsed time: 0:16:53
# Errors: 0, Warnings: 0
