/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for DCIF
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file DCIF.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for DCIF
 *
 * CMSIS Peripheral Access Layer for DCIF
 */

#if !defined(DCIF_H_)
#define DCIF_H_                                  /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- DCIF Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DCIF_Peripheral_Access_Layer DCIF Peripheral Access Layer
 * @{
 */

/** DCIF - Size of Registers Arrays */
#define DCIF_CSC_CTRLX_COUNT                      1u
#define DCIF_CSC_COEF0X_COUNT                     1u
#define DCIF_CSC_COEF1X_COUNT                     1u
#define DCIF_CSC_COEF2X_COUNT                     1u
#define DCIF_CSC_COEF3X_COUNT                     1u
#define DCIF_CSC_COEF4X_COUNT                     1u
#define DCIF_CSC_COEF5X_COUNT                     1u
#define DCIF_CRC_HIST_CNT_COUNT                   64u

/** DCIF - Register Layout Typedef */
typedef struct {
  __I  uint32_t VER;                               /**< Version ID Register, offset: 0x0 */
  __IO uint32_t PAR_0;                             /**< Parameter Register 0, offset: 0x4 */
  __I  uint32_t PAR_1;                             /**< Parameter Register 1, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t DISP_CTRL;                         /**< Display Control Register, offset: 0x10 */
  __IO uint32_t DISP_PAR;                          /**< Display Parameter Register, offset: 0x14 */
  __IO uint32_t DISP_SIZE;                         /**< Display Size Register, offset: 0x18 */
  __I  uint32_t DISP_SR0;                          /**< Display Status Register 0, offset: 0x1C */
  __I  uint32_t DISP_SR1;                          /**< Display Status Register 1, offset: 0x20 */
  __IO uint32_t IE0_D0;                            /**< Interrupt Enable Register 0 for Domain 0, offset: 0x24 */
  __IO uint32_t IS0_D0;                            /**< Interrupt Status Register 0 for Domain 0, offset: 0x28 */
  __IO uint32_t IE1_D0;                            /**< Interrupt Enable Register 1 for Domain 0, offset: 0x2C */
  __IO uint32_t IS1_D0;                            /**< Interrupt Status Register 1 for Domain 0, offset: 0x30 */
       uint8_t RESERVED_1[12];
  __IO uint32_t DPI_CTRL;                          /**< DPI Control Register, offset: 0x40 */
  __IO uint32_t DPI_HSYN_PAR;                      /**< DPI Horizontal Sync Parameter Register, offset: 0x44 */
  __IO uint32_t DPI_VSYN_PAR;                      /**< DPI Vertical Sync Parameter Register, offset: 0x48 */
  __IO uint32_t DPI_VSYN_HSYN_WIDTH;               /**< DPI Vertical and Horizontal Pulse Width Parameter Register, offset: 0x4C */
       uint8_t RESERVED_2[65456];
  __IO uint32_t CTRLDESC0_L0;                      /**< Control Descriptor Register 0 for Layer 0, offset: 0x10000 */
  __IO uint32_t CTRLDESC1_L0;                      /**< Control Descriptor Register 1 for Layer 0, offset: 0x10004 */
  __IO uint32_t CTRLDESC2_L0;                      /**< Control Descriptor Register 2 for Layer 0, offset: 0x10008 */
  __IO uint32_t CTRLDESC3_L0;                      /**< Control Descriptor Register 3 for Layer 0, offset: 0x1000C */
  __IO uint32_t CTRLDESC4_L0;                      /**< Control Descriptor Register 4 for Layer 0, offset: 0x10010 */
       uint32_t CTRLDESC5_L0;                      /**< Control Descriptor Register 5 for Layer 0, offset: 0x10014 */
  __IO uint32_t CTRLDESC6_L0;                      /**< Control Descriptor Register 6 for Layer 0, offset: 0x10018 */
       uint8_t RESERVED_3[8];
  __IO uint32_t IE0_D1;                            /**< Interrupt Enable Register 0 for Domain 1, offset: 0x10024 */
  __IO uint32_t IS0_D1;                            /**< Interrupt Status Register 0 for Domain 1, offset: 0x10028 */
  __IO uint32_t IE1_D1;                            /**< Interrupt Enable Register 1 for Domain 1, offset: 0x1002C */
  __IO uint32_t IS1_D1;                            /**< Interrupt Status Register 1 for Domain 1, offset: 0x10030 */
       uint8_t RESERVED_4[8];
  __IO uint32_t CLUT_CTRL;                         /**< CLUT control Register, offset: 0x1003C */
  __IO uint32_t PANIC_THRES_L0;                    /**< FIFO Panic Threshold Register For Layer 0, offset: 0x10040 */
  __I  uint32_t LAYER_SR0_L0;                      /**< Layer Status Register 0 for Layer 0, offset: 0x10044 */
       uint8_t RESERVED_5[8];
  __IO uint32_t CSC_CTRL_L[DCIF_CSC_CTRLX_COUNT];  /**< Color Space Conversion Control Register For Layer 0, array offset: 0x10050, array step: 0x4 */
  __IO uint32_t CSC_COEF0_L[DCIF_CSC_COEF0X_COUNT]; /**< Color Space Conversion Coefficient Register 0 For Layer 0, array offset: 0x10054, array step: 0x4 */
  __IO uint32_t CSC_COEF1_L[DCIF_CSC_COEF1X_COUNT]; /**< Color Space Conversion Coefficient Register 1 For Layer 0, array offset: 0x10058, array step: 0x4 */
  __IO uint32_t CSC_COEF2_L[DCIF_CSC_COEF2X_COUNT]; /**< Color Space Conversion Coefficient Register 2 For Layer 0, array offset: 0x1005C, array step: 0x4 */
  __IO uint32_t CSC_COEF3_L[DCIF_CSC_COEF3X_COUNT]; /**< Color Space Conversion Coefficient Register 3 For Layer 0, array offset: 0x10060, array step: 0x4 */
  __IO uint32_t CSC_COEF4_L[DCIF_CSC_COEF4X_COUNT]; /**< Color Space Conversion Coefficient Register 4 For Layer 0, array offset: 0x10064, array step: 0x4 */
  __IO uint32_t CSC_COEF5_L[DCIF_CSC_COEF5X_COUNT]; /**< Color Space Conversion Coefficient Register 5 For Layer 0, array offset: 0x10068, array step: 0x4 */
       uint8_t RESERVED_6[65428];
  __IO uint32_t CTRLDESC0_L1;                      /**< Control Descriptor Register 0 for Layer 1, offset: 0x20000 */
  __IO uint32_t CTRLDESC1_L1;                      /**< Control Descriptor Register 1 for Layer 1, offset: 0x20004 */
  __IO uint32_t CTRLDESC2_L1;                      /**< Control Descriptor Register 2 for Layer 1, offset: 0x20008 */
  __IO uint32_t CTRLDESC3_L1;                      /**< Control Descriptor Register 3 for Layer 1, offset: 0x2000C */
  __IO uint32_t CTRLDESC4_L1;                      /**< Control Descriptor Register 4 for Layer 1, offset: 0x20010 */
       uint32_t CTRLDESC5_L1;                      /**< Control Descriptor Register 5 for Layer 1, offset: 0x20014 */
  __IO uint32_t CTRLDESC6_L1;                      /**< Control Descriptor Register 6 for Layer 1, offset: 0x20018 */
       uint8_t RESERVED_7[8];
  __IO uint32_t IE0_D2;                            /**< Interrupt Enable Register 0 for Domain 2, offset: 0x20024 */
  __IO uint32_t IS0_D2;                            /**< Interrupt Status Register 0 for Domain 2, offset: 0x20028 */
  __IO uint32_t IE1_D2;                            /**< Interrupt Enable Register 1 for Domain 2, offset: 0x2002C */
  __IO uint32_t IS1_D2;                            /**< Interrupt Status Register 1 for Domain 2, offset: 0x20030 */
       uint8_t RESERVED_8[12];
  __IO uint32_t PANIC_THRES_L1;                    /**< FIFO Panic Threshold Register For Layer 1, offset: 0x20040 */
  __I  uint32_t LAYER_SR0_L1;                      /**< Layer Status Register 0 for Layer 1, offset: 0x20044 */
       uint8_t RESERVED_9[184];
  __IO uint32_t CRC_CTRL;                          /**< CRC Control Register, offset: 0x20100 */
  __IO uint32_t CRC_THRES;                         /**< CRC Threshold Register, offset: 0x20104 */
  __IO uint32_t CRC_HIST_COEF;                     /**< CRC Region Histogram Coefficient Register, offset: 0x20108 */
  __I  uint32_t CRC_ERR_CNT;                       /**< CRC Error Counter Reigster, offset: 0x2010C */
  __I  uint32_t CRC_SR;                            /**< CRC Status Reigster, offset: 0x20110 */
  __I  uint32_t B[DCIF_CRC_HIST_CNT_COUNT];        /**< CRC Region Histogram Counter Register For Bin 0..CRC Region Histogram Counter Register For Bin 63, array offset: 0x20114, array step: 0x4 */
  __IO uint32_t CRC_POS_R0;                        /**< CRC Region 0 Position Register, offset: 0x20214 */
  __IO uint32_t CRC_SIZE_R0;                       /**< CRC Region 0 Size Register, offset: 0x20218 */
  __I  uint32_t CRC_VAL_R0;                        /**< CRC Region 0 Value Register, offset: 0x2021C */
  __IO uint32_t CRC_EXP_VAL_R0;                    /**< CRC Region 0 Expected Value Register, offset: 0x20220 */
  __IO uint32_t CRC_POS_R1;                        /**< CRC Region 1 Position Register, offset: 0x20224 */
  __IO uint32_t CRC_SIZE_R1;                       /**< CRC Region 1 Size Register, offset: 0x20228 */
  __I  uint32_t CRC_VAL_R1;                        /**< CRC Region 1 Value Register, offset: 0x2022C */
  __IO uint32_t CRC_EXP_VAL_R1;                    /**< CRC Region 1 Expected Value Register, offset: 0x20230 */
  __IO uint32_t CRC_POS_R2;                        /**< CRC Region 2 Position Register, offset: 0x20234 */
  __IO uint32_t CRC_SIZE_R2;                       /**< CRC Region 2 Size Register, offset: 0x20238 */
  __I  uint32_t CRC_VAL_R2;                        /**< CRC Region 2 Value Register, offset: 0x2023C */
  __IO uint32_t CRC_EXP_VAL_R2;                    /**< CRC Region 2 Expected Value Register, offset: 0x20240 */
  __IO uint32_t CRC_POS_R3;                        /**< CRC Region 3 Position Register, offset: 0x20244 */
  __IO uint32_t CRC_SIZE_R3;                       /**< CRC Region 3 Size Register, offset: 0x20248 */
  __I  uint32_t CRC_VAL_R3;                        /**< CRC Region 3 Value Register, offset: 0x2024C */
  __IO uint32_t CRC_EXP_VAL_R3;                    /**< CRC Region 3 Expected Value Register, offset: 0x20250 */
} DCIF_Type;

/* ----------------------------------------------------------------------------
   -- DCIF Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DCIF_Register_Masks DCIF Register Masks
 * @{
 */

/*! @name VER - Version ID Register */
/*! @{ */

#define DCIF_VER_FEATURE_MASK                    (0xFFFFU)
#define DCIF_VER_FEATURE_SHIFT                   (0U)
/*! FEATURE - Feature Set Number */
#define DCIF_VER_FEATURE(x)                      (((uint32_t)(((uint32_t)(x)) << DCIF_VER_FEATURE_SHIFT)) & DCIF_VER_FEATURE_MASK)

#define DCIF_VER_MINOR_MASK                      (0xFF0000U)
#define DCIF_VER_MINOR_SHIFT                     (16U)
/*! MINOR - Minor Version Number */
#define DCIF_VER_MINOR(x)                        (((uint32_t)(((uint32_t)(x)) << DCIF_VER_MINOR_SHIFT)) & DCIF_VER_MINOR_MASK)

#define DCIF_VER_MAJOR_MASK                      (0xFF000000U)
#define DCIF_VER_MAJOR_SHIFT                     (24U)
/*! MAJOR - Major Version Number */
#define DCIF_VER_MAJOR(x)                        (((uint32_t)(((uint32_t)(x)) << DCIF_VER_MAJOR_SHIFT)) & DCIF_VER_MAJOR_MASK)
/*! @} */

/*! @name PAR_0 - Parameter Register 0 */
/*! @{ */

#define DCIF_PAR_0_LAYER_NUM_MASK                (0xFU)
#define DCIF_PAR_0_LAYER_NUM_SHIFT               (0U)
/*! LAYER_NUM - Number Of Layer */
#define DCIF_PAR_0_LAYER_NUM(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_LAYER_NUM_SHIFT)) & DCIF_PAR_0_LAYER_NUM_MASK)

#define DCIF_PAR_0_DOMAIN_NUM_MASK               (0x30U)
#define DCIF_PAR_0_DOMAIN_NUM_SHIFT              (4U)
/*! DOMAIN_NUM - Number of CPU Domain */
#define DCIF_PAR_0_DOMAIN_NUM(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_DOMAIN_NUM_SHIFT)) & DCIF_PAR_0_DOMAIN_NUM_MASK)

#define DCIF_PAR_0_AXI_DATA_WIDTH_MASK           (0xC0U)
#define DCIF_PAR_0_AXI_DATA_WIDTH_SHIFT          (6U)
/*! AXI_DATA_WIDTH - AXI Bus Data Width
 *  0b00..32 bit
 *  0b01..64 bit
 *  0b10..128 bit
 *  0b11..256 bit
 */
#define DCIF_PAR_0_AXI_DATA_WIDTH(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_AXI_DATA_WIDTH_SHIFT)) & DCIF_PAR_0_AXI_DATA_WIDTH_MASK)

#define DCIF_PAR_0_CLUT_RAM_NUM_MASK             (0x300U)
#define DCIF_PAR_0_CLUT_RAM_NUM_SHIFT            (8U)
/*! CLUT_RAM_NUM - Number of CLUT RAM */
#define DCIF_PAR_0_CLUT_RAM_NUM(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_CLUT_RAM_NUM_SHIFT)) & DCIF_PAR_0_CLUT_RAM_NUM_MASK)

#define DCIF_PAR_0_CSC_NUM_MASK                  (0x3000U)
#define DCIF_PAR_0_CSC_NUM_SHIFT                 (12U)
/*! CSC_NUM - Number of CSC Unit */
#define DCIF_PAR_0_CSC_NUM(x)                    (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_CSC_NUM_SHIFT)) & DCIF_PAR_0_CSC_NUM_MASK)

#define DCIF_PAR_0_CRC_REGION_NUM_MASK           (0x70000U)
#define DCIF_PAR_0_CRC_REGION_NUM_SHIFT          (16U)
/*! CRC_REGION_NUM - Number of CRC Region */
#define DCIF_PAR_0_CRC_REGION_NUM(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_CRC_REGION_NUM_SHIFT)) & DCIF_PAR_0_CRC_REGION_NUM_MASK)

#define DCIF_PAR_0_BACKUP_MASK                   (0xF0000000U)
#define DCIF_PAR_0_BACKUP_SHIFT                  (28U)
/*! BACKUP - Backup Option */
#define DCIF_PAR_0_BACKUP(x)                     (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_0_BACKUP_SHIFT)) & DCIF_PAR_0_BACKUP_MASK)
/*! @} */

/*! @name PAR_1 - Parameter Register 1 */
/*! @{ */

#define DCIF_PAR_1_LAYER0_FIFO_SIZE_MASK         (0xFU)
#define DCIF_PAR_1_LAYER0_FIFO_SIZE_SHIFT        (0U)
/*! LAYER0_FIFO_SIZE - Layer 0 FIFO size */
#define DCIF_PAR_1_LAYER0_FIFO_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_1_LAYER0_FIFO_SIZE_SHIFT)) & DCIF_PAR_1_LAYER0_FIFO_SIZE_MASK)

#define DCIF_PAR_1_LAYER1_FIFO_SIZE_MASK         (0xF0U)
#define DCIF_PAR_1_LAYER1_FIFO_SIZE_SHIFT        (4U)
/*! LAYER1_FIFO_SIZE - Layer 1 FIFO size */
#define DCIF_PAR_1_LAYER1_FIFO_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_PAR_1_LAYER1_FIFO_SIZE_SHIFT)) & DCIF_PAR_1_LAYER1_FIFO_SIZE_MASK)
/*! @} */

/*! @name DISP_CTRL - Display Control Register */
/*! @{ */

#define DCIF_DISP_CTRL_DISP_ON_MASK              (0x1U)
#define DCIF_DISP_CTRL_DISP_ON_SHIFT             (0U)
/*! DISP_ON - Display Panel On/Off Mode
 *  0b0..Display Off
 *  0b1..Display On
 */
#define DCIF_DISP_CTRL_DISP_ON(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_CTRL_DISP_ON_SHIFT)) & DCIF_DISP_CTRL_DISP_ON_MASK)

#define DCIF_DISP_CTRL_AXI_RD_HOLD_MASK          (0x40000000U)
#define DCIF_DISP_CTRL_AXI_RD_HOLD_SHIFT         (30U)
/*! AXI_RD_HOLD - AXI Read Hold Control
 *  0b0..No action
 *  0b1..Hold fetch request
 */
#define DCIF_DISP_CTRL_AXI_RD_HOLD(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_CTRL_AXI_RD_HOLD_SHIFT)) & DCIF_DISP_CTRL_AXI_RD_HOLD_MASK)

#define DCIF_DISP_CTRL_SW_RST_MASK               (0x80000000U)
#define DCIF_DISP_CTRL_SW_RST_SHIFT              (31U)
/*! SW_RST - Software Reset
 *  0b0..No action
 *  0b1..All internal and status registers are forced into their reset state. configuration registers are not affected.
 */
#define DCIF_DISP_CTRL_SW_RST(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_CTRL_SW_RST_SHIFT)) & DCIF_DISP_CTRL_SW_RST_MASK)
/*! @} */

/*! @name DISP_PAR - Display Parameter Register */
/*! @{ */

#define DCIF_DISP_PAR_BGND_B_MASK                (0xFFU)
#define DCIF_DISP_PAR_BGND_B_SHIFT               (0U)
/*! BGND_B - Background Blue Component */
#define DCIF_DISP_PAR_BGND_B(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_PAR_BGND_B_SHIFT)) & DCIF_DISP_PAR_BGND_B_MASK)

#define DCIF_DISP_PAR_BGND_G_MASK                (0xFF00U)
#define DCIF_DISP_PAR_BGND_G_SHIFT               (8U)
/*! BGND_G - Background Green Component */
#define DCIF_DISP_PAR_BGND_G(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_PAR_BGND_G_SHIFT)) & DCIF_DISP_PAR_BGND_G_MASK)

#define DCIF_DISP_PAR_BGND_R_MASK                (0xFF0000U)
#define DCIF_DISP_PAR_BGND_R_SHIFT               (16U)
/*! BGND_R - Background Red Component */
#define DCIF_DISP_PAR_BGND_R(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_PAR_BGND_R_SHIFT)) & DCIF_DISP_PAR_BGND_R_MASK)
/*! @} */

/*! @name DISP_SIZE - Display Size Register */
/*! @{ */

#define DCIF_DISP_SIZE_DISP_WIDTH_MASK           (0xFFFU)
#define DCIF_DISP_SIZE_DISP_WIDTH_SHIFT          (0U)
/*! DISP_WIDTH - Display Width */
#define DCIF_DISP_SIZE_DISP_WIDTH(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SIZE_DISP_WIDTH_SHIFT)) & DCIF_DISP_SIZE_DISP_WIDTH_MASK)

#define DCIF_DISP_SIZE_DISP_HEIGHT_MASK          (0xFFF0000U)
#define DCIF_DISP_SIZE_DISP_HEIGHT_SHIFT         (16U)
/*! DISP_HEIGHT - Display Height */
#define DCIF_DISP_SIZE_DISP_HEIGHT(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SIZE_DISP_HEIGHT_SHIFT)) & DCIF_DISP_SIZE_DISP_HEIGHT_MASK)
/*! @} */

/*! @name DISP_SR0 - Display Status Register 0 */
/*! @{ */

#define DCIF_DISP_SR0_AXI_RD_PEND_MASK           (0x1FU)
#define DCIF_DISP_SR0_AXI_RD_PEND_SHIFT          (0U)
/*! AXI_RD_PEND - AXI Read Pending */
#define DCIF_DISP_SR0_AXI_RD_PEND(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR0_AXI_RD_PEND_SHIFT)) & DCIF_DISP_SR0_AXI_RD_PEND_MASK)

#define DCIF_DISP_SR0_DPI_BUSY_MASK              (0x4000U)
#define DCIF_DISP_SR0_DPI_BUSY_SHIFT             (14U)
/*! DPI_BUSY - DPI Busy
 *  0b0..Idle
 *  0b1..DPI interface is working
 */
#define DCIF_DISP_SR0_DPI_BUSY(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR0_DPI_BUSY_SHIFT)) & DCIF_DISP_SR0_DPI_BUSY_MASK)

#define DCIF_DISP_SR0_AXI_RD_BUSY_MASK           (0x8000U)
#define DCIF_DISP_SR0_AXI_RD_BUSY_SHIFT          (15U)
/*! AXI_RD_BUSY - AXI Read Busy
 *  0b0..Idle
 *  0b1..AXI read is in progress
 */
#define DCIF_DISP_SR0_AXI_RD_BUSY(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR0_AXI_RD_BUSY_SHIFT)) & DCIF_DISP_SR0_AXI_RD_BUSY_MASK)

#define DCIF_DISP_SR0_TXFIFO_CNT_MASK            (0xFF0000U)
#define DCIF_DISP_SR0_TXFIFO_CNT_SHIFT           (16U)
/*! TXFIFO_CNT - TXFIFO Count */
#define DCIF_DISP_SR0_TXFIFO_CNT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR0_TXFIFO_CNT_SHIFT)) & DCIF_DISP_SR0_TXFIFO_CNT_MASK)
/*! @} */

/*! @name DISP_SR1 - Display Status Register 1 */
/*! @{ */

#define DCIF_DISP_SR1_H_CNT_MASK                 (0xFFFU)
#define DCIF_DISP_SR1_H_CNT_SHIFT                (0U)
/*! H_CNT - Horizontal Count */
#define DCIF_DISP_SR1_H_CNT(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR1_H_CNT_SHIFT)) & DCIF_DISP_SR1_H_CNT_MASK)

#define DCIF_DISP_SR1_V_CNT_MASK                 (0xFFF0000U)
#define DCIF_DISP_SR1_V_CNT_SHIFT                (16U)
/*! V_CNT - Vertical Count */
#define DCIF_DISP_SR1_V_CNT(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_DISP_SR1_V_CNT_SHIFT)) & DCIF_DISP_SR1_V_CNT_MASK)
/*! @} */

/*! @name IE0_D0 - Interrupt Enable Register 0 for Domain 0 */
/*! @{ */

#define DCIF_IE0_D0_VSYNC_EN_MASK                (0x1U)
#define DCIF_IE0_D0_VSYNC_EN_SHIFT               (0U)
/*! VSYNC_EN - VSYNC Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_VSYNC_EN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_VSYNC_EN_SHIFT)) & DCIF_IE0_D0_VSYNC_EN_MASK)

#define DCIF_IE0_D0_UNDERRUN_EN_MASK             (0x2U)
#define DCIF_IE0_D0_UNDERRUN_EN_SHIFT            (1U)
/*! UNDERRUN_EN - Underrun Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_UNDERRUN_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_UNDERRUN_EN_SHIFT)) & DCIF_IE0_D0_UNDERRUN_EN_MASK)

#define DCIF_IE0_D0_VS_BLANK_EN_MASK             (0x4U)
#define DCIF_IE0_D0_VS_BLANK_EN_SHIFT            (2U)
/*! VS_BLANK_EN - Vertical Blanking Period Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_VS_BLANK_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_VS_BLANK_EN_SHIFT)) & DCIF_IE0_D0_VS_BLANK_EN_MASK)

#define DCIF_IE0_D0_HIST_DONE_EN_MASK            (0x20U)
#define DCIF_IE0_D0_HIST_DONE_EN_SHIFT           (5U)
/*! HIST_DONE_EN - Histogram Measurement Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_HIST_DONE_EN(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_HIST_DONE_EN_SHIFT)) & DCIF_IE0_D0_HIST_DONE_EN_MASK)

#define DCIF_IE0_D0_CRC_ERR_EN_MASK              (0x40U)
#define DCIF_IE0_D0_CRC_ERR_EN_SHIFT             (6U)
/*! CRC_ERR_EN - CRC Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_CRC_ERR_EN(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_CRC_ERR_EN_SHIFT)) & DCIF_IE0_D0_CRC_ERR_EN_MASK)

#define DCIF_IE0_D0_CRC_ERR_SAT_EN_MASK          (0x80U)
#define DCIF_IE0_D0_CRC_ERR_SAT_EN_SHIFT         (7U)
/*! CRC_ERR_SAT_EN - CRC Error Saturation Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D0_CRC_ERR_SAT_EN(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D0_CRC_ERR_SAT_EN_SHIFT)) & DCIF_IE0_D0_CRC_ERR_SAT_EN_MASK)
/*! @} */

/*! @name IS0_D0 - Interrupt Status Register 0 for Domain 0 */
/*! @{ */

#define DCIF_IS0_D0_VSYNC_MASK                   (0x1U)
#define DCIF_IS0_D0_VSYNC_SHIFT                  (0U)
/*! VSYNC - VSYNC Start Flag
 *  0b0..VSYNC has not started
 *  0b1..VSYNC has started
 */
#define DCIF_IS0_D0_VSYNC(x)                     (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_VSYNC_SHIFT)) & DCIF_IS0_D0_VSYNC_MASK)

#define DCIF_IS0_D0_UNDERRUN_MASK                (0x2U)
#define DCIF_IS0_D0_UNDERRUN_SHIFT               (1U)
/*! UNDERRUN - Underrun Flag
 *  0b0..Output buffer not underrun
 *  0b1..Output buffer underrun
 */
#define DCIF_IS0_D0_UNDERRUN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_UNDERRUN_SHIFT)) & DCIF_IS0_D0_UNDERRUN_MASK)

#define DCIF_IS0_D0_VS_BLANK_MASK                (0x4U)
#define DCIF_IS0_D0_VS_BLANK_SHIFT               (2U)
/*! VS_BLANK - Vertical Blanking Period Start Flag
 *  0b0..Vertical blanking period has not started
 *  0b1..Vertical blanking period has started
 */
#define DCIF_IS0_D0_VS_BLANK(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_VS_BLANK_SHIFT)) & DCIF_IS0_D0_VS_BLANK_MASK)

#define DCIF_IS0_D0_HIST_DONE_MASK               (0x20U)
#define DCIF_IS0_D0_HIST_DONE_SHIFT              (5U)
/*! HIST_DONE - Histogram Measurement Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS0_D0_HIST_DONE(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_HIST_DONE_SHIFT)) & DCIF_IS0_D0_HIST_DONE_MASK)

#define DCIF_IS0_D0_CRC_ERR_MASK                 (0x40U)
#define DCIF_IS0_D0_CRC_ERR_SHIFT                (6U)
/*! CRC_ERR - CRC Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D0_CRC_ERR(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_CRC_ERR_SHIFT)) & DCIF_IS0_D0_CRC_ERR_MASK)

#define DCIF_IS0_D0_CRC_ERR_SAT_MASK             (0x80U)
#define DCIF_IS0_D0_CRC_ERR_SAT_SHIFT            (7U)
/*! CRC_ERR_SAT - CRC Error Saturation Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D0_CRC_ERR_SAT(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D0_CRC_ERR_SAT_SHIFT)) & DCIF_IS0_D0_CRC_ERR_SAT_MASK)
/*! @} */

/*! @name IE1_D0 - Interrupt Enable Register 1 for Domain 0 */
/*! @{ */

#define DCIF_IE1_D0_FIFO_PANIC_EN0_MASK          (0x1U)
#define DCIF_IE1_D0_FIFO_PANIC_EN0_SHIFT         (0U)
/*! FIFO_PANIC_EN0 - Enable Layer 0 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_FIFO_PANIC_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_FIFO_PANIC_EN0_SHIFT)) & DCIF_IE1_D0_FIFO_PANIC_EN0_MASK)

#define DCIF_IE1_D0_FIFO_PANIC_EN1_MASK          (0x2U)
#define DCIF_IE1_D0_FIFO_PANIC_EN1_SHIFT         (1U)
/*! FIFO_PANIC_EN1 - Enable Layer 1 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_FIFO_PANIC_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_FIFO_PANIC_EN1_SHIFT)) & DCIF_IE1_D0_FIFO_PANIC_EN1_MASK)

#define DCIF_IE1_D0_DMA_ERR_EN0_MASK             (0x100U)
#define DCIF_IE1_D0_DMA_ERR_EN0_SHIFT            (8U)
/*! DMA_ERR_EN0 - Enable Layer 0 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_DMA_ERR_EN0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_DMA_ERR_EN0_SHIFT)) & DCIF_IE1_D0_DMA_ERR_EN0_MASK)

#define DCIF_IE1_D0_DMA_ERR_EN1_MASK             (0x200U)
#define DCIF_IE1_D0_DMA_ERR_EN1_SHIFT            (9U)
/*! DMA_ERR_EN1 - Enable Layer 1 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_DMA_ERR_EN1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_DMA_ERR_EN1_SHIFT)) & DCIF_IE1_D0_DMA_ERR_EN1_MASK)

#define DCIF_IE1_D0_DMA_DONE_EN0_MASK            (0x10000U)
#define DCIF_IE1_D0_DMA_DONE_EN0_SHIFT           (16U)
/*! DMA_DONE_EN0 - Enable Layer 0 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_DMA_DONE_EN0(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_DMA_DONE_EN0_SHIFT)) & DCIF_IE1_D0_DMA_DONE_EN0_MASK)

#define DCIF_IE1_D0_DMA_DONE_EN1_MASK            (0x20000U)
#define DCIF_IE1_D0_DMA_DONE_EN1_SHIFT           (17U)
/*! DMA_DONE_EN1 - Enable Layer 1 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_DMA_DONE_EN1(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_DMA_DONE_EN1_SHIFT)) & DCIF_IE1_D0_DMA_DONE_EN1_MASK)

#define DCIF_IE1_D0_FIFO_EMPTY_EN0_MASK          (0x1000000U)
#define DCIF_IE1_D0_FIFO_EMPTY_EN0_SHIFT         (24U)
/*! FIFO_EMPTY_EN0 - Enable Layer 0 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_FIFO_EMPTY_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_FIFO_EMPTY_EN0_SHIFT)) & DCIF_IE1_D0_FIFO_EMPTY_EN0_MASK)

#define DCIF_IE1_D0_FIFO_EMPTY_EN1_MASK          (0x2000000U)
#define DCIF_IE1_D0_FIFO_EMPTY_EN1_SHIFT         (25U)
/*! FIFO_EMPTY_EN1 - Enable Layer 1 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D0_FIFO_EMPTY_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D0_FIFO_EMPTY_EN1_SHIFT)) & DCIF_IE1_D0_FIFO_EMPTY_EN1_MASK)
/*! @} */

/*! @name IS1_D0 - Interrupt Status Register 1 for Domain 0 */
/*! @{ */

#define DCIF_IS1_D0_FIFO_PANIC0_MASK             (0x1U)
#define DCIF_IS1_D0_FIFO_PANIC0_SHIFT            (0U)
/*! FIFO_PANIC0 - Layer 0 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D0_FIFO_PANIC0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_FIFO_PANIC0_SHIFT)) & DCIF_IS1_D0_FIFO_PANIC0_MASK)

#define DCIF_IS1_D0_FIFO_PANIC1_MASK             (0x2U)
#define DCIF_IS1_D0_FIFO_PANIC1_SHIFT            (1U)
/*! FIFO_PANIC1 - Layer 1 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D0_FIFO_PANIC1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_FIFO_PANIC1_SHIFT)) & DCIF_IS1_D0_FIFO_PANIC1_MASK)

#define DCIF_IS1_D0_DMA_ERR0_MASK                (0x100U)
#define DCIF_IS1_D0_DMA_ERR0_SHIFT               (8U)
/*! DMA_ERR0 - Layer 0 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D0_DMA_ERR0(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_DMA_ERR0_SHIFT)) & DCIF_IS1_D0_DMA_ERR0_MASK)

#define DCIF_IS1_D0_DMA_ERR1_MASK                (0x200U)
#define DCIF_IS1_D0_DMA_ERR1_SHIFT               (9U)
/*! DMA_ERR1 - Layer 1 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D0_DMA_ERR1(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_DMA_ERR1_SHIFT)) & DCIF_IS1_D0_DMA_ERR1_MASK)

#define DCIF_IS1_D0_DMA_DONE0_MASK               (0x10000U)
#define DCIF_IS1_D0_DMA_DONE0_SHIFT              (16U)
/*! DMA_DONE0 - Layer 0 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D0_DMA_DONE0(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_DMA_DONE0_SHIFT)) & DCIF_IS1_D0_DMA_DONE0_MASK)

#define DCIF_IS1_D0_DMA_DONE1_MASK               (0x20000U)
#define DCIF_IS1_D0_DMA_DONE1_SHIFT              (17U)
/*! DMA_DONE1 - Layer 1 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D0_DMA_DONE1(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_DMA_DONE1_SHIFT)) & DCIF_IS1_D0_DMA_DONE1_MASK)

#define DCIF_IS1_D0_FIFO_EMPTY0_MASK             (0x1000000U)
#define DCIF_IS1_D0_FIFO_EMPTY0_SHIFT            (24U)
/*! FIFO_EMPTY0 - Layer 0 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D0_FIFO_EMPTY0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_FIFO_EMPTY0_SHIFT)) & DCIF_IS1_D0_FIFO_EMPTY0_MASK)

#define DCIF_IS1_D0_FIFO_EMPTY1_MASK             (0x2000000U)
#define DCIF_IS1_D0_FIFO_EMPTY1_SHIFT            (25U)
/*! FIFO_EMPTY1 - Layer 1 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D0_FIFO_EMPTY1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D0_FIFO_EMPTY1_SHIFT)) & DCIF_IS1_D0_FIFO_EMPTY1_MASK)
/*! @} */

/*! @name DPI_CTRL - DPI Control Register */
/*! @{ */

#define DCIF_DPI_CTRL_HSYNC_POL_MASK             (0x1U)
#define DCIF_DPI_CTRL_HSYNC_POL_SHIFT            (0U)
/*! HSYNC_POL - Hsync Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define DCIF_DPI_CTRL_HSYNC_POL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_HSYNC_POL_SHIFT)) & DCIF_DPI_CTRL_HSYNC_POL_MASK)

#define DCIF_DPI_CTRL_VSYNC_POL_MASK             (0x2U)
#define DCIF_DPI_CTRL_VSYNC_POL_SHIFT            (1U)
/*! VSYNC_POL - Vsync Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define DCIF_DPI_CTRL_VSYNC_POL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_VSYNC_POL_SHIFT)) & DCIF_DPI_CTRL_VSYNC_POL_MASK)

#define DCIF_DPI_CTRL_DE_POL_MASK                (0x4U)
#define DCIF_DPI_CTRL_DE_POL_SHIFT               (2U)
/*! DE_POL - DE Polarity
 *  0b0..Active high
 *  0b1..Active low
 */
#define DCIF_DPI_CTRL_DE_POL(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_DE_POL_SHIFT)) & DCIF_DPI_CTRL_DE_POL_MASK)

#define DCIF_DPI_CTRL_PCLK_EDGE_MASK             (0x8U)
#define DCIF_DPI_CTRL_PCLK_EDGE_SHIFT            (3U)
/*! PCLK_EDGE - PCLK Edge Select
 *  0b0..Pixel data is launched on the PCLK rising edge
 *  0b1..Pixel data is launched on the PCLK falling edge
 */
#define DCIF_DPI_CTRL_PCLK_EDGE(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_PCLK_EDGE_SHIFT)) & DCIF_DPI_CTRL_PCLK_EDGE_MASK)

#define DCIF_DPI_CTRL_DATA_INV_MASK              (0x10U)
#define DCIF_DPI_CTRL_DATA_INV_SHIFT             (4U)
/*! DATA_INV - Invert Pixel Data
 *  0b0..Not inverted
 *  0b1..Inverted
 */
#define DCIF_DPI_CTRL_DATA_INV(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_DATA_INV_SHIFT)) & DCIF_DPI_CTRL_DATA_INV_MASK)

#define DCIF_DPI_CTRL_DEF_BGND_EN_MASK           (0x20U)
#define DCIF_DPI_CTRL_DEF_BGND_EN_SHIFT          (5U)
/*! DEF_BGND_EN - Enable Default BGND
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_DPI_CTRL_DEF_BGND_EN(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_DEF_BGND_EN_SHIFT)) & DCIF_DPI_CTRL_DEF_BGND_EN_MASK)

#define DCIF_DPI_CTRL_FETCH_OPT_MASK             (0x300U)
#define DCIF_DPI_CTRL_FETCH_OPT_SHIFT            (8U)
/*! FETCH_OPT - Fetch Option
 *  0b00..Fetch start as soon as FP_V begins
 *  0b01..Fetch start as soon as PW_V begins
 *  0b10..Fetch start as soon as BP_V begins
 *  0b11..Fetch start as soon as BP_V ends(Still have hsync blanking for margin. In order to avoid output buffer
 *        underrun and make sure shadow load operation is finished, the value of BP_H should not be less than 30.)
 */
#define DCIF_DPI_CTRL_FETCH_OPT(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_FETCH_OPT_SHIFT)) & DCIF_DPI_CTRL_FETCH_OPT_MASK)

#define DCIF_DPI_CTRL_DISP_MODE_MASK             (0x3000U)
#define DCIF_DPI_CTRL_DISP_MODE_SHIFT            (12U)
/*! DISP_MODE - Display Mode
 *  0b00..Normal mode. panel content controlled by layer configurations
 *  0b01..Test Mode1(BGND Color Display)
 *  0b10..Test Mode2(Column Color Bar)
 *  0b11..Test Mode3(Row Color Bar)
 */
#define DCIF_DPI_CTRL_DISP_MODE(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_DISP_MODE_SHIFT)) & DCIF_DPI_CTRL_DISP_MODE_MASK)

#define DCIF_DPI_CTRL_DATA_PATTERN_MASK          (0x70000U)
#define DCIF_DPI_CTRL_DATA_PATTERN_SHIFT         (16U)
/*! DATA_PATTERN - Data Pattern
 *  0b000..RGB
 *  0b001..RBG
 *  0b010..GBR
 *  0b011..GRB
 *  0b100..BRG
 *  0b101..BGR
 *  0b110..RGB555
 *  0b111..RGB565
 */
#define DCIF_DPI_CTRL_DATA_PATTERN(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_CTRL_DATA_PATTERN_SHIFT)) & DCIF_DPI_CTRL_DATA_PATTERN_MASK)
/*! @} */

/*! @name DPI_HSYN_PAR - DPI Horizontal Sync Parameter Register */
/*! @{ */

#define DCIF_DPI_HSYN_PAR_FP_H_MASK              (0xFFFU)
#define DCIF_DPI_HSYN_PAR_FP_H_SHIFT             (0U)
/*! FP_H - Horizontal Front Porch */
#define DCIF_DPI_HSYN_PAR_FP_H(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_HSYN_PAR_FP_H_SHIFT)) & DCIF_DPI_HSYN_PAR_FP_H_MASK)

#define DCIF_DPI_HSYN_PAR_BP_H_MASK              (0xFFF0000U)
#define DCIF_DPI_HSYN_PAR_BP_H_SHIFT             (16U)
/*! BP_H - Horizontal Back Porch */
#define DCIF_DPI_HSYN_PAR_BP_H(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_HSYN_PAR_BP_H_SHIFT)) & DCIF_DPI_HSYN_PAR_BP_H_MASK)
/*! @} */

/*! @name DPI_VSYN_PAR - DPI Vertical Sync Parameter Register */
/*! @{ */

#define DCIF_DPI_VSYN_PAR_FP_V_MASK              (0xFFFU)
#define DCIF_DPI_VSYN_PAR_FP_V_SHIFT             (0U)
/*! FP_V - Vertical Front Porch */
#define DCIF_DPI_VSYN_PAR_FP_V(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_VSYN_PAR_FP_V_SHIFT)) & DCIF_DPI_VSYN_PAR_FP_V_MASK)

#define DCIF_DPI_VSYN_PAR_BP_V_MASK              (0xFFF0000U)
#define DCIF_DPI_VSYN_PAR_BP_V_SHIFT             (16U)
/*! BP_V - Vertical Back Porch */
#define DCIF_DPI_VSYN_PAR_BP_V(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_VSYN_PAR_BP_V_SHIFT)) & DCIF_DPI_VSYN_PAR_BP_V_MASK)
/*! @} */

/*! @name DPI_VSYN_HSYN_WIDTH - DPI Vertical and Horizontal Pulse Width Parameter Register */
/*! @{ */

#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_H_MASK       (0xFFFU)
#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_H_SHIFT      (0U)
/*! PW_H - HSYNC Pulse Width */
#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_H(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_VSYN_HSYN_WIDTH_PW_H_SHIFT)) & DCIF_DPI_VSYN_HSYN_WIDTH_PW_H_MASK)

#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_V_MASK       (0xFFF0000U)
#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_V_SHIFT      (16U)
/*! PW_V - VSYNC Pulse Width */
#define DCIF_DPI_VSYN_HSYN_WIDTH_PW_V(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_DPI_VSYN_HSYN_WIDTH_PW_V_SHIFT)) & DCIF_DPI_VSYN_HSYN_WIDTH_PW_V_MASK)
/*! @} */

/*! @name CTRLDESC0_L0 - Control Descriptor Register 0 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC0_L0_AB_MODE_MASK           (0x3U)
#define DCIF_CTRLDESC0_L0_AB_MODE_SHIFT          (0U)
/*! AB_MODE - Alpha Blending Mode
 *  0b00..Blend with embedded ALPHA
 *  0b01..Blend with global ALPHA
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define DCIF_CTRLDESC0_L0_AB_MODE(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_AB_MODE_SHIFT)) & DCIF_CTRLDESC0_L0_AB_MODE_MASK)

#define DCIF_CTRLDESC0_L0_YUV_FORMAT_MASK        (0xC000U)
#define DCIF_CTRLDESC0_L0_YUV_FORMAT_SHIFT       (14U)
/*! YUV_FORMAT - YUV Format
 *  0b00..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {Y1,V0,Y0,U0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Y1,Cr0,Y0,Cb0}.
 *  0b01..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {Y1,U0,Y0,V0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Y1,Cb0,Y0,Cr0}.
 *  0b10..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {V0,Y1,U0,Y0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Cr0,Y1,Cb0,Y0}.
 *  0b11..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {U0,Y1,V0,Y0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Cb0,Y1,Cr0,Y0}.
 */
#define DCIF_CTRLDESC0_L0_YUV_FORMAT(x)          (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_YUV_FORMAT_SHIFT)) & DCIF_CTRLDESC0_L0_YUV_FORMAT_MASK)

#define DCIF_CTRLDESC0_L0_GLOBAL_ALPHA_MASK      (0xFF0000U)
#define DCIF_CTRLDESC0_L0_GLOBAL_ALPHA_SHIFT     (16U)
/*! GLOBAL_ALPHA - Global Alpha */
#define DCIF_CTRLDESC0_L0_GLOBAL_ALPHA(x)        (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_GLOBAL_ALPHA_SHIFT)) & DCIF_CTRLDESC0_L0_GLOBAL_ALPHA_MASK)

#define DCIF_CTRLDESC0_L0_FORMAT_MASK            (0xF000000U)
#define DCIF_CTRLDESC0_L0_FORMAT_SHIFT           (24U)
/*! FORMAT - Layer Format
 *  0b0000..indexed color format - 1 bpp(only for layer 0)
 *  0b0001..indexed color format - 2 bpp(only for layer 0)
 *  0b0010..indexed color format - 4 bpp(only for layer 0)
 *  0b0011..indexed color format - 8 bpp(only for layer 0)
 *  0b0100..RGB565
 *  0b0101..ARGB1555
 *  0b0110..ARGB4444
 *  0b0111..YCbCr422 or YUV422(only for layer 0)
 *  0b1000..RGB888
 *  0b1001..ARGB8888
 *  0b1010..ABGR8888
 */
#define DCIF_CTRLDESC0_L0_FORMAT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_FORMAT_SHIFT)) & DCIF_CTRLDESC0_L0_FORMAT_MASK)

#define DCIF_CTRLDESC0_L0_SHADOW_LOAD_EN_MASK    (0x40000000U)
#define DCIF_CTRLDESC0_L0_SHADOW_LOAD_EN_SHIFT   (30U)
/*! SHADOW_LOAD_EN - Shadow Load Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CTRLDESC0_L0_SHADOW_LOAD_EN(x)      (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_SHADOW_LOAD_EN_SHIFT)) & DCIF_CTRLDESC0_L0_SHADOW_LOAD_EN_MASK)

#define DCIF_CTRLDESC0_L0_EN_MASK                (0x80000000U)
#define DCIF_CTRLDESC0_L0_EN_SHIFT               (31U)
/*! EN - Layer Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CTRLDESC0_L0_EN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L0_EN_SHIFT)) & DCIF_CTRLDESC0_L0_EN_MASK)
/*! @} */

/*! @name CTRLDESC1_L0 - Control Descriptor Register 1 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC1_L0_POSX_MASK              (0xFFFU)
#define DCIF_CTRLDESC1_L0_POSX_SHIFT             (0U)
/*! POSX - Horizontal Position */
#define DCIF_CTRLDESC1_L0_POSX(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC1_L0_POSX_SHIFT)) & DCIF_CTRLDESC1_L0_POSX_MASK)

#define DCIF_CTRLDESC1_L0_POSY_MASK              (0xFFF0000U)
#define DCIF_CTRLDESC1_L0_POSY_SHIFT             (16U)
/*! POSY - Vertical Position */
#define DCIF_CTRLDESC1_L0_POSY(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC1_L0_POSY_SHIFT)) & DCIF_CTRLDESC1_L0_POSY_MASK)
/*! @} */

/*! @name CTRLDESC2_L0 - Control Descriptor Register 2 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC2_L0_WIDTH_MASK             (0xFFFU)
#define DCIF_CTRLDESC2_L0_WIDTH_SHIFT            (0U)
/*! WIDTH - Width */
#define DCIF_CTRLDESC2_L0_WIDTH(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC2_L0_WIDTH_SHIFT)) & DCIF_CTRLDESC2_L0_WIDTH_MASK)

#define DCIF_CTRLDESC2_L0_HEIGHT_MASK            (0xFFF0000U)
#define DCIF_CTRLDESC2_L0_HEIGHT_SHIFT           (16U)
/*! HEIGHT - Height */
#define DCIF_CTRLDESC2_L0_HEIGHT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC2_L0_HEIGHT_SHIFT)) & DCIF_CTRLDESC2_L0_HEIGHT_MASK)
/*! @} */

/*! @name CTRLDESC3_L0 - Control Descriptor Register 3 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC3_L0_PITCH_MASK             (0xFFFFU)
#define DCIF_CTRLDESC3_L0_PITCH_SHIFT            (0U)
/*! PITCH - Pitch Size */
#define DCIF_CTRLDESC3_L0_PITCH(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L0_PITCH_SHIFT)) & DCIF_CTRLDESC3_L0_PITCH_MASK)

#define DCIF_CTRLDESC3_L0_T_SIZE_MASK            (0x30000U)
#define DCIF_CTRLDESC3_L0_T_SIZE_SHIFT           (16U)
/*! T_SIZE - Transaction Size
 *  0b00..64 bytes
 *  0b01..128 bytes
 *  0b10..256 bytes
 *  0b11..Reserved
 */
#define DCIF_CTRLDESC3_L0_T_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L0_T_SIZE_SHIFT)) & DCIF_CTRLDESC3_L0_T_SIZE_MASK)

#define DCIF_CTRLDESC3_L0_P_SIZE_MASK            (0x700000U)
#define DCIF_CTRLDESC3_L0_P_SIZE_SHIFT           (20U)
/*! P_SIZE - Payload Size
 *  0b000..64 bytes
 *  0b001..128 bytes
 *  0b010..256 bytes
 *  0b011..512 bytes
 *  0b100..Reserved
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define DCIF_CTRLDESC3_L0_P_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L0_P_SIZE_SHIFT)) & DCIF_CTRLDESC3_L0_P_SIZE_MASK)
/*! @} */

/*! @name CTRLDESC4_L0 - Control Descriptor Register 4 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC4_L0_ADDR_MASK              (0xFFFFFFFFU)
#define DCIF_CTRLDESC4_L0_ADDR_SHIFT             (0U)
/*! ADDR - Layer Low Address */
#define DCIF_CTRLDESC4_L0_ADDR(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC4_L0_ADDR_SHIFT)) & DCIF_CTRLDESC4_L0_ADDR_MASK)
/*! @} */

/*! @name CTRLDESC6_L0 - Control Descriptor Register 6 for Layer 0 */
/*! @{ */

#define DCIF_CTRLDESC6_L0_BCLR_B_MASK            (0xFFU)
#define DCIF_CTRLDESC6_L0_BCLR_B_SHIFT           (0U)
/*! BCLR_B - Layer Background Blue Component */
#define DCIF_CTRLDESC6_L0_BCLR_B(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L0_BCLR_B_SHIFT)) & DCIF_CTRLDESC6_L0_BCLR_B_MASK)

#define DCIF_CTRLDESC6_L0_BCLR_G_MASK            (0xFF00U)
#define DCIF_CTRLDESC6_L0_BCLR_G_SHIFT           (8U)
/*! BCLR_G - Layer Background Green Component */
#define DCIF_CTRLDESC6_L0_BCLR_G(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L0_BCLR_G_SHIFT)) & DCIF_CTRLDESC6_L0_BCLR_G_MASK)

#define DCIF_CTRLDESC6_L0_BCLR_R_MASK            (0xFF0000U)
#define DCIF_CTRLDESC6_L0_BCLR_R_SHIFT           (16U)
/*! BCLR_R - Layer Background Red Component */
#define DCIF_CTRLDESC6_L0_BCLR_R(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L0_BCLR_R_SHIFT)) & DCIF_CTRLDESC6_L0_BCLR_R_MASK)

#define DCIF_CTRLDESC6_L0_BCLR_A_MASK            (0xFF000000U)
#define DCIF_CTRLDESC6_L0_BCLR_A_SHIFT           (24U)
/*! BCLR_A - Layer Background Alpha Component */
#define DCIF_CTRLDESC6_L0_BCLR_A(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L0_BCLR_A_SHIFT)) & DCIF_CTRLDESC6_L0_BCLR_A_MASK)
/*! @} */

/*! @name IE0_D1 - Interrupt Enable Register 0 for Domain 1 */
/*! @{ */

#define DCIF_IE0_D1_VSYNC_EN_MASK                (0x1U)
#define DCIF_IE0_D1_VSYNC_EN_SHIFT               (0U)
/*! VSYNC_EN - VSYNC Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_VSYNC_EN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_VSYNC_EN_SHIFT)) & DCIF_IE0_D1_VSYNC_EN_MASK)

#define DCIF_IE0_D1_UNDERRUN_EN_MASK             (0x2U)
#define DCIF_IE0_D1_UNDERRUN_EN_SHIFT            (1U)
/*! UNDERRUN_EN - Underrun Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_UNDERRUN_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_UNDERRUN_EN_SHIFT)) & DCIF_IE0_D1_UNDERRUN_EN_MASK)

#define DCIF_IE0_D1_VS_BLANK_EN_MASK             (0x4U)
#define DCIF_IE0_D1_VS_BLANK_EN_SHIFT            (2U)
/*! VS_BLANK_EN - Vertical Blanking Period Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_VS_BLANK_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_VS_BLANK_EN_SHIFT)) & DCIF_IE0_D1_VS_BLANK_EN_MASK)

#define DCIF_IE0_D1_HIST_DONE_EN_MASK            (0x20U)
#define DCIF_IE0_D1_HIST_DONE_EN_SHIFT           (5U)
/*! HIST_DONE_EN - Histogram Measurement Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_HIST_DONE_EN(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_HIST_DONE_EN_SHIFT)) & DCIF_IE0_D1_HIST_DONE_EN_MASK)

#define DCIF_IE0_D1_CRC_ERR_EN_MASK              (0x40U)
#define DCIF_IE0_D1_CRC_ERR_EN_SHIFT             (6U)
/*! CRC_ERR_EN - CRC Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_CRC_ERR_EN(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_CRC_ERR_EN_SHIFT)) & DCIF_IE0_D1_CRC_ERR_EN_MASK)

#define DCIF_IE0_D1_CRC_ERR_SAT_EN_MASK          (0x80U)
#define DCIF_IE0_D1_CRC_ERR_SAT_EN_SHIFT         (7U)
/*! CRC_ERR_SAT_EN - CRC Error Saturation Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D1_CRC_ERR_SAT_EN(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D1_CRC_ERR_SAT_EN_SHIFT)) & DCIF_IE0_D1_CRC_ERR_SAT_EN_MASK)
/*! @} */

/*! @name IS0_D1 - Interrupt Status Register 0 for Domain 1 */
/*! @{ */

#define DCIF_IS0_D1_VSYNC_MASK                   (0x1U)
#define DCIF_IS0_D1_VSYNC_SHIFT                  (0U)
/*! VSYNC - VSYNC Start Flag
 *  0b0..VSYNC has not started
 *  0b1..VSYNC has started
 */
#define DCIF_IS0_D1_VSYNC(x)                     (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_VSYNC_SHIFT)) & DCIF_IS0_D1_VSYNC_MASK)

#define DCIF_IS0_D1_UNDERRUN_MASK                (0x2U)
#define DCIF_IS0_D1_UNDERRUN_SHIFT               (1U)
/*! UNDERRUN - Underrun Flag
 *  0b0..Output buffer not underrun
 *  0b1..Output buffer underrun
 */
#define DCIF_IS0_D1_UNDERRUN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_UNDERRUN_SHIFT)) & DCIF_IS0_D1_UNDERRUN_MASK)

#define DCIF_IS0_D1_VS_BLANK_MASK                (0x4U)
#define DCIF_IS0_D1_VS_BLANK_SHIFT               (2U)
/*! VS_BLANK - Vertical Blanking Period Start Flag
 *  0b0..Vertical blanking period has not started
 *  0b1..Vertical blanking period has started
 */
#define DCIF_IS0_D1_VS_BLANK(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_VS_BLANK_SHIFT)) & DCIF_IS0_D1_VS_BLANK_MASK)

#define DCIF_IS0_D1_HIST_DONE_MASK               (0x20U)
#define DCIF_IS0_D1_HIST_DONE_SHIFT              (5U)
/*! HIST_DONE - Histogram Measurement Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS0_D1_HIST_DONE(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_HIST_DONE_SHIFT)) & DCIF_IS0_D1_HIST_DONE_MASK)

#define DCIF_IS0_D1_CRC_ERR_MASK                 (0x40U)
#define DCIF_IS0_D1_CRC_ERR_SHIFT                (6U)
/*! CRC_ERR - CRC Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D1_CRC_ERR(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_CRC_ERR_SHIFT)) & DCIF_IS0_D1_CRC_ERR_MASK)

#define DCIF_IS0_D1_CRC_ERR_SAT_MASK             (0x80U)
#define DCIF_IS0_D1_CRC_ERR_SAT_SHIFT            (7U)
/*! CRC_ERR_SAT - CRC Error Saturation Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D1_CRC_ERR_SAT(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D1_CRC_ERR_SAT_SHIFT)) & DCIF_IS0_D1_CRC_ERR_SAT_MASK)
/*! @} */

/*! @name IE1_D1 - Interrupt Enable Register 1 for Domain 1 */
/*! @{ */

#define DCIF_IE1_D1_FIFO_PANIC_EN0_MASK          (0x1U)
#define DCIF_IE1_D1_FIFO_PANIC_EN0_SHIFT         (0U)
/*! FIFO_PANIC_EN0 - Enable Layer 0 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_FIFO_PANIC_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_FIFO_PANIC_EN0_SHIFT)) & DCIF_IE1_D1_FIFO_PANIC_EN0_MASK)

#define DCIF_IE1_D1_FIFO_PANIC_EN1_MASK          (0x2U)
#define DCIF_IE1_D1_FIFO_PANIC_EN1_SHIFT         (1U)
/*! FIFO_PANIC_EN1 - Enable Layer 1 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_FIFO_PANIC_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_FIFO_PANIC_EN1_SHIFT)) & DCIF_IE1_D1_FIFO_PANIC_EN1_MASK)

#define DCIF_IE1_D1_DMA_ERR_EN0_MASK             (0x100U)
#define DCIF_IE1_D1_DMA_ERR_EN0_SHIFT            (8U)
/*! DMA_ERR_EN0 - Enable Layer 0 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_DMA_ERR_EN0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_DMA_ERR_EN0_SHIFT)) & DCIF_IE1_D1_DMA_ERR_EN0_MASK)

#define DCIF_IE1_D1_DMA_ERR_EN1_MASK             (0x200U)
#define DCIF_IE1_D1_DMA_ERR_EN1_SHIFT            (9U)
/*! DMA_ERR_EN1 - Enable Layer 1 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_DMA_ERR_EN1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_DMA_ERR_EN1_SHIFT)) & DCIF_IE1_D1_DMA_ERR_EN1_MASK)

#define DCIF_IE1_D1_DMA_DONE_EN0_MASK            (0x10000U)
#define DCIF_IE1_D1_DMA_DONE_EN0_SHIFT           (16U)
/*! DMA_DONE_EN0 - Enable Layer 0 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_DMA_DONE_EN0(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_DMA_DONE_EN0_SHIFT)) & DCIF_IE1_D1_DMA_DONE_EN0_MASK)

#define DCIF_IE1_D1_DMA_DONE_EN1_MASK            (0x20000U)
#define DCIF_IE1_D1_DMA_DONE_EN1_SHIFT           (17U)
/*! DMA_DONE_EN1 - Enable Layer 1 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_DMA_DONE_EN1(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_DMA_DONE_EN1_SHIFT)) & DCIF_IE1_D1_DMA_DONE_EN1_MASK)

#define DCIF_IE1_D1_FIFO_EMPTY_EN0_MASK          (0x1000000U)
#define DCIF_IE1_D1_FIFO_EMPTY_EN0_SHIFT         (24U)
/*! FIFO_EMPTY_EN0 - Enable Layer 0 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_FIFO_EMPTY_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_FIFO_EMPTY_EN0_SHIFT)) & DCIF_IE1_D1_FIFO_EMPTY_EN0_MASK)

#define DCIF_IE1_D1_FIFO_EMPTY_EN1_MASK          (0x2000000U)
#define DCIF_IE1_D1_FIFO_EMPTY_EN1_SHIFT         (25U)
/*! FIFO_EMPTY_EN1 - Enable Layer 1 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D1_FIFO_EMPTY_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D1_FIFO_EMPTY_EN1_SHIFT)) & DCIF_IE1_D1_FIFO_EMPTY_EN1_MASK)
/*! @} */

/*! @name IS1_D1 - Interrupt Status Register 1 for Domain 1 */
/*! @{ */

#define DCIF_IS1_D1_FIFO_PANIC0_MASK             (0x1U)
#define DCIF_IS1_D1_FIFO_PANIC0_SHIFT            (0U)
/*! FIFO_PANIC0 - Layer 0 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D1_FIFO_PANIC0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_FIFO_PANIC0_SHIFT)) & DCIF_IS1_D1_FIFO_PANIC0_MASK)

#define DCIF_IS1_D1_FIFO_PANIC1_MASK             (0x2U)
#define DCIF_IS1_D1_FIFO_PANIC1_SHIFT            (1U)
/*! FIFO_PANIC1 - Layer 1 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D1_FIFO_PANIC1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_FIFO_PANIC1_SHIFT)) & DCIF_IS1_D1_FIFO_PANIC1_MASK)

#define DCIF_IS1_D1_DMA_ERR0_MASK                (0x100U)
#define DCIF_IS1_D1_DMA_ERR0_SHIFT               (8U)
/*! DMA_ERR0 - Layer 0 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D1_DMA_ERR0(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_DMA_ERR0_SHIFT)) & DCIF_IS1_D1_DMA_ERR0_MASK)

#define DCIF_IS1_D1_DMA_ERR1_MASK                (0x200U)
#define DCIF_IS1_D1_DMA_ERR1_SHIFT               (9U)
/*! DMA_ERR1 - Layer 1 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D1_DMA_ERR1(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_DMA_ERR1_SHIFT)) & DCIF_IS1_D1_DMA_ERR1_MASK)

#define DCIF_IS1_D1_DMA_DONE0_MASK               (0x10000U)
#define DCIF_IS1_D1_DMA_DONE0_SHIFT              (16U)
/*! DMA_DONE0 - Layer 0 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D1_DMA_DONE0(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_DMA_DONE0_SHIFT)) & DCIF_IS1_D1_DMA_DONE0_MASK)

#define DCIF_IS1_D1_DMA_DONE1_MASK               (0x20000U)
#define DCIF_IS1_D1_DMA_DONE1_SHIFT              (17U)
/*! DMA_DONE1 - Layer 1 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D1_DMA_DONE1(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_DMA_DONE1_SHIFT)) & DCIF_IS1_D1_DMA_DONE1_MASK)

#define DCIF_IS1_D1_FIFO_EMPTY0_MASK             (0x1000000U)
#define DCIF_IS1_D1_FIFO_EMPTY0_SHIFT            (24U)
/*! FIFO_EMPTY0 - Layer 0 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D1_FIFO_EMPTY0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_FIFO_EMPTY0_SHIFT)) & DCIF_IS1_D1_FIFO_EMPTY0_MASK)

#define DCIF_IS1_D1_FIFO_EMPTY1_MASK             (0x2000000U)
#define DCIF_IS1_D1_FIFO_EMPTY1_SHIFT            (25U)
/*! FIFO_EMPTY1 - Layer 1 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D1_FIFO_EMPTY1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D1_FIFO_EMPTY1_SHIFT)) & DCIF_IS1_D1_FIFO_EMPTY1_MASK)
/*! @} */

/*! @name CLUT_CTRL - CLUT control Register */
/*! @{ */

#define DCIF_CLUT_CTRL_CLUT0_SEL_MASK            (0x1U)
#define DCIF_CLUT_CTRL_CLUT0_SEL_SHIFT           (0U)
/*! CLUT0_SEL - Selected Layer For CLUT0.
 *  0b0..Layer 0
 *  0b1..Layer 1(this CLUT cannot be assigned to layer 1 for this soc, use this option to cancel the use of this CLUT)
 */
#define DCIF_CLUT_CTRL_CLUT0_SEL(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CLUT_CTRL_CLUT0_SEL_SHIFT)) & DCIF_CLUT_CTRL_CLUT0_SEL_MASK)

#define DCIF_CLUT_CTRL_CLUT1_SEL_MASK            (0x8U)
#define DCIF_CLUT_CTRL_CLUT1_SEL_SHIFT           (3U)
/*! CLUT1_SEL - Selected Layer For CLUT1.
 *  0b0..Layer 0
 *  0b1..Layer 1(this CLUT cannot be assigned to layer 1 for this soc, use this option to cancel the use of this CLUT)
 */
#define DCIF_CLUT_CTRL_CLUT1_SEL(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CLUT_CTRL_CLUT1_SEL_SHIFT)) & DCIF_CLUT_CTRL_CLUT1_SEL_MASK)

#define DCIF_CLUT_CTRL_CLUT_MUX_MASK             (0x30000000U)
#define DCIF_CLUT_CTRL_CLUT_MUX_SHIFT            (28U)
/*! CLUT_MUX - CLUT MUX
 *  0b00..CLUT0
 *  0b01..CLUT1
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define DCIF_CLUT_CTRL_CLUT_MUX(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CLUT_CTRL_CLUT_MUX_SHIFT)) & DCIF_CLUT_CTRL_CLUT_MUX_MASK)

#define DCIF_CLUT_CTRL_CLUT_SHADOW_LOAD_EN_MASK  (0x80000000U)
#define DCIF_CLUT_CTRL_CLUT_SHADOW_LOAD_EN_SHIFT (31U)
/*! CLUT_SHADOW_LOAD_EN - CLUT Shadow Load Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CLUT_CTRL_CLUT_SHADOW_LOAD_EN(x)    (((uint32_t)(((uint32_t)(x)) << DCIF_CLUT_CTRL_CLUT_SHADOW_LOAD_EN_SHIFT)) & DCIF_CLUT_CTRL_CLUT_SHADOW_LOAD_EN_MASK)
/*! @} */

/*! @name PANIC_THRES_L0 - FIFO Panic Threshold Register For Layer 0 */
/*! @{ */

#define DCIF_PANIC_THRES_L0_PANIC_THRES_LOW_MASK (0xFFFU)
#define DCIF_PANIC_THRES_L0_PANIC_THRES_LOW_SHIFT (0U)
/*! PANIC_THRES_LOW - Panic Threshold Low Value */
#define DCIF_PANIC_THRES_L0_PANIC_THRES_LOW(x)   (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L0_PANIC_THRES_LOW_SHIFT)) & DCIF_PANIC_THRES_L0_PANIC_THRES_LOW_MASK)

#define DCIF_PANIC_THRES_L0_PANIC_THRES_HIGH_MASK (0xFFF0000U)
#define DCIF_PANIC_THRES_L0_PANIC_THRES_HIGH_SHIFT (16U)
/*! PANIC_THRES_HIGH - Panic Threshold High Value */
#define DCIF_PANIC_THRES_L0_PANIC_THRES_HIGH(x)  (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L0_PANIC_THRES_HIGH_SHIFT)) & DCIF_PANIC_THRES_L0_PANIC_THRES_HIGH_MASK)

#define DCIF_PANIC_THRES_L0_PANIC_REQ_EN_MASK    (0x80000000U)
#define DCIF_PANIC_THRES_L0_PANIC_REQ_EN_SHIFT   (31U)
/*! PANIC_REQ_EN - Panic Request Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_PANIC_THRES_L0_PANIC_REQ_EN(x)      (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L0_PANIC_REQ_EN_SHIFT)) & DCIF_PANIC_THRES_L0_PANIC_REQ_EN_MASK)
/*! @} */

/*! @name LAYER_SR0_L0 - Layer Status Register 0 for Layer 0 */
/*! @{ */

#define DCIF_LAYER_SR0_L0_FIFO_CNT_MASK          (0x3FFU)
#define DCIF_LAYER_SR0_L0_FIFO_CNT_SHIFT         (0U)
/*! FIFO_CNT - Layer FIFO Count */
#define DCIF_LAYER_SR0_L0_FIFO_CNT(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_LAYER_SR0_L0_FIFO_CNT_SHIFT)) & DCIF_LAYER_SR0_L0_FIFO_CNT_MASK)
/*! @} */

/*! @name CSC_CTRL_L - Color Space Conversion Control Register For Layer 0 */
/*! @{ */

#define DCIF_CSC_CTRL_L_CSC_EN_MASK              (0x1U)
#define DCIF_CSC_CTRL_L_CSC_EN_SHIFT             (0U)
/*! CSC_EN - CSC Enable
 *  0b0..No operations occur on the pixels
 *  0b1..The selected CSC operation takes place
 */
#define DCIF_CSC_CTRL_L_CSC_EN(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_CTRL_L_CSC_EN_SHIFT)) & DCIF_CSC_CTRL_L_CSC_EN_MASK)

#define DCIF_CSC_CTRL_L_CSC_MODE_MASK            (0x2U)
#define DCIF_CSC_CTRL_L_CSC_MODE_SHIFT           (1U)
/*! CSC_MODE - CSC Mode
 *  0b0..Convert from YUV to RGB
 *  0b1..Convert from YCbCr to RGB
 */
#define DCIF_CSC_CTRL_L_CSC_MODE(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_CTRL_L_CSC_MODE_SHIFT)) & DCIF_CSC_CTRL_L_CSC_MODE_MASK)
/*! @} */

/* The count of DCIF_CSC_CTRL_L */
#define DCIF_CSC_CTRL_L_COUNT                    (1U)

/*! @name CSC_COEF0_L - Color Space Conversion Coefficient Register 0 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF0_L_A1_MASK                 (0x7FFU)
#define DCIF_CSC_COEF0_L_A1_SHIFT                (0U)
/*! A1 - Coefficient A1 */
#define DCIF_CSC_COEF0_L_A1(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF0_L_A1_SHIFT)) & DCIF_CSC_COEF0_L_A1_MASK)

#define DCIF_CSC_COEF0_L_A2_MASK                 (0x7FF0000U)
#define DCIF_CSC_COEF0_L_A2_SHIFT                (16U)
/*! A2 - Coefficient A2 */
#define DCIF_CSC_COEF0_L_A2(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF0_L_A2_SHIFT)) & DCIF_CSC_COEF0_L_A2_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF0_L */
#define DCIF_CSC_COEF0_L_COUNT                   (1U)

/*! @name CSC_COEF1_L - Color Space Conversion Coefficient Register 1 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF1_L_A3_MASK                 (0x7FFU)
#define DCIF_CSC_COEF1_L_A3_SHIFT                (0U)
/*! A3 - Coefficient A3 */
#define DCIF_CSC_COEF1_L_A3(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF1_L_A3_SHIFT)) & DCIF_CSC_COEF1_L_A3_MASK)

#define DCIF_CSC_COEF1_L_B1_MASK                 (0x7FF0000U)
#define DCIF_CSC_COEF1_L_B1_SHIFT                (16U)
/*! B1 - Coefficient B1 */
#define DCIF_CSC_COEF1_L_B1(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF1_L_B1_SHIFT)) & DCIF_CSC_COEF1_L_B1_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF1_L */
#define DCIF_CSC_COEF1_L_COUNT                   (1U)

/*! @name CSC_COEF2_L - Color Space Conversion Coefficient Register 2 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF2_L_B2_MASK                 (0x7FFU)
#define DCIF_CSC_COEF2_L_B2_SHIFT                (0U)
/*! B2 - Coefficient B2 */
#define DCIF_CSC_COEF2_L_B2(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF2_L_B2_SHIFT)) & DCIF_CSC_COEF2_L_B2_MASK)

#define DCIF_CSC_COEF2_L_B3_MASK                 (0x7FF0000U)
#define DCIF_CSC_COEF2_L_B3_SHIFT                (16U)
/*! B3 - Coefficient B3 */
#define DCIF_CSC_COEF2_L_B3(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF2_L_B3_SHIFT)) & DCIF_CSC_COEF2_L_B3_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF2_L */
#define DCIF_CSC_COEF2_L_COUNT                   (1U)

/*! @name CSC_COEF3_L - Color Space Conversion Coefficient Register 3 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF3_L_C1_MASK                 (0x7FFU)
#define DCIF_CSC_COEF3_L_C1_SHIFT                (0U)
/*! C1 - Coefficient C1 */
#define DCIF_CSC_COEF3_L_C1(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF3_L_C1_SHIFT)) & DCIF_CSC_COEF3_L_C1_MASK)

#define DCIF_CSC_COEF3_L_C2_MASK                 (0x7FF0000U)
#define DCIF_CSC_COEF3_L_C2_SHIFT                (16U)
/*! C2 - Coefficient C2 */
#define DCIF_CSC_COEF3_L_C2(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF3_L_C2_SHIFT)) & DCIF_CSC_COEF3_L_C2_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF3_L */
#define DCIF_CSC_COEF3_L_COUNT                   (1U)

/*! @name CSC_COEF4_L - Color Space Conversion Coefficient Register 4 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF4_L_C3_MASK                 (0x7FFU)
#define DCIF_CSC_COEF4_L_C3_SHIFT                (0U)
/*! C3 - Coefficient C3 */
#define DCIF_CSC_COEF4_L_C3(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF4_L_C3_SHIFT)) & DCIF_CSC_COEF4_L_C3_MASK)

#define DCIF_CSC_COEF4_L_D1_MASK                 (0x1FF0000U)
#define DCIF_CSC_COEF4_L_D1_SHIFT                (16U)
/*! D1 - Coefficient D1 */
#define DCIF_CSC_COEF4_L_D1(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF4_L_D1_SHIFT)) & DCIF_CSC_COEF4_L_D1_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF4_L */
#define DCIF_CSC_COEF4_L_COUNT                   (1U)

/*! @name CSC_COEF5_L - Color Space Conversion Coefficient Register 5 For Layer 0 */
/*! @{ */

#define DCIF_CSC_COEF5_L_D2_MASK                 (0x1FFU)
#define DCIF_CSC_COEF5_L_D2_SHIFT                (0U)
/*! D2 - Coefficient D2 */
#define DCIF_CSC_COEF5_L_D2(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF5_L_D2_SHIFT)) & DCIF_CSC_COEF5_L_D2_MASK)

#define DCIF_CSC_COEF5_L_D3_MASK                 (0x1FF0000U)
#define DCIF_CSC_COEF5_L_D3_SHIFT                (16U)
/*! D3 - Coefficient D3 */
#define DCIF_CSC_COEF5_L_D3(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_CSC_COEF5_L_D3_SHIFT)) & DCIF_CSC_COEF5_L_D3_MASK)
/*! @} */

/* The count of DCIF_CSC_COEF5_L */
#define DCIF_CSC_COEF5_L_COUNT                   (1U)

/*! @name CTRLDESC0_L1 - Control Descriptor Register 0 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC0_L1_AB_MODE_MASK           (0x3U)
#define DCIF_CTRLDESC0_L1_AB_MODE_SHIFT          (0U)
/*! AB_MODE - Alpha Blending Mode
 *  0b00..Blend with embedded ALPHA
 *  0b01..Blend with global ALPHA
 *  0b10..Reserved
 *  0b11..Reserved
 */
#define DCIF_CTRLDESC0_L1_AB_MODE(x)             (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_AB_MODE_SHIFT)) & DCIF_CTRLDESC0_L1_AB_MODE_MASK)

#define DCIF_CTRLDESC0_L1_YUV_FORMAT_MASK        (0xC000U)
#define DCIF_CTRLDESC0_L1_YUV_FORMAT_SHIFT       (14U)
/*! YUV_FORMAT - YUV Format
 *  0b00..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {Y1,V0,Y0,U0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Y1,Cr0,Y0,Cb0}.
 *  0b01..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {Y1,U0,Y0,V0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Y1,Cb0,Y0,Cr0}.
 *  0b10..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {V0,Y1,U0,Y0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Cr0,Y1,Cb0,Y0}.
 *  0b11..If CSC_CTRL_Ln[CSC_MODE] is 0, 32bit memory is {U0,Y1,V0,Y0}. If CSC_CTRL_Ln[CSC_MODE] is 1, 32bit memory is {Cb0,Y1,Cr0,Y0}.
 */
#define DCIF_CTRLDESC0_L1_YUV_FORMAT(x)          (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_YUV_FORMAT_SHIFT)) & DCIF_CTRLDESC0_L1_YUV_FORMAT_MASK)

#define DCIF_CTRLDESC0_L1_GLOBAL_ALPHA_MASK      (0xFF0000U)
#define DCIF_CTRLDESC0_L1_GLOBAL_ALPHA_SHIFT     (16U)
/*! GLOBAL_ALPHA - Global Alpha */
#define DCIF_CTRLDESC0_L1_GLOBAL_ALPHA(x)        (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_GLOBAL_ALPHA_SHIFT)) & DCIF_CTRLDESC0_L1_GLOBAL_ALPHA_MASK)

#define DCIF_CTRLDESC0_L1_FORMAT_MASK            (0xF000000U)
#define DCIF_CTRLDESC0_L1_FORMAT_SHIFT           (24U)
/*! FORMAT - Layer Format
 *  0b0000..indexed color format - 1 bpp(only for layer 0)
 *  0b0001..indexed color format - 2 bpp(only for layer 0)
 *  0b0010..indexed color format - 4 bpp(only for layer 0)
 *  0b0011..indexed color format - 8 bpp(only for layer 0)
 *  0b0100..RGB565
 *  0b0101..ARGB1555
 *  0b0110..ARGB4444
 *  0b0111..YCbCr422 or YUV422(only for layer 0)
 *  0b1000..RGB888
 *  0b1001..ARGB8888
 *  0b1010..ABGR8888
 */
#define DCIF_CTRLDESC0_L1_FORMAT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_FORMAT_SHIFT)) & DCIF_CTRLDESC0_L1_FORMAT_MASK)

#define DCIF_CTRLDESC0_L1_SHADOW_LOAD_EN_MASK    (0x40000000U)
#define DCIF_CTRLDESC0_L1_SHADOW_LOAD_EN_SHIFT   (30U)
/*! SHADOW_LOAD_EN - Shadow Load Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CTRLDESC0_L1_SHADOW_LOAD_EN(x)      (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_SHADOW_LOAD_EN_SHIFT)) & DCIF_CTRLDESC0_L1_SHADOW_LOAD_EN_MASK)

#define DCIF_CTRLDESC0_L1_EN_MASK                (0x80000000U)
#define DCIF_CTRLDESC0_L1_EN_SHIFT               (31U)
/*! EN - Layer Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CTRLDESC0_L1_EN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC0_L1_EN_SHIFT)) & DCIF_CTRLDESC0_L1_EN_MASK)
/*! @} */

/*! @name CTRLDESC1_L1 - Control Descriptor Register 1 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC1_L1_POSX_MASK              (0xFFFU)
#define DCIF_CTRLDESC1_L1_POSX_SHIFT             (0U)
/*! POSX - Horizontal Position */
#define DCIF_CTRLDESC1_L1_POSX(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC1_L1_POSX_SHIFT)) & DCIF_CTRLDESC1_L1_POSX_MASK)

#define DCIF_CTRLDESC1_L1_POSY_MASK              (0xFFF0000U)
#define DCIF_CTRLDESC1_L1_POSY_SHIFT             (16U)
/*! POSY - Vertical Position */
#define DCIF_CTRLDESC1_L1_POSY(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC1_L1_POSY_SHIFT)) & DCIF_CTRLDESC1_L1_POSY_MASK)
/*! @} */

/*! @name CTRLDESC2_L1 - Control Descriptor Register 2 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC2_L1_WIDTH_MASK             (0xFFFU)
#define DCIF_CTRLDESC2_L1_WIDTH_SHIFT            (0U)
/*! WIDTH - Width */
#define DCIF_CTRLDESC2_L1_WIDTH(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC2_L1_WIDTH_SHIFT)) & DCIF_CTRLDESC2_L1_WIDTH_MASK)

#define DCIF_CTRLDESC2_L1_HEIGHT_MASK            (0xFFF0000U)
#define DCIF_CTRLDESC2_L1_HEIGHT_SHIFT           (16U)
/*! HEIGHT - Height */
#define DCIF_CTRLDESC2_L1_HEIGHT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC2_L1_HEIGHT_SHIFT)) & DCIF_CTRLDESC2_L1_HEIGHT_MASK)
/*! @} */

/*! @name CTRLDESC3_L1 - Control Descriptor Register 3 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC3_L1_PITCH_MASK             (0xFFFFU)
#define DCIF_CTRLDESC3_L1_PITCH_SHIFT            (0U)
/*! PITCH - Pitch Size */
#define DCIF_CTRLDESC3_L1_PITCH(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L1_PITCH_SHIFT)) & DCIF_CTRLDESC3_L1_PITCH_MASK)

#define DCIF_CTRLDESC3_L1_T_SIZE_MASK            (0x30000U)
#define DCIF_CTRLDESC3_L1_T_SIZE_SHIFT           (16U)
/*! T_SIZE - Transaction Size
 *  0b00..64 bytes
 *  0b01..128 bytes
 *  0b10..256 bytes
 *  0b11..Reserved
 */
#define DCIF_CTRLDESC3_L1_T_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L1_T_SIZE_SHIFT)) & DCIF_CTRLDESC3_L1_T_SIZE_MASK)

#define DCIF_CTRLDESC3_L1_P_SIZE_MASK            (0x700000U)
#define DCIF_CTRLDESC3_L1_P_SIZE_SHIFT           (20U)
/*! P_SIZE - Payload Size
 *  0b000..64 bytes
 *  0b001..128 bytes
 *  0b010..256 bytes
 *  0b011..512 bytes
 *  0b100..Reserved
 *  0b101..Reserved
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define DCIF_CTRLDESC3_L1_P_SIZE(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC3_L1_P_SIZE_SHIFT)) & DCIF_CTRLDESC3_L1_P_SIZE_MASK)
/*! @} */

/*! @name CTRLDESC4_L1 - Control Descriptor Register 4 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC4_L1_ADDR_MASK              (0xFFFFFFFFU)
#define DCIF_CTRLDESC4_L1_ADDR_SHIFT             (0U)
/*! ADDR - Layer Low Address */
#define DCIF_CTRLDESC4_L1_ADDR(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC4_L1_ADDR_SHIFT)) & DCIF_CTRLDESC4_L1_ADDR_MASK)
/*! @} */

/*! @name CTRLDESC6_L1 - Control Descriptor Register 6 for Layer 1 */
/*! @{ */

#define DCIF_CTRLDESC6_L1_BCLR_B_MASK            (0xFFU)
#define DCIF_CTRLDESC6_L1_BCLR_B_SHIFT           (0U)
/*! BCLR_B - Layer Background Blue Component */
#define DCIF_CTRLDESC6_L1_BCLR_B(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L1_BCLR_B_SHIFT)) & DCIF_CTRLDESC6_L1_BCLR_B_MASK)

#define DCIF_CTRLDESC6_L1_BCLR_G_MASK            (0xFF00U)
#define DCIF_CTRLDESC6_L1_BCLR_G_SHIFT           (8U)
/*! BCLR_G - Layer Background Green Component */
#define DCIF_CTRLDESC6_L1_BCLR_G(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L1_BCLR_G_SHIFT)) & DCIF_CTRLDESC6_L1_BCLR_G_MASK)

#define DCIF_CTRLDESC6_L1_BCLR_R_MASK            (0xFF0000U)
#define DCIF_CTRLDESC6_L1_BCLR_R_SHIFT           (16U)
/*! BCLR_R - Layer Background Red Component */
#define DCIF_CTRLDESC6_L1_BCLR_R(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L1_BCLR_R_SHIFT)) & DCIF_CTRLDESC6_L1_BCLR_R_MASK)

#define DCIF_CTRLDESC6_L1_BCLR_A_MASK            (0xFF000000U)
#define DCIF_CTRLDESC6_L1_BCLR_A_SHIFT           (24U)
/*! BCLR_A - Layer Background Alpha Component */
#define DCIF_CTRLDESC6_L1_BCLR_A(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CTRLDESC6_L1_BCLR_A_SHIFT)) & DCIF_CTRLDESC6_L1_BCLR_A_MASK)
/*! @} */

/*! @name IE0_D2 - Interrupt Enable Register 0 for Domain 2 */
/*! @{ */

#define DCIF_IE0_D2_VSYNC_EN_MASK                (0x1U)
#define DCIF_IE0_D2_VSYNC_EN_SHIFT               (0U)
/*! VSYNC_EN - VSYNC Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_VSYNC_EN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_VSYNC_EN_SHIFT)) & DCIF_IE0_D2_VSYNC_EN_MASK)

#define DCIF_IE0_D2_UNDERRUN_EN_MASK             (0x2U)
#define DCIF_IE0_D2_UNDERRUN_EN_SHIFT            (1U)
/*! UNDERRUN_EN - Underrun Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_UNDERRUN_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_UNDERRUN_EN_SHIFT)) & DCIF_IE0_D2_UNDERRUN_EN_MASK)

#define DCIF_IE0_D2_VS_BLANK_EN_MASK             (0x4U)
#define DCIF_IE0_D2_VS_BLANK_EN_SHIFT            (2U)
/*! VS_BLANK_EN - Vertical Blanking Period Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_VS_BLANK_EN(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_VS_BLANK_EN_SHIFT)) & DCIF_IE0_D2_VS_BLANK_EN_MASK)

#define DCIF_IE0_D2_HIST_DONE_EN_MASK            (0x20U)
#define DCIF_IE0_D2_HIST_DONE_EN_SHIFT           (5U)
/*! HIST_DONE_EN - Histogram Measurement Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_HIST_DONE_EN(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_HIST_DONE_EN_SHIFT)) & DCIF_IE0_D2_HIST_DONE_EN_MASK)

#define DCIF_IE0_D2_CRC_ERR_EN_MASK              (0x40U)
#define DCIF_IE0_D2_CRC_ERR_EN_SHIFT             (6U)
/*! CRC_ERR_EN - CRC Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_CRC_ERR_EN(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_CRC_ERR_EN_SHIFT)) & DCIF_IE0_D2_CRC_ERR_EN_MASK)

#define DCIF_IE0_D2_CRC_ERR_SAT_EN_MASK          (0x80U)
#define DCIF_IE0_D2_CRC_ERR_SAT_EN_SHIFT         (7U)
/*! CRC_ERR_SAT_EN - CRC Error Saturation Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE0_D2_CRC_ERR_SAT_EN(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE0_D2_CRC_ERR_SAT_EN_SHIFT)) & DCIF_IE0_D2_CRC_ERR_SAT_EN_MASK)
/*! @} */

/*! @name IS0_D2 - Interrupt Status Register 0 for Domain 2 */
/*! @{ */

#define DCIF_IS0_D2_VSYNC_MASK                   (0x1U)
#define DCIF_IS0_D2_VSYNC_SHIFT                  (0U)
/*! VSYNC - VSYNC Start Flag
 *  0b0..VSYNC has not started
 *  0b1..VSYNC has started
 */
#define DCIF_IS0_D2_VSYNC(x)                     (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_VSYNC_SHIFT)) & DCIF_IS0_D2_VSYNC_MASK)

#define DCIF_IS0_D2_UNDERRUN_MASK                (0x2U)
#define DCIF_IS0_D2_UNDERRUN_SHIFT               (1U)
/*! UNDERRUN - Underrun Flag
 *  0b0..Output buffer not underrun
 *  0b1..Output buffer underrun
 */
#define DCIF_IS0_D2_UNDERRUN(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_UNDERRUN_SHIFT)) & DCIF_IS0_D2_UNDERRUN_MASK)

#define DCIF_IS0_D2_VS_BLANK_MASK                (0x4U)
#define DCIF_IS0_D2_VS_BLANK_SHIFT               (2U)
/*! VS_BLANK - Vertical Blanking Period Start Flag
 *  0b0..Vertical blanking period has not started
 *  0b1..Vertical blanking period has started
 */
#define DCIF_IS0_D2_VS_BLANK(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_VS_BLANK_SHIFT)) & DCIF_IS0_D2_VS_BLANK_MASK)

#define DCIF_IS0_D2_HIST_DONE_MASK               (0x20U)
#define DCIF_IS0_D2_HIST_DONE_SHIFT              (5U)
/*! HIST_DONE - Histogram Measurement Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS0_D2_HIST_DONE(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_HIST_DONE_SHIFT)) & DCIF_IS0_D2_HIST_DONE_MASK)

#define DCIF_IS0_D2_CRC_ERR_MASK                 (0x40U)
#define DCIF_IS0_D2_CRC_ERR_SHIFT                (6U)
/*! CRC_ERR - CRC Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D2_CRC_ERR(x)                   (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_CRC_ERR_SHIFT)) & DCIF_IS0_D2_CRC_ERR_MASK)

#define DCIF_IS0_D2_CRC_ERR_SAT_MASK             (0x80U)
#define DCIF_IS0_D2_CRC_ERR_SAT_SHIFT            (7U)
/*! CRC_ERR_SAT - CRC Error Saturation Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS0_D2_CRC_ERR_SAT(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS0_D2_CRC_ERR_SAT_SHIFT)) & DCIF_IS0_D2_CRC_ERR_SAT_MASK)
/*! @} */

/*! @name IE1_D2 - Interrupt Enable Register 1 for Domain 2 */
/*! @{ */

#define DCIF_IE1_D2_FIFO_PANIC_EN0_MASK          (0x1U)
#define DCIF_IE1_D2_FIFO_PANIC_EN0_SHIFT         (0U)
/*! FIFO_PANIC_EN0 - Enable Layer 0 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_FIFO_PANIC_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_FIFO_PANIC_EN0_SHIFT)) & DCIF_IE1_D2_FIFO_PANIC_EN0_MASK)

#define DCIF_IE1_D2_FIFO_PANIC_EN1_MASK          (0x2U)
#define DCIF_IE1_D2_FIFO_PANIC_EN1_SHIFT         (1U)
/*! FIFO_PANIC_EN1 - Enable Layer 1 FIFO Panic Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_FIFO_PANIC_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_FIFO_PANIC_EN1_SHIFT)) & DCIF_IE1_D2_FIFO_PANIC_EN1_MASK)

#define DCIF_IE1_D2_DMA_ERR_EN0_MASK             (0x100U)
#define DCIF_IE1_D2_DMA_ERR_EN0_SHIFT            (8U)
/*! DMA_ERR_EN0 - Enable Layer 0 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_DMA_ERR_EN0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_DMA_ERR_EN0_SHIFT)) & DCIF_IE1_D2_DMA_ERR_EN0_MASK)

#define DCIF_IE1_D2_DMA_ERR_EN1_MASK             (0x200U)
#define DCIF_IE1_D2_DMA_ERR_EN1_SHIFT            (9U)
/*! DMA_ERR_EN1 - Enable Layer 1 DMA Error Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_DMA_ERR_EN1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_DMA_ERR_EN1_SHIFT)) & DCIF_IE1_D2_DMA_ERR_EN1_MASK)

#define DCIF_IE1_D2_DMA_DONE_EN0_MASK            (0x10000U)
#define DCIF_IE1_D2_DMA_DONE_EN0_SHIFT           (16U)
/*! DMA_DONE_EN0 - Enable Layer 0 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_DMA_DONE_EN0(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_DMA_DONE_EN0_SHIFT)) & DCIF_IE1_D2_DMA_DONE_EN0_MASK)

#define DCIF_IE1_D2_DMA_DONE_EN1_MASK            (0x20000U)
#define DCIF_IE1_D2_DMA_DONE_EN1_SHIFT           (17U)
/*! DMA_DONE_EN1 - Enable Layer 1 DMA Done Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_DMA_DONE_EN1(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_DMA_DONE_EN1_SHIFT)) & DCIF_IE1_D2_DMA_DONE_EN1_MASK)

#define DCIF_IE1_D2_FIFO_EMPTY_EN0_MASK          (0x1000000U)
#define DCIF_IE1_D2_FIFO_EMPTY_EN0_SHIFT         (24U)
/*! FIFO_EMPTY_EN0 - Enable Layer 0 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_FIFO_EMPTY_EN0(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_FIFO_EMPTY_EN0_SHIFT)) & DCIF_IE1_D2_FIFO_EMPTY_EN0_MASK)

#define DCIF_IE1_D2_FIFO_EMPTY_EN1_MASK          (0x2000000U)
#define DCIF_IE1_D2_FIFO_EMPTY_EN1_SHIFT         (25U)
/*! FIFO_EMPTY_EN1 - Enable Layer 1 FIFO Empty Interrupt
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_IE1_D2_FIFO_EMPTY_EN1(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_IE1_D2_FIFO_EMPTY_EN1_SHIFT)) & DCIF_IE1_D2_FIFO_EMPTY_EN1_MASK)
/*! @} */

/*! @name IS1_D2 - Interrupt Status Register 1 for Domain 2 */
/*! @{ */

#define DCIF_IS1_D2_FIFO_PANIC0_MASK             (0x1U)
#define DCIF_IS1_D2_FIFO_PANIC0_SHIFT            (0U)
/*! FIFO_PANIC0 - Layer 0 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D2_FIFO_PANIC0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_FIFO_PANIC0_SHIFT)) & DCIF_IS1_D2_FIFO_PANIC0_MASK)

#define DCIF_IS1_D2_FIFO_PANIC1_MASK             (0x2U)
#define DCIF_IS1_D2_FIFO_PANIC1_SHIFT            (1U)
/*! FIFO_PANIC1 - Layer 1 FIFO Panic Flag
 *  0b0..Not occur
 *  0b1..FIFO panic occur
 */
#define DCIF_IS1_D2_FIFO_PANIC1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_FIFO_PANIC1_SHIFT)) & DCIF_IS1_D2_FIFO_PANIC1_MASK)

#define DCIF_IS1_D2_DMA_ERR0_MASK                (0x100U)
#define DCIF_IS1_D2_DMA_ERR0_SHIFT               (8U)
/*! DMA_ERR0 - Layer 0 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D2_DMA_ERR0(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_DMA_ERR0_SHIFT)) & DCIF_IS1_D2_DMA_ERR0_MASK)

#define DCIF_IS1_D2_DMA_ERR1_MASK                (0x200U)
#define DCIF_IS1_D2_DMA_ERR1_SHIFT               (9U)
/*! DMA_ERR1 - Layer 1 DMA Error Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_IS1_D2_DMA_ERR1(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_DMA_ERR1_SHIFT)) & DCIF_IS1_D2_DMA_ERR1_MASK)

#define DCIF_IS1_D2_DMA_DONE0_MASK               (0x10000U)
#define DCIF_IS1_D2_DMA_DONE0_SHIFT              (16U)
/*! DMA_DONE0 - Layer 0 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D2_DMA_DONE0(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_DMA_DONE0_SHIFT)) & DCIF_IS1_D2_DMA_DONE0_MASK)

#define DCIF_IS1_D2_DMA_DONE1_MASK               (0x20000U)
#define DCIF_IS1_D2_DMA_DONE1_SHIFT              (17U)
/*! DMA_DONE1 - Layer 1 DMA Done Flag
 *  0b0..Not finished yet
 *  0b1..Finished
 */
#define DCIF_IS1_D2_DMA_DONE1(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_DMA_DONE1_SHIFT)) & DCIF_IS1_D2_DMA_DONE1_MASK)

#define DCIF_IS1_D2_FIFO_EMPTY0_MASK             (0x1000000U)
#define DCIF_IS1_D2_FIFO_EMPTY0_SHIFT            (24U)
/*! FIFO_EMPTY0 - Layer 0 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D2_FIFO_EMPTY0(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_FIFO_EMPTY0_SHIFT)) & DCIF_IS1_D2_FIFO_EMPTY0_MASK)

#define DCIF_IS1_D2_FIFO_EMPTY1_MASK             (0x2000000U)
#define DCIF_IS1_D2_FIFO_EMPTY1_SHIFT            (25U)
/*! FIFO_EMPTY1 - Layer 1 FIFO Empty Flag
 *  0b0..Layer FIFO not underrun
 *  0b1..Layer FIFO underrun
 */
#define DCIF_IS1_D2_FIFO_EMPTY1(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_IS1_D2_FIFO_EMPTY1_SHIFT)) & DCIF_IS1_D2_FIFO_EMPTY1_MASK)
/*! @} */

/*! @name PANIC_THRES_L1 - FIFO Panic Threshold Register For Layer 1 */
/*! @{ */

#define DCIF_PANIC_THRES_L1_PANIC_THRES_LOW_MASK (0xFFFU)
#define DCIF_PANIC_THRES_L1_PANIC_THRES_LOW_SHIFT (0U)
/*! PANIC_THRES_LOW - Panic Threshold Low Value */
#define DCIF_PANIC_THRES_L1_PANIC_THRES_LOW(x)   (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L1_PANIC_THRES_LOW_SHIFT)) & DCIF_PANIC_THRES_L1_PANIC_THRES_LOW_MASK)

#define DCIF_PANIC_THRES_L1_PANIC_THRES_HIGH_MASK (0xFFF0000U)
#define DCIF_PANIC_THRES_L1_PANIC_THRES_HIGH_SHIFT (16U)
/*! PANIC_THRES_HIGH - Panic Threshold High Value */
#define DCIF_PANIC_THRES_L1_PANIC_THRES_HIGH(x)  (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L1_PANIC_THRES_HIGH_SHIFT)) & DCIF_PANIC_THRES_L1_PANIC_THRES_HIGH_MASK)

#define DCIF_PANIC_THRES_L1_PANIC_REQ_EN_MASK    (0x80000000U)
#define DCIF_PANIC_THRES_L1_PANIC_REQ_EN_SHIFT   (31U)
/*! PANIC_REQ_EN - Panic Request Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_PANIC_THRES_L1_PANIC_REQ_EN(x)      (((uint32_t)(((uint32_t)(x)) << DCIF_PANIC_THRES_L1_PANIC_REQ_EN_SHIFT)) & DCIF_PANIC_THRES_L1_PANIC_REQ_EN_MASK)
/*! @} */

/*! @name LAYER_SR0_L1 - Layer Status Register 0 for Layer 1 */
/*! @{ */

#define DCIF_LAYER_SR0_L1_FIFO_CNT_MASK          (0x3FFU)
#define DCIF_LAYER_SR0_L1_FIFO_CNT_SHIFT         (0U)
/*! FIFO_CNT - Layer FIFO Count */
#define DCIF_LAYER_SR0_L1_FIFO_CNT(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_LAYER_SR0_L1_FIFO_CNT_SHIFT)) & DCIF_LAYER_SR0_L1_FIFO_CNT_MASK)
/*! @} */

/*! @name CRC_CTRL - CRC Control Register */
/*! @{ */

#define DCIF_CRC_CTRL_CRC_EN0_MASK               (0x1U)
#define DCIF_CRC_CTRL_CRC_EN0_SHIFT              (0U)
/*! CRC_EN0 - CRC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_CRC_EN0(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_EN0_SHIFT)) & DCIF_CRC_CTRL_CRC_EN0_MASK)

#define DCIF_CRC_CTRL_CRC_EN1_MASK               (0x2U)
#define DCIF_CRC_CTRL_CRC_EN1_SHIFT              (1U)
/*! CRC_EN1 - CRC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_CRC_EN1(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_EN1_SHIFT)) & DCIF_CRC_CTRL_CRC_EN1_MASK)

#define DCIF_CRC_CTRL_CRC_EN2_MASK               (0x4U)
#define DCIF_CRC_CTRL_CRC_EN2_SHIFT              (2U)
/*! CRC_EN2 - CRC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_CRC_EN2(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_EN2_SHIFT)) & DCIF_CRC_CTRL_CRC_EN2_MASK)

#define DCIF_CRC_CTRL_CRC_EN3_MASK               (0x8U)
#define DCIF_CRC_CTRL_CRC_EN3_SHIFT              (3U)
/*! CRC_EN3 - CRC Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_CRC_EN3(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_EN3_SHIFT)) & DCIF_CRC_CTRL_CRC_EN3_MASK)

#define DCIF_CRC_CTRL_HIST_REGION_SEL_MASK       (0x30000U)
#define DCIF_CRC_CTRL_HIST_REGION_SEL_SHIFT      (16U)
/*! HIST_REGION_SEL - Histogram Region Selection
 *  0b00..CRC region 0
 *  0b01..CRC region 1
 *  0b10..CRC region 2
 *  0b11..CRC region 3
 */
#define DCIF_CRC_CTRL_HIST_REGION_SEL(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_HIST_REGION_SEL_SHIFT)) & DCIF_CRC_CTRL_HIST_REGION_SEL_MASK)

#define DCIF_CRC_CTRL_HIST_MODE_MASK             (0x200000U)
#define DCIF_CRC_CTRL_HIST_MODE_SHIFT            (21U)
/*! HIST_MODE - Pixel Intensity Histogram Measurement Mode Select
 *  0b0..Single mode, one pixel intensity histogram measurement following a triggering event.
 *  0b1..Continuous mode, multi pixel intensity histogram measurement following a triggering event. This trigger
 *       event can be terminated for the next frame when histogram measurement has started and CRC_CTRL[HIST_TRIG]
 *       has been cleared by software.
 */
#define DCIF_CRC_CTRL_HIST_MODE(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_HIST_MODE_SHIFT)) & DCIF_CRC_CTRL_HIST_MODE_MASK)

#define DCIF_CRC_CTRL_HIST_TRIG_MASK             (0x400000U)
#define DCIF_CRC_CTRL_HIST_TRIG_SHIFT            (22U)
/*! HIST_TRIG - Software Trigger For Pixel Intensity Histogram Measurement
 *  0b0..Do not trigger
 *  0b1..Trigger
 */
#define DCIF_CRC_CTRL_HIST_TRIG(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_HIST_TRIG_SHIFT)) & DCIF_CRC_CTRL_HIST_TRIG_MASK)

#define DCIF_CRC_CTRL_HIST_EN_MASK               (0x800000U)
#define DCIF_CRC_CTRL_HIST_EN_SHIFT              (23U)
/*! HIST_EN - Histogram Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_HIST_EN(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_HIST_EN_SHIFT)) & DCIF_CRC_CTRL_HIST_EN_MASK)

#define DCIF_CRC_CTRL_CRC_MODE_MASK              (0x10000000U)
#define DCIF_CRC_CTRL_CRC_MODE_SHIFT             (28U)
/*! CRC_MODE - CRC Mode Selection
 *  0b0..Single mode, one CRC calculation following a triggering event.
 *  0b1..Continuous mode, multi CRC calculations following a triggering event. This trigger event can be
 *       terminated for the next frame when the CRC calculation has started and CRC_CTRL[CRC_TRIG] has been cleared by
 *       software.
 */
#define DCIF_CRC_CTRL_CRC_MODE(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_MODE_SHIFT)) & DCIF_CRC_CTRL_CRC_MODE_MASK)

#define DCIF_CRC_CTRL_CRC_TRIG_MASK              (0x20000000U)
#define DCIF_CRC_CTRL_CRC_TRIG_SHIFT             (29U)
/*! CRC_TRIG - Software Trigger for CRC Calculation
 *  0b0..Do not trigger
 *  0b1..Trigger
 */
#define DCIF_CRC_CTRL_CRC_TRIG(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_TRIG_SHIFT)) & DCIF_CRC_CTRL_CRC_TRIG_MASK)

#define DCIF_CRC_CTRL_CRC_ERR_CNT_RST_MASK       (0x40000000U)
#define DCIF_CRC_CTRL_CRC_ERR_CNT_RST_SHIFT      (30U)
/*! CRC_ERR_CNT_RST - CRC Error Reset
 *  0b0..No action
 *  0b1..Reset
 */
#define DCIF_CRC_CTRL_CRC_ERR_CNT_RST(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_ERR_CNT_RST_SHIFT)) & DCIF_CRC_CTRL_CRC_ERR_CNT_RST_MASK)

#define DCIF_CRC_CTRL_CRC_SHADOW_LOAD_EN_MASK    (0x80000000U)
#define DCIF_CRC_CTRL_CRC_SHADOW_LOAD_EN_SHIFT   (31U)
/*! CRC_SHADOW_LOAD_EN - CRC Shadow Load Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DCIF_CRC_CTRL_CRC_SHADOW_LOAD_EN(x)      (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_CTRL_CRC_SHADOW_LOAD_EN_SHIFT)) & DCIF_CRC_CTRL_CRC_SHADOW_LOAD_EN_MASK)
/*! @} */

/*! @name CRC_THRES - CRC Threshold Register */
/*! @{ */

#define DCIF_CRC_THRES_CRC_THRESHOLD_MASK        (0xFFFFFFFFU)
#define DCIF_CRC_THRES_CRC_THRESHOLD_SHIFT       (0U)
/*! CRC_THRESHOLD - CRC Error Threshold */
#define DCIF_CRC_THRES_CRC_THRESHOLD(x)          (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_THRES_CRC_THRESHOLD_SHIFT)) & DCIF_CRC_THRES_CRC_THRESHOLD_MASK)
/*! @} */

/*! @name CRC_HIST_COEF - CRC Region Histogram Coefficient Register */
/*! @{ */

#define DCIF_CRC_HIST_COEF_HIST_WB_MASK          (0xFFU)
#define DCIF_CRC_HIST_COEF_HIST_WB_SHIFT         (0U)
/*! HIST_WB - WB Coefficient */
#define DCIF_CRC_HIST_COEF_HIST_WB(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_HIST_COEF_HIST_WB_SHIFT)) & DCIF_CRC_HIST_COEF_HIST_WB_MASK)

#define DCIF_CRC_HIST_COEF_HIST_WG_MASK          (0xFF00U)
#define DCIF_CRC_HIST_COEF_HIST_WG_SHIFT         (8U)
/*! HIST_WG - WG Coefficient */
#define DCIF_CRC_HIST_COEF_HIST_WG(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_HIST_COEF_HIST_WG_SHIFT)) & DCIF_CRC_HIST_COEF_HIST_WG_MASK)

#define DCIF_CRC_HIST_COEF_HIST_WR_MASK          (0xFF0000U)
#define DCIF_CRC_HIST_COEF_HIST_WR_SHIFT         (16U)
/*! HIST_WR - WR Coefficient */
#define DCIF_CRC_HIST_COEF_HIST_WR(x)            (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_HIST_COEF_HIST_WR_SHIFT)) & DCIF_CRC_HIST_COEF_HIST_WR_MASK)
/*! @} */

/*! @name CRC_ERR_CNT - CRC Error Counter Reigster */
/*! @{ */

#define DCIF_CRC_ERR_CNT_CRC_ERR_CNT_MASK        (0xFFFFFFFFU)
#define DCIF_CRC_ERR_CNT_CRC_ERR_CNT_SHIFT       (0U)
/*! CRC_ERR_CNT - CRC Error Count */
#define DCIF_CRC_ERR_CNT_CRC_ERR_CNT(x)          (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_ERR_CNT_CRC_ERR_CNT_SHIFT)) & DCIF_CRC_ERR_CNT_CRC_ERR_CNT_MASK)
/*! @} */

/*! @name CRC_SR - CRC Status Reigster */
/*! @{ */

#define DCIF_CRC_SR_HIST_CNT_SAT_MASK            (0x2000U)
#define DCIF_CRC_SR_HIST_CNT_SAT_SHIFT           (13U)
/*! HIST_CNT_SAT - Histogram Count Saturation Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_CRC_SR_HIST_CNT_SAT(x)              (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SR_HIST_CNT_SAT_SHIFT)) & DCIF_CRC_SR_HIST_CNT_SAT_MASK)

#define DCIF_CRC_SR_HIST_SAT_MASK                (0x4000U)
#define DCIF_CRC_SR_HIST_SAT_SHIFT               (14U)
/*! HIST_SAT - Pixel Intensity Histogram Saturation Flag
 *  0b0..No error
 *  0b1..Error occur
 */
#define DCIF_CRC_SR_HIST_SAT(x)                  (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SR_HIST_SAT_SHIFT)) & DCIF_CRC_SR_HIST_SAT_MASK)

#define DCIF_CRC_SR_HIST_BUSY_MASK               (0x8000U)
#define DCIF_CRC_SR_HIST_BUSY_SHIFT              (15U)
/*! HIST_BUSY - Histogram Measurement Busy Flag
 *  0b0..Idle
 *  0b1..Pixel intensity histogram measurement is in progress
 */
#define DCIF_CRC_SR_HIST_BUSY(x)                 (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SR_HIST_BUSY_SHIFT)) & DCIF_CRC_SR_HIST_BUSY_MASK)

#define DCIF_CRC_SR_CRC_STATUS_MASK              (0x80000000U)
#define DCIF_CRC_SR_CRC_STATUS_SHIFT             (31U)
/*! CRC_STATUS - CRC Status
 *  0b0..No CRC check
 *  0b1..The CRC check occurred
 */
#define DCIF_CRC_SR_CRC_STATUS(x)                (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SR_CRC_STATUS_SHIFT)) & DCIF_CRC_SR_CRC_STATUS_MASK)
/*! @} */

/*! @name B - CRC Region Histogram Counter Register For Bin 0..CRC Region Histogram Counter Register For Bin 63 */
/*! @{ */

#define DCIF_B_BIN_CNT_MASK                      (0x1FFFFFU)
#define DCIF_B_BIN_CNT_SHIFT                     (0U)
/*! BIN_CNT - Current Bin Counter Value */
#define DCIF_B_BIN_CNT(x)                        (((uint32_t)(((uint32_t)(x)) << DCIF_B_BIN_CNT_SHIFT)) & DCIF_B_BIN_CNT_MASK)
/*! @} */

/* The count of DCIF_B */
#define DCIF_B_COUNT                             (64U)

/*! @name CRC_POS_R0 - CRC Region 0 Position Register */
/*! @{ */

#define DCIF_CRC_POS_R0_CRC_HOR_POS_MASK         (0xFFFU)
#define DCIF_CRC_POS_R0_CRC_HOR_POS_SHIFT        (0U)
/*! CRC_HOR_POS - CRC Region Horizontal Position */
#define DCIF_CRC_POS_R0_CRC_HOR_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R0_CRC_HOR_POS_SHIFT)) & DCIF_CRC_POS_R0_CRC_HOR_POS_MASK)

#define DCIF_CRC_POS_R0_CRC_VER_POS_MASK         (0xFFF0000U)
#define DCIF_CRC_POS_R0_CRC_VER_POS_SHIFT        (16U)
/*! CRC_VER_POS - CRC Region Vertical Position */
#define DCIF_CRC_POS_R0_CRC_VER_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R0_CRC_VER_POS_SHIFT)) & DCIF_CRC_POS_R0_CRC_VER_POS_MASK)
/*! @} */

/*! @name CRC_SIZE_R0 - CRC Region 0 Size Register */
/*! @{ */

#define DCIF_CRC_SIZE_R0_CRC_HOR_SIZE_MASK       (0xFFFU)
#define DCIF_CRC_SIZE_R0_CRC_HOR_SIZE_SHIFT      (0U)
/*! CRC_HOR_SIZE - CRC Region Horizontal Size */
#define DCIF_CRC_SIZE_R0_CRC_HOR_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R0_CRC_HOR_SIZE_SHIFT)) & DCIF_CRC_SIZE_R0_CRC_HOR_SIZE_MASK)

#define DCIF_CRC_SIZE_R0_CRC_VER_SIZE_MASK       (0xFFF0000U)
#define DCIF_CRC_SIZE_R0_CRC_VER_SIZE_SHIFT      (16U)
/*! CRC_VER_SIZE - CRC Region Vertical Size */
#define DCIF_CRC_SIZE_R0_CRC_VER_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R0_CRC_VER_SIZE_SHIFT)) & DCIF_CRC_SIZE_R0_CRC_VER_SIZE_MASK)
/*! @} */

/*! @name CRC_VAL_R0 - CRC Region 0 Value Register */
/*! @{ */

#define DCIF_CRC_VAL_R0_CRC_VAL_MASK             (0xFFFFFFFFU)
#define DCIF_CRC_VAL_R0_CRC_VAL_SHIFT            (0U)
/*! CRC_VAL - CRC Value */
#define DCIF_CRC_VAL_R0_CRC_VAL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_VAL_R0_CRC_VAL_SHIFT)) & DCIF_CRC_VAL_R0_CRC_VAL_MASK)
/*! @} */

/*! @name CRC_EXP_VAL_R0 - CRC Region 0 Expected Value Register */
/*! @{ */

#define DCIF_CRC_EXP_VAL_R0_CRC_EXP_VAL_MASK     (0xFFFFFFFFU)
#define DCIF_CRC_EXP_VAL_R0_CRC_EXP_VAL_SHIFT    (0U)
/*! CRC_EXP_VAL - CRC Expect Value */
#define DCIF_CRC_EXP_VAL_R0_CRC_EXP_VAL(x)       (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_EXP_VAL_R0_CRC_EXP_VAL_SHIFT)) & DCIF_CRC_EXP_VAL_R0_CRC_EXP_VAL_MASK)
/*! @} */

/*! @name CRC_POS_R1 - CRC Region 1 Position Register */
/*! @{ */

#define DCIF_CRC_POS_R1_CRC_HOR_POS_MASK         (0xFFFU)
#define DCIF_CRC_POS_R1_CRC_HOR_POS_SHIFT        (0U)
/*! CRC_HOR_POS - CRC Region Horizontal Position */
#define DCIF_CRC_POS_R1_CRC_HOR_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R1_CRC_HOR_POS_SHIFT)) & DCIF_CRC_POS_R1_CRC_HOR_POS_MASK)

#define DCIF_CRC_POS_R1_CRC_VER_POS_MASK         (0xFFF0000U)
#define DCIF_CRC_POS_R1_CRC_VER_POS_SHIFT        (16U)
/*! CRC_VER_POS - CRC Region Vertical Position */
#define DCIF_CRC_POS_R1_CRC_VER_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R1_CRC_VER_POS_SHIFT)) & DCIF_CRC_POS_R1_CRC_VER_POS_MASK)
/*! @} */

/*! @name CRC_SIZE_R1 - CRC Region 1 Size Register */
/*! @{ */

#define DCIF_CRC_SIZE_R1_CRC_HOR_SIZE_MASK       (0xFFFU)
#define DCIF_CRC_SIZE_R1_CRC_HOR_SIZE_SHIFT      (0U)
/*! CRC_HOR_SIZE - CRC Region Horizontal Size */
#define DCIF_CRC_SIZE_R1_CRC_HOR_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R1_CRC_HOR_SIZE_SHIFT)) & DCIF_CRC_SIZE_R1_CRC_HOR_SIZE_MASK)

#define DCIF_CRC_SIZE_R1_CRC_VER_SIZE_MASK       (0xFFF0000U)
#define DCIF_CRC_SIZE_R1_CRC_VER_SIZE_SHIFT      (16U)
/*! CRC_VER_SIZE - CRC Region Vertical Size */
#define DCIF_CRC_SIZE_R1_CRC_VER_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R1_CRC_VER_SIZE_SHIFT)) & DCIF_CRC_SIZE_R1_CRC_VER_SIZE_MASK)
/*! @} */

/*! @name CRC_VAL_R1 - CRC Region 1 Value Register */
/*! @{ */

#define DCIF_CRC_VAL_R1_CRC_VAL_MASK             (0xFFFFFFFFU)
#define DCIF_CRC_VAL_R1_CRC_VAL_SHIFT            (0U)
/*! CRC_VAL - CRC Value */
#define DCIF_CRC_VAL_R1_CRC_VAL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_VAL_R1_CRC_VAL_SHIFT)) & DCIF_CRC_VAL_R1_CRC_VAL_MASK)
/*! @} */

/*! @name CRC_EXP_VAL_R1 - CRC Region 1 Expected Value Register */
/*! @{ */

#define DCIF_CRC_EXP_VAL_R1_CRC_EXP_VAL_MASK     (0xFFFFFFFFU)
#define DCIF_CRC_EXP_VAL_R1_CRC_EXP_VAL_SHIFT    (0U)
/*! CRC_EXP_VAL - CRC Expect Value */
#define DCIF_CRC_EXP_VAL_R1_CRC_EXP_VAL(x)       (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_EXP_VAL_R1_CRC_EXP_VAL_SHIFT)) & DCIF_CRC_EXP_VAL_R1_CRC_EXP_VAL_MASK)
/*! @} */

/*! @name CRC_POS_R2 - CRC Region 2 Position Register */
/*! @{ */

#define DCIF_CRC_POS_R2_CRC_HOR_POS_MASK         (0xFFFU)
#define DCIF_CRC_POS_R2_CRC_HOR_POS_SHIFT        (0U)
/*! CRC_HOR_POS - CRC Region Horizontal Position */
#define DCIF_CRC_POS_R2_CRC_HOR_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R2_CRC_HOR_POS_SHIFT)) & DCIF_CRC_POS_R2_CRC_HOR_POS_MASK)

#define DCIF_CRC_POS_R2_CRC_VER_POS_MASK         (0xFFF0000U)
#define DCIF_CRC_POS_R2_CRC_VER_POS_SHIFT        (16U)
/*! CRC_VER_POS - CRC Region Vertical Position */
#define DCIF_CRC_POS_R2_CRC_VER_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R2_CRC_VER_POS_SHIFT)) & DCIF_CRC_POS_R2_CRC_VER_POS_MASK)
/*! @} */

/*! @name CRC_SIZE_R2 - CRC Region 2 Size Register */
/*! @{ */

#define DCIF_CRC_SIZE_R2_CRC_HOR_SIZE_MASK       (0xFFFU)
#define DCIF_CRC_SIZE_R2_CRC_HOR_SIZE_SHIFT      (0U)
/*! CRC_HOR_SIZE - CRC Region Horizontal Size */
#define DCIF_CRC_SIZE_R2_CRC_HOR_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R2_CRC_HOR_SIZE_SHIFT)) & DCIF_CRC_SIZE_R2_CRC_HOR_SIZE_MASK)

#define DCIF_CRC_SIZE_R2_CRC_VER_SIZE_MASK       (0xFFF0000U)
#define DCIF_CRC_SIZE_R2_CRC_VER_SIZE_SHIFT      (16U)
/*! CRC_VER_SIZE - CRC Region Vertical Size */
#define DCIF_CRC_SIZE_R2_CRC_VER_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R2_CRC_VER_SIZE_SHIFT)) & DCIF_CRC_SIZE_R2_CRC_VER_SIZE_MASK)
/*! @} */

/*! @name CRC_VAL_R2 - CRC Region 2 Value Register */
/*! @{ */

#define DCIF_CRC_VAL_R2_CRC_VAL_MASK             (0xFFFFFFFFU)
#define DCIF_CRC_VAL_R2_CRC_VAL_SHIFT            (0U)
/*! CRC_VAL - CRC Value */
#define DCIF_CRC_VAL_R2_CRC_VAL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_VAL_R2_CRC_VAL_SHIFT)) & DCIF_CRC_VAL_R2_CRC_VAL_MASK)
/*! @} */

/*! @name CRC_EXP_VAL_R2 - CRC Region 2 Expected Value Register */
/*! @{ */

#define DCIF_CRC_EXP_VAL_R2_CRC_EXP_VAL_MASK     (0xFFFFFFFFU)
#define DCIF_CRC_EXP_VAL_R2_CRC_EXP_VAL_SHIFT    (0U)
/*! CRC_EXP_VAL - CRC Expect Value */
#define DCIF_CRC_EXP_VAL_R2_CRC_EXP_VAL(x)       (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_EXP_VAL_R2_CRC_EXP_VAL_SHIFT)) & DCIF_CRC_EXP_VAL_R2_CRC_EXP_VAL_MASK)
/*! @} */

/*! @name CRC_POS_R3 - CRC Region 3 Position Register */
/*! @{ */

#define DCIF_CRC_POS_R3_CRC_HOR_POS_MASK         (0xFFFU)
#define DCIF_CRC_POS_R3_CRC_HOR_POS_SHIFT        (0U)
/*! CRC_HOR_POS - CRC Region Horizontal Position */
#define DCIF_CRC_POS_R3_CRC_HOR_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R3_CRC_HOR_POS_SHIFT)) & DCIF_CRC_POS_R3_CRC_HOR_POS_MASK)

#define DCIF_CRC_POS_R3_CRC_VER_POS_MASK         (0xFFF0000U)
#define DCIF_CRC_POS_R3_CRC_VER_POS_SHIFT        (16U)
/*! CRC_VER_POS - CRC Region Vertical Position */
#define DCIF_CRC_POS_R3_CRC_VER_POS(x)           (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_POS_R3_CRC_VER_POS_SHIFT)) & DCIF_CRC_POS_R3_CRC_VER_POS_MASK)
/*! @} */

/*! @name CRC_SIZE_R3 - CRC Region 3 Size Register */
/*! @{ */

#define DCIF_CRC_SIZE_R3_CRC_HOR_SIZE_MASK       (0xFFFU)
#define DCIF_CRC_SIZE_R3_CRC_HOR_SIZE_SHIFT      (0U)
/*! CRC_HOR_SIZE - CRC Region Horizontal Size */
#define DCIF_CRC_SIZE_R3_CRC_HOR_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R3_CRC_HOR_SIZE_SHIFT)) & DCIF_CRC_SIZE_R3_CRC_HOR_SIZE_MASK)

#define DCIF_CRC_SIZE_R3_CRC_VER_SIZE_MASK       (0xFFF0000U)
#define DCIF_CRC_SIZE_R3_CRC_VER_SIZE_SHIFT      (16U)
/*! CRC_VER_SIZE - CRC Region Vertical Size */
#define DCIF_CRC_SIZE_R3_CRC_VER_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_SIZE_R3_CRC_VER_SIZE_SHIFT)) & DCIF_CRC_SIZE_R3_CRC_VER_SIZE_MASK)
/*! @} */

/*! @name CRC_VAL_R3 - CRC Region 3 Value Register */
/*! @{ */

#define DCIF_CRC_VAL_R3_CRC_VAL_MASK             (0xFFFFFFFFU)
#define DCIF_CRC_VAL_R3_CRC_VAL_SHIFT            (0U)
/*! CRC_VAL - CRC Value */
#define DCIF_CRC_VAL_R3_CRC_VAL(x)               (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_VAL_R3_CRC_VAL_SHIFT)) & DCIF_CRC_VAL_R3_CRC_VAL_MASK)
/*! @} */

/*! @name CRC_EXP_VAL_R3 - CRC Region 3 Expected Value Register */
/*! @{ */

#define DCIF_CRC_EXP_VAL_R3_CRC_EXP_VAL_MASK     (0xFFFFFFFFU)
#define DCIF_CRC_EXP_VAL_R3_CRC_EXP_VAL_SHIFT    (0U)
/*! CRC_EXP_VAL - CRC Expect Value */
#define DCIF_CRC_EXP_VAL_R3_CRC_EXP_VAL(x)       (((uint32_t)(((uint32_t)(x)) << DCIF_CRC_EXP_VAL_R3_CRC_EXP_VAL_SHIFT)) & DCIF_CRC_EXP_VAL_R3_CRC_EXP_VAL_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DCIF_Register_Masks */


/*!
 * @}
 */ /* end of group DCIF_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* DCIF_H_ */

