<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_gemver</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.125</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2187933</Best-caseLatency>
            <Average-caseLatency>2187933</Average-caseLatency>
            <Worst-caseLatency>2187933</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.752 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.752 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.752 ms</Worst-caseRealTimeLatency>
            <Interval-min>2187934</Interval-min>
            <Interval-max>2187934</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL7>
                <Slack>2.92</Slack>
                <TripCount>4</TripCount>
                <Latency>967196</Latency>
                <AbsoluteTimeLatency>3868784</AbsoluteTimeLatency>
                <IterationLatency>241799</IterationLatency>
                <InstanceList/>
                <merlinL6>
                    <Slack>2.92</Slack>
                    <TripCount>100</TripCount>
                    <Latency>241600</Latency>
                    <AbsoluteTimeLatency>966400</AbsoluteTimeLatency>
                    <IterationLatency>2416</IterationLatency>
                    <InstanceList/>
                </merlinL6>
            </merlinL7>
            <merlinL2>
                <Slack>2.92</Slack>
                <TripCount>400</TripCount>
                <Latency>1138400</Latency>
                <AbsoluteTimeLatency>4553600</AbsoluteTimeLatency>
                <IterationLatency>2846</IterationLatency>
                <InstanceList/>
            </merlinL2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:110</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL7>
                    <Name>merlinL7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:189</SourceLocation>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:202</SourceLocation>
                    </merlinL6>
                </merlinL7>
                <merlinL2>
                    <Name>merlinL2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:262</SourceLocation>
                </merlinL2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>670</BRAM_18K>
            <DSP>1000</DSP>
            <FF>254976</FF>
            <LUT>143725</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_BID</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_A_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_BID</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_BID</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_1_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_BID</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_x_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_BID</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_128_2_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_128_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_gemver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L2_fu_12553</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>12553</ID>
                    <BindInstances>i_24_fu_1710_p2 add_ln1720_fu_1789_p2 index3_5_fu_2071_p2 index2_20_fu_2077_p2 index1_18_fu_1750_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L21_fu_12660</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>12660</ID>
                    <BindInstances>i_22_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L22_fu_12683</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>12683</ID>
                    <BindInstances>i_17_fu_3965_p2 index2_16_fu_3995_p2 index1_13_fu_4001_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L23_fu_13090</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13090</ID>
                    <BindInstances>i_16_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L24_fu_13113</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13113</ID>
                    <BindInstances>i_15_fu_3801_p2 index2_14_fu_3831_p2 index1_11_fu_3837_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L25_fu_13520</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13520</ID>
                    <BindInstances>i_14_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL10_merlinL9_fu_13543</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL10_merlinL9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13543</ID>
                    <BindInstances>add_ln158_1_fu_10502_p2 add_ln158_fu_10514_p2 add_ln181_fu_11682_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fadd_32ns_32ns_32_7_full_dsp_1_U1043 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fadd_32ns_32ns_32_7_full_dsp_1_U1044 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fadd_32ns_32ns_32_7_full_dsp_1_U1045 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fadd_32ns_32ns_32_7_full_dsp_1_U1046 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fadd_32ns_32ns_32_7_full_dsp_1_U1047 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fadd_32ns_32ns_32_7_full_dsp_1_U1048 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fadd_32ns_32ns_32_7_full_dsp_1_U1049 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fadd_32ns_32ns_32_7_full_dsp_1_U1050 fmul_32ns_32ns_32_4_max_dsp_1_U1151 fadd_32ns_32ns_32_7_full_dsp_1_U1051 fmul_32ns_32ns_32_4_max_dsp_1_U1152 fadd_32ns_32ns_32_7_full_dsp_1_U1052 fmul_32ns_32ns_32_4_max_dsp_1_U1153 fadd_32ns_32ns_32_7_full_dsp_1_U1053 fmul_32ns_32ns_32_4_max_dsp_1_U1154 fadd_32ns_32ns_32_7_full_dsp_1_U1054 fmul_32ns_32ns_32_4_max_dsp_1_U1155 fadd_32ns_32ns_32_7_full_dsp_1_U1055 fmul_32ns_32ns_32_4_max_dsp_1_U1156 fadd_32ns_32ns_32_7_full_dsp_1_U1056 fmul_32ns_32ns_32_4_max_dsp_1_U1157 fadd_32ns_32ns_32_7_full_dsp_1_U1057 fmul_32ns_32ns_32_4_max_dsp_1_U1158 fadd_32ns_32ns_32_7_full_dsp_1_U958 fadd_32ns_32ns_32_7_full_dsp_1_U1058 fmul_32ns_32ns_32_4_max_dsp_1_U1159 fadd_32ns_32ns_32_7_full_dsp_1_U959 fadd_32ns_32ns_32_7_full_dsp_1_U1059 fmul_32ns_32ns_32_4_max_dsp_1_U1160 fadd_32ns_32ns_32_7_full_dsp_1_U960 fadd_32ns_32ns_32_7_full_dsp_1_U1060 fmul_32ns_32ns_32_4_max_dsp_1_U1161 fadd_32ns_32ns_32_7_full_dsp_1_U961 fadd_32ns_32ns_32_7_full_dsp_1_U1061 fmul_32ns_32ns_32_4_max_dsp_1_U1162 fadd_32ns_32ns_32_7_full_dsp_1_U962 fadd_32ns_32ns_32_7_full_dsp_1_U1062 fmul_32ns_32ns_32_4_max_dsp_1_U1163 fadd_32ns_32ns_32_7_full_dsp_1_U963 fadd_32ns_32ns_32_7_full_dsp_1_U1063 fmul_32ns_32ns_32_4_max_dsp_1_U1164 fadd_32ns_32ns_32_7_full_dsp_1_U964 fadd_32ns_32ns_32_7_full_dsp_1_U1064 fmul_32ns_32ns_32_4_max_dsp_1_U1165 fadd_32ns_32ns_32_7_full_dsp_1_U965 fadd_32ns_32ns_32_7_full_dsp_1_U1065 fmul_32ns_32ns_32_4_max_dsp_1_U1166 fadd_32ns_32ns_32_7_full_dsp_1_U966 fadd_32ns_32ns_32_7_full_dsp_1_U1066 fmul_32ns_32ns_32_4_max_dsp_1_U1167 fadd_32ns_32ns_32_7_full_dsp_1_U967 fadd_32ns_32ns_32_7_full_dsp_1_U1067 fmul_32ns_32ns_32_4_max_dsp_1_U1168 fadd_32ns_32ns_32_7_full_dsp_1_U968 fadd_32ns_32ns_32_7_full_dsp_1_U1068 fmul_32ns_32ns_32_4_max_dsp_1_U1169 fadd_32ns_32ns_32_7_full_dsp_1_U969 fadd_32ns_32ns_32_7_full_dsp_1_U1069 fmul_32ns_32ns_32_4_max_dsp_1_U1170 fadd_32ns_32ns_32_7_full_dsp_1_U970 fadd_32ns_32ns_32_7_full_dsp_1_U1070 fmul_32ns_32ns_32_4_max_dsp_1_U1171 fadd_32ns_32ns_32_7_full_dsp_1_U971 fadd_32ns_32ns_32_7_full_dsp_1_U1071 fmul_32ns_32ns_32_4_max_dsp_1_U1172 fadd_32ns_32ns_32_7_full_dsp_1_U972 fadd_32ns_32ns_32_7_full_dsp_1_U1072 fmul_32ns_32ns_32_4_max_dsp_1_U1173 fadd_32ns_32ns_32_7_full_dsp_1_U973 fadd_32ns_32ns_32_7_full_dsp_1_U1073 fmul_32ns_32ns_32_4_max_dsp_1_U1174 fadd_32ns_32ns_32_7_full_dsp_1_U974 fadd_32ns_32ns_32_7_full_dsp_1_U1074 fmul_32ns_32ns_32_4_max_dsp_1_U1175 fadd_32ns_32ns_32_7_full_dsp_1_U975 fadd_32ns_32ns_32_7_full_dsp_1_U1075 fmul_32ns_32ns_32_4_max_dsp_1_U1176 fadd_32ns_32ns_32_7_full_dsp_1_U976 fadd_32ns_32ns_32_7_full_dsp_1_U1076 fmul_32ns_32ns_32_4_max_dsp_1_U1177 fadd_32ns_32ns_32_7_full_dsp_1_U977 fadd_32ns_32ns_32_7_full_dsp_1_U1077 fmul_32ns_32ns_32_4_max_dsp_1_U1178 fadd_32ns_32ns_32_7_full_dsp_1_U978 fadd_32ns_32ns_32_7_full_dsp_1_U1078 fmul_32ns_32ns_32_4_max_dsp_1_U1179 fadd_32ns_32ns_32_7_full_dsp_1_U979 fadd_32ns_32ns_32_7_full_dsp_1_U1079 fmul_32ns_32ns_32_4_max_dsp_1_U1180 fadd_32ns_32ns_32_7_full_dsp_1_U980 fadd_32ns_32ns_32_7_full_dsp_1_U1080 fmul_32ns_32ns_32_4_max_dsp_1_U1181 fadd_32ns_32ns_32_7_full_dsp_1_U981 fadd_32ns_32ns_32_7_full_dsp_1_U1081 fmul_32ns_32ns_32_4_max_dsp_1_U1182 fadd_32ns_32ns_32_7_full_dsp_1_U982 fadd_32ns_32ns_32_7_full_dsp_1_U1082 fmul_32ns_32ns_32_4_max_dsp_1_U1183 fadd_32ns_32ns_32_7_full_dsp_1_U983 fadd_32ns_32ns_32_7_full_dsp_1_U1083 fmul_32ns_32ns_32_4_max_dsp_1_U1184 fadd_32ns_32ns_32_7_full_dsp_1_U984 fadd_32ns_32ns_32_7_full_dsp_1_U1084 fmul_32ns_32ns_32_4_max_dsp_1_U1185 fadd_32ns_32ns_32_7_full_dsp_1_U985 fadd_32ns_32ns_32_7_full_dsp_1_U1085 fmul_32ns_32ns_32_4_max_dsp_1_U1186 fadd_32ns_32ns_32_7_full_dsp_1_U986 fadd_32ns_32ns_32_7_full_dsp_1_U1086 fmul_32ns_32ns_32_4_max_dsp_1_U1187 fadd_32ns_32ns_32_7_full_dsp_1_U987 fadd_32ns_32ns_32_7_full_dsp_1_U1087 fmul_32ns_32ns_32_4_max_dsp_1_U1188 fadd_32ns_32ns_32_7_full_dsp_1_U988 fadd_32ns_32ns_32_7_full_dsp_1_U1088 fmul_32ns_32ns_32_4_max_dsp_1_U1189 fadd_32ns_32ns_32_7_full_dsp_1_U989 fadd_32ns_32ns_32_7_full_dsp_1_U1089 fmul_32ns_32ns_32_4_max_dsp_1_U1190 fadd_32ns_32ns_32_7_full_dsp_1_U990 fadd_32ns_32ns_32_7_full_dsp_1_U1090 fmul_32ns_32ns_32_4_max_dsp_1_U1191 fadd_32ns_32ns_32_7_full_dsp_1_U991 fadd_32ns_32ns_32_7_full_dsp_1_U1091 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fadd_32ns_32ns_32_7_full_dsp_1_U992 fadd_32ns_32ns_32_7_full_dsp_1_U1092 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fadd_32ns_32ns_32_7_full_dsp_1_U993 fadd_32ns_32ns_32_7_full_dsp_1_U1093 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fadd_32ns_32ns_32_7_full_dsp_1_U994 fadd_32ns_32ns_32_7_full_dsp_1_U1094 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fadd_32ns_32ns_32_7_full_dsp_1_U995 fadd_32ns_32ns_32_7_full_dsp_1_U1095 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fadd_32ns_32ns_32_7_full_dsp_1_U996 fadd_32ns_32ns_32_7_full_dsp_1_U1096 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fadd_32ns_32ns_32_7_full_dsp_1_U997 fadd_32ns_32ns_32_7_full_dsp_1_U1097 fmul_32ns_32ns_32_4_max_dsp_1_U1198 fadd_32ns_32ns_32_7_full_dsp_1_U998 fadd_32ns_32ns_32_7_full_dsp_1_U1098 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fadd_32ns_32ns_32_7_full_dsp_1_U999 fadd_32ns_32ns_32_7_full_dsp_1_U1099 fmul_32ns_32ns_32_4_max_dsp_1_U1200 fadd_32ns_32ns_32_7_full_dsp_1_U1000 fadd_32ns_32ns_32_7_full_dsp_1_U1100 fmul_32ns_32ns_32_4_max_dsp_1_U1201 fadd_32ns_32ns_32_7_full_dsp_1_U1001 fadd_32ns_32ns_32_7_full_dsp_1_U1101 fmul_32ns_32ns_32_4_max_dsp_1_U1202 fadd_32ns_32ns_32_7_full_dsp_1_U1002 fadd_32ns_32ns_32_7_full_dsp_1_U1102 fmul_32ns_32ns_32_4_max_dsp_1_U1203 fadd_32ns_32ns_32_7_full_dsp_1_U1003 fadd_32ns_32ns_32_7_full_dsp_1_U1103 fmul_32ns_32ns_32_4_max_dsp_1_U1204 fadd_32ns_32ns_32_7_full_dsp_1_U1004 fadd_32ns_32ns_32_7_full_dsp_1_U1104 fmul_32ns_32ns_32_4_max_dsp_1_U1205 fadd_32ns_32ns_32_7_full_dsp_1_U1005 fadd_32ns_32ns_32_7_full_dsp_1_U1105 fmul_32ns_32ns_32_4_max_dsp_1_U1206 fadd_32ns_32ns_32_7_full_dsp_1_U1006 fadd_32ns_32ns_32_7_full_dsp_1_U1106 fmul_32ns_32ns_32_4_max_dsp_1_U1207 fadd_32ns_32ns_32_7_full_dsp_1_U1007 fadd_32ns_32ns_32_7_full_dsp_1_U1107 fmul_32ns_32ns_32_4_max_dsp_1_U1208 fadd_32ns_32ns_32_7_full_dsp_1_U1008 fadd_32ns_32ns_32_7_full_dsp_1_U1108 fmul_32ns_32ns_32_4_max_dsp_1_U1209 fadd_32ns_32ns_32_7_full_dsp_1_U1009 fadd_32ns_32ns_32_7_full_dsp_1_U1109 fmul_32ns_32ns_32_4_max_dsp_1_U1210 fadd_32ns_32ns_32_7_full_dsp_1_U1010 fadd_32ns_32ns_32_7_full_dsp_1_U1110 fmul_32ns_32ns_32_4_max_dsp_1_U1211 fadd_32ns_32ns_32_7_full_dsp_1_U1011 fadd_32ns_32ns_32_7_full_dsp_1_U1111 fmul_32ns_32ns_32_4_max_dsp_1_U1212 fadd_32ns_32ns_32_7_full_dsp_1_U1012 fadd_32ns_32ns_32_7_full_dsp_1_U1112 fmul_32ns_32ns_32_4_max_dsp_1_U1213 fadd_32ns_32ns_32_7_full_dsp_1_U1013 fadd_32ns_32ns_32_7_full_dsp_1_U1113 fmul_32ns_32ns_32_4_max_dsp_1_U1214 fadd_32ns_32ns_32_7_full_dsp_1_U1014 fadd_32ns_32ns_32_7_full_dsp_1_U1114 fmul_32ns_32ns_32_4_max_dsp_1_U1215 fadd_32ns_32ns_32_7_full_dsp_1_U1015 fadd_32ns_32ns_32_7_full_dsp_1_U1115 fmul_32ns_32ns_32_4_max_dsp_1_U1216 fadd_32ns_32ns_32_7_full_dsp_1_U1016 fadd_32ns_32ns_32_7_full_dsp_1_U1116 fmul_32ns_32ns_32_4_max_dsp_1_U1217 fadd_32ns_32ns_32_7_full_dsp_1_U1017 fadd_32ns_32ns_32_7_full_dsp_1_U1117 fmul_32ns_32ns_32_4_max_dsp_1_U1218 fadd_32ns_32ns_32_7_full_dsp_1_U1018 fadd_32ns_32ns_32_7_full_dsp_1_U1118 fmul_32ns_32ns_32_4_max_dsp_1_U1219 fadd_32ns_32ns_32_7_full_dsp_1_U1019 fadd_32ns_32ns_32_7_full_dsp_1_U1119 fmul_32ns_32ns_32_4_max_dsp_1_U1220 fadd_32ns_32ns_32_7_full_dsp_1_U1020 fadd_32ns_32ns_32_7_full_dsp_1_U1120 fmul_32ns_32ns_32_4_max_dsp_1_U1221 fadd_32ns_32ns_32_7_full_dsp_1_U1021 fadd_32ns_32ns_32_7_full_dsp_1_U1121 fmul_32ns_32ns_32_4_max_dsp_1_U1222 fadd_32ns_32ns_32_7_full_dsp_1_U1022 fadd_32ns_32ns_32_7_full_dsp_1_U1122 fmul_32ns_32ns_32_4_max_dsp_1_U1223 fadd_32ns_32ns_32_7_full_dsp_1_U1023 fadd_32ns_32ns_32_7_full_dsp_1_U1123 fadd_32ns_32ns_32_7_full_dsp_1_U1024 fmul_32ns_32ns_32_4_max_dsp_1_U1324 fadd_32ns_32ns_32_7_full_dsp_1_U1124 fadd_32ns_32ns_32_7_full_dsp_1_U1025 fmul_32ns_32ns_32_4_max_dsp_1_U1325 fadd_32ns_32ns_32_7_full_dsp_1_U1125 fadd_32ns_32ns_32_7_full_dsp_1_U1026 fmul_32ns_32ns_32_4_max_dsp_1_U1326 fadd_32ns_32ns_32_7_full_dsp_1_U1126 fadd_32ns_32ns_32_7_full_dsp_1_U1027 fmul_32ns_32ns_32_4_max_dsp_1_U1327 fadd_32ns_32ns_32_7_full_dsp_1_U1127 fadd_32ns_32ns_32_7_full_dsp_1_U1028 fmul_32ns_32ns_32_4_max_dsp_1_U1328 fadd_32ns_32ns_32_7_full_dsp_1_U1128 fadd_32ns_32ns_32_7_full_dsp_1_U1029 fmul_32ns_32ns_32_4_max_dsp_1_U1329 fadd_32ns_32ns_32_7_full_dsp_1_U1129 fadd_32ns_32ns_32_7_full_dsp_1_U1030 fmul_32ns_32ns_32_4_max_dsp_1_U1330 fadd_32ns_32ns_32_7_full_dsp_1_U1130 fadd_32ns_32ns_32_7_full_dsp_1_U1031 fmul_32ns_32ns_32_4_max_dsp_1_U1331 fadd_32ns_32ns_32_7_full_dsp_1_U1131 fadd_32ns_32ns_32_7_full_dsp_1_U1032 fmul_32ns_32ns_32_4_max_dsp_1_U1332 fadd_32ns_32ns_32_7_full_dsp_1_U1132 fadd_32ns_32ns_32_7_full_dsp_1_U1033 fmul_32ns_32ns_32_4_max_dsp_1_U1333 fadd_32ns_32ns_32_7_full_dsp_1_U1133 fadd_32ns_32ns_32_7_full_dsp_1_U1034 fmul_32ns_32ns_32_4_max_dsp_1_U1334 fadd_32ns_32ns_32_7_full_dsp_1_U1134 fadd_32ns_32ns_32_7_full_dsp_1_U1035 fmul_32ns_32ns_32_4_max_dsp_1_U1335 fadd_32ns_32ns_32_7_full_dsp_1_U1135 fadd_32ns_32ns_32_7_full_dsp_1_U1036 fmul_32ns_32ns_32_4_max_dsp_1_U1336 fadd_32ns_32ns_32_7_full_dsp_1_U1136 fadd_32ns_32ns_32_7_full_dsp_1_U1037 fmul_32ns_32ns_32_4_max_dsp_1_U1337 fadd_32ns_32ns_32_7_full_dsp_1_U1137 fadd_32ns_32ns_32_7_full_dsp_1_U1038 fmul_32ns_32ns_32_4_max_dsp_1_U1338 fadd_32ns_32ns_32_7_full_dsp_1_U1138 fadd_32ns_32ns_32_7_full_dsp_1_U1039 fmul_32ns_32ns_32_4_max_dsp_1_U1339 fadd_32ns_32ns_32_7_full_dsp_1_U1139 fadd_32ns_32ns_32_7_full_dsp_1_U1040 fmul_32ns_32ns_32_4_max_dsp_1_U1340 fadd_32ns_32ns_32_7_full_dsp_1_U1140 fadd_32ns_32ns_32_7_full_dsp_1_U1041 fmul_32ns_32ns_32_4_max_dsp_1_U1341 fadd_32ns_32ns_32_7_full_dsp_1_U1141 fadd_32ns_32ns_32_7_full_dsp_1_U1042 fmul_32ns_32ns_32_4_max_dsp_1_U1342 fadd_32ns_32ns_32_7_full_dsp_1_U1142 add_ln160_fu_10580_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L26_fu_14479</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14479</ID>
                    <BindInstances>i_fu_172_p2 add_ln56_fu_190_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L3_fu_14490</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14490</ID>
                    <BindInstances>i_fu_171_p2 add_ln95_fu_197_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL5_fu_14501</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14501</ID>
                    <BindInstances>add_ln208_fu_2238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L27_fu_14627</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14627</ID>
                    <BindInstances>i_12_fu_9001_p2 index2_11_fu_9031_p2 index1_8_fu_9037_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L28_fu_15434</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15434</ID>
                    <BindInstances>i_10_fu_3801_p2 index2_9_fu_3831_p2 index1_6_fu_3837_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L210_fu_15841</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L210</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15841</ID>
                    <BindInstances>i_21_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL4_fu_15864</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15864</ID>
                    <BindInstances>add_ln230_fu_17714_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L39_fu_17468</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17468</ID>
                    <BindInstances>i_3_fu_3391_p2 index2_1_fu_4865_p2 index1_1_fu_4871_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L211_fu_17875</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L211</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17875</ID>
                    <BindInstances>i_19_fu_5401_p2 index2_18_fu_5431_p2 index1_15_fu_5437_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL1_fu_18282</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>18282</ID>
                    <BindInstances>add_ln264_fu_5808_p2 add_ln283_fu_5818_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L312_fu_18790</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L312</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>18790</ID>
                    <BindInstances>i_7_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L313_fu_18813</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L313</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>18813</ID>
                    <BindInstances>add_ln1858_fu_1718_p2 i_5_fu_1834_p2 index3_2_fu_1872_p2 index2_4_fu_1878_p2 index1_3_fu_1900_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>u2_10_0_buf_U u2_10_0_buf_16_U u2_10_0_buf_17_U u2_10_0_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U7457 u2_10_0_buf_20_U u2_10_0_buf_21_U u2_10_0_buf_22_U u2_10_0_buf_23_U u2_10_0_buf_24_U u2_10_0_buf_25_U u2_10_0_buf_26_U fmul_32ns_32ns_32_4_max_dsp_1_U7458 u2_10_0_buf_28_U u2_10_0_buf_29_U u2_10_0_buf_30_U u1_10_0_buf_U u1_10_0_buf_16_U u1_10_0_buf_17_U u1_10_0_buf_18_U u1_10_0_buf_19_U fmul_32ns_32ns_32_4_max_dsp_1_U7504 u1_10_0_buf_21_U u1_10_0_buf_22_U u1_10_0_buf_23_U u1_10_0_buf_24_U u1_10_0_buf_25_U u1_10_0_buf_26_U u1_10_0_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U7505 u1_10_0_buf_29_U u1_10_0_buf_30_U y_11_0_buf_U y_11_0_buf_16_U y_11_0_buf_17_U y_11_0_buf_18_U y_11_0_buf_19_U fmul_32ns_32ns_32_4_max_dsp_1_U7506 y_11_0_buf_21_U y_11_0_buf_22_U y_11_0_buf_23_U y_11_0_buf_24_U y_11_0_buf_25_U y_11_0_buf_26_U y_11_0_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U7507 y_11_0_buf_29_U y_11_0_buf_30_U w_buf_U w_buf_16_U w_buf_17_U w_buf_18_U w_buf_19_U fmul_32ns_32ns_32_4_max_dsp_1_U7508 w_buf_21_U w_buf_22_U w_buf_23_U w_buf_24_U w_buf_25_U w_buf_26_U w_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U7509 w_buf_29_U w_buf_30_U A_buf_U A_buf_100_U A_buf_101_U A_buf_102_U A_buf_103_U A_buf_104_U A_buf_105_U A_buf_106_U A_buf_107_U A_buf_108_U A_buf_109_U A_buf_110_U A_buf_111_U A_buf_112_U A_buf_113_U A_buf_114_U A_buf_115_U A_buf_116_U A_buf_117_U A_buf_118_U A_buf_119_U A_buf_120_U A_buf_121_U A_buf_122_U A_buf_123_U A_buf_124_U A_buf_125_U A_buf_126_U A_buf_127_U A_buf_128_U A_buf_129_U A_buf_130_U A_buf_131_U A_buf_132_U A_buf_133_U A_buf_134_U A_buf_135_U A_buf_136_U A_buf_137_U A_buf_138_U A_buf_139_U A_buf_140_U A_buf_141_U A_buf_142_U A_buf_143_U A_buf_144_U A_buf_145_U A_buf_146_U A_buf_147_U A_buf_148_U A_buf_149_U A_buf_150_U A_buf_151_U A_buf_152_U A_buf_153_U A_buf_154_U A_buf_155_U A_buf_156_U A_buf_157_U A_buf_158_U A_buf_159_U A_buf_160_U A_buf_161_U A_buf_162_U A_buf_163_U A_buf_164_U A_buf_165_U A_buf_166_U A_buf_167_U A_buf_168_U A_buf_169_U A_buf_170_U A_buf_171_U A_buf_172_U A_buf_173_U A_buf_174_U A_buf_175_U A_buf_176_U A_buf_177_U A_buf_178_U A_buf_179_U A_buf_180_U A_buf_181_U A_buf_182_U A_buf_183_U A_buf_184_U A_buf_185_U A_buf_186_U A_buf_187_U A_buf_188_U A_buf_189_U A_buf_190_U A_buf_191_U A_buf_192_U A_buf_193_U A_buf_194_U A_buf_195_U A_buf_196_U A_buf_197_U A_buf_198_U x_buf_U x_buf_4_U x_buf_5_U x_buf_6_U add_ln189_1_fu_22256_p2 add_ln189_fu_22268_p2 fadd_32ns_32ns_32_7_full_dsp_1_U7514 fadd_32ns_32ns_32_7_full_dsp_1_U7517 add_ln262_fu_28433_p2 control_s_axi_U merlin_gmem_kernel_gemver_128_0_m_axi_U merlin_gmem_kernel_gemver_128_1_m_axi_U merlin_gmem_kernel_gemver_128_2_m_axi_U merlin_gmem_kernel_gemver_128_A_m_axi_U merlin_gmem_kernel_gemver_128_x_m_axi_U merlin_gmem_kernel_gemver_512_0_m_axi_U merlin_gmem_kernel_gemver_512_1_m_axi_U merlin_gmem_kernel_gemver_512_2_m_axi_U merlin_gmem_kernel_gemver_512_w_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_gemver_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40003</Best-caseLatency>
                    <Average-caseLatency>40003</Average-caseLatency>
                    <Worst-caseLatency>40003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>40000</TripCount>
                        <Latency>40001</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:144</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1015</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>479</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_1710_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1720_fu_1789_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1720" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_5_fu_2071_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_20_fu_2077_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_18_fu_1750_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L21</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:146</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:149</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2462</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_3965_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_16_fu_3995_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_13_fu_4001_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:152</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L24</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:155</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1150</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_3801_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_14_fu_3831_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_11_fu_3837_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL10_merlinL9</Name>
            <Loops>
                <merlinL10_merlinL9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.775</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1621</Best-caseLatency>
                    <Average-caseLatency>1621</Average-caseLatency>
                    <Worst-caseLatency>1621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.484 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.484 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.484 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL10_merlinL9>
                        <Name>merlinL10_merlinL9</Name>
                        <Slack>2.92</Slack>
                        <TripCount>1600</TripCount>
                        <Latency>1619</Latency>
                        <AbsoluteTimeLatency>6.476 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL10_merlinL9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL10_merlinL9>
                            <Name>merlinL10_merlinL9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:158</SourceLocation>
                        </merlinL10_merlinL9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>670</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>97101</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>52098</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_1_fu_10502_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_10514_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_11682_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1143" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1043" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1144" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1044" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1145" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1045" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1146" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1046" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1147" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1047" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1148" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1048" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1149" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1049" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1150" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1050" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1151" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1051" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1152" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1052" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1153" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1053" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1154" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1054" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1155" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1055" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1156" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1056" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1157" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1057" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1158" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U958" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1058" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1159" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U959" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1059" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1160" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U960" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1060" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1161" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U961" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1061" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1162" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U962" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1062" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1163" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U963" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1063" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1164" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U964" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1064" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1165" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U965" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1065" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1166" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U966" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1066" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1167" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U967" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1067" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1168" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U968" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1068" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1169" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U969" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1069" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1170" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U970" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1070" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1171" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U971" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1071" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1172" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U972" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1072" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1173" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U973" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1073" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1174" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U974" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1074" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1175" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U975" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1075" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1176" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U976" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1076" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1177" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U977" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1077" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1178" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U978" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1078" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1179" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U979" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1079" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1180" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U980" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1080" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1181" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U981" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1081" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1182" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U982" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1082" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1183" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U983" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1083" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1184" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U984" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1084" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1185" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U985" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1085" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1186" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U986" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1086" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1187" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U987" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1087" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1188" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U988" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1088" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1189" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U989" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1089" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1190" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U990" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1090" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1191" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U991" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1091" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1192" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U992" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1092" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1193" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U993" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1093" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1194" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U994" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1094" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1195" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U995" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1095" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1196" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U996" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1096" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1197" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U997" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1097" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1198" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U998" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1098" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1199" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U999" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1099" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1200" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1000" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1100" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1201" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1001" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1101" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1202" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1002" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1102" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1203" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1003" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1103" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1204" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1004" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1104" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1205" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1005" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1105" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1206" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1006" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1106" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1207" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1007" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1107" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1208" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1008" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1108" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1209" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1009" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1109" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1210" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1010" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1110" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1211" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1011" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1111" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1212" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1012" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1112" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1213" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1013" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1113" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1214" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1014" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1114" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1215" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1015" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1115" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1216" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1016" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1116" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1217" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1017" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1117" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1218" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1018" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1118" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1219" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1019" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1119" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1220" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1020" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1120" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1021" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1121" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1022" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1122" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1223" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1023" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1123" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1024" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1324" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1124" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1025" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1325" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1125" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1026" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1326" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1126" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1027" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1327" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1127" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1028" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1328" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1128" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1029" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1329" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1129" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1030" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1330" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1130" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1031" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1331" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1131" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1032" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1332" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1132" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1033" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1333" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1133" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1034" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1334" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1134" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1035" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1335" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1135" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1036" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1336" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1136" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1037" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1337" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1137" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1038" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1338" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1138" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1039" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1339" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1139" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1040" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1340" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1140" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1041" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1341" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1141" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1042" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL10_merlinL9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1342" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL10_merlinL9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1142" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_10580_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L25</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:186</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:186</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L26</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>99</Best-caseLatency>
                    <Average-caseLatency>99</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>97</Latency>
                        <AbsoluteTimeLatency>0.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1343~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:199</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:199</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>861</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2388</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_172_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_190_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2412</Best-caseLatency>
                    <Average-caseLatency>2412</Average-caseLatency>
                    <Worst-caseLatency>2412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.648 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.648 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.648 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>2410</Latency>
                        <AbsoluteTimeLatency>9.640 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:208</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>744</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_2238_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.384 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.384 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.384 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>0.376 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1472~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:217</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:217</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>786</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2517</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_171_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_197_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L27</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:225</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:225</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13950</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_9001_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_11_fu_9031_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_8_fu_9037_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L28</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:227</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:227</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1150</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_3801_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_9_fu_3831_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_6_fu_3837_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL4</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:251</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15538</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8941</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_17714_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L39</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.408 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.408 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.408 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:255</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:255</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>652</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3277</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_3391_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_1_fu_4865_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_1_fu_4871_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L210</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:257</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:257</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L211</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>100</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:259</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:259</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13950</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_5401_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_18_fu_5431_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_15_fu_5437_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.984</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2841</Best-caseLatency>
                    <Average-caseLatency>2841</Average-caseLatency>
                    <Worst-caseLatency>2841</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.364 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.364 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.364 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2841</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>2840</Latency>
                        <AbsoluteTimeLatency>11.360 us</AbsoluteTimeLatency>
                        <IterationLatency>710</IterationLatency>
                        <PipelineDepth>710</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10378</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8068</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_5808_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_5818_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L312</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3637~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:288</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:288</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_330_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L313</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40003</Best-caseLatency>
                    <Average-caseLatency>40003</Average-caseLatency>
                    <Worst-caseLatency>40003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>40000</TripCount>
                        <Latency>40001</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1785~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:290</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:290</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>733</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1653</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1858_fu_1718_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1858" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_1834_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index3_2_fu_1872_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_4_fu_1878_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_3_fu_1900_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1862" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver</Name>
            <Loops>
                <merlinL7>
                    <merlinL6/>
                </merlinL7>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2187933</Best-caseLatency>
                    <Average-caseLatency>2187933</Average-caseLatency>
                    <Worst-caseLatency>2187933</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.752 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.752 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.752 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2187934</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>967196</Latency>
                        <AbsoluteTimeLatency>3.869 ms</AbsoluteTimeLatency>
                        <IterationLatency>241799</IterationLatency>
                        <PipelineDepth>241799</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_gemver_Pipeline_L26_fu_14479</Instance>
                            <Instance>grp_kernel_gemver_Pipeline_L3_fu_14490</Instance>
                        </InstanceList>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <Slack>2.92</Slack>
                            <TripCount>100</TripCount>
                            <Latency>241600</Latency>
                            <AbsoluteTimeLatency>0.966 ms</AbsoluteTimeLatency>
                            <IterationLatency>2416</IterationLatency>
                            <PipelineDepth>2416</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_gemver_Pipeline_merlinL5_fu_14501</Instance>
                            </InstanceList>
                        </merlinL6>
                    </merlinL7>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>1138400</Latency>
                        <AbsoluteTimeLatency>4.554 ms</AbsoluteTimeLatency>
                        <IterationLatency>2846</IterationLatency>
                        <PipelineDepth>2846</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_gemver_Pipeline_merlinL1_fu_18282</Instance>
                        </InstanceList>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:189</SourceLocation>
                            <merlinL6>
                                <Name>merlinL6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:202</SourceLocation>
                            </merlinL6>
                        </merlinL7>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:262</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>670</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>1000</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>254976</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>143725</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7457" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7458" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7504" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7505" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:125" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7506" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7507" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:128" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7508" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7509" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_100_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_100"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_101_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_101"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_102_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_102"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_103_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_103"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_104_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_104"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_105_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_105"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_106_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_106"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_107_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_107"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_108_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_108"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_109_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_110_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_110"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_111_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_111"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_112_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_112"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_113_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_113"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_114_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_114"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_115_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_115"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_116_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_116"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_117_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_117"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_118_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_118"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_119_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_119"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_120_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_120"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_121_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_121"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_122_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_122"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_123_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_123"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_124_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_124"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_125_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_125"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_126_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_126"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_127_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_127"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_128_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_128"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_129_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_129"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_130_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_130"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_131_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_131"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_132_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_132"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_133_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_133"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_134_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_134"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_135_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_135"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_136_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_136"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_137_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_137"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_138_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_138"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_139_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_139"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_140_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_140"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_141_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_141"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_142_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_142"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_143_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_143"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_144_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_144"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_145_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_145"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_146_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_146"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_147_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_147"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_148_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_148"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_149_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_149"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_150_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_150"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_151_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_151"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_152_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_152"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_153_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_153"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_154_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_154"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_155_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_155"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_156_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_156"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_157_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_157"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_158_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_158"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_159_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_159"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_160_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_160"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_161_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_161"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_162_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_162"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_163_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_163"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_164_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_164"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_165_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_165"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_166_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_166"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_167_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_167"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_168_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_168"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_169_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_169"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_170_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_170"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_171_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_171"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_172_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_172"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_173_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_173"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_174_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_174"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_175_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_175"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_176_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_176"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_177_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_177"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_178_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_178"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_179_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_179"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_180_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_180"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_181_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_181"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_182_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_182"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_183_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_183"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_184_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_184"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_185_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_185"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_186_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_186"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_187_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_187"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_188_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_188"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_189_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_189"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_190_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_190"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_191_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_191"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_192_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_192"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_193_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_193"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_194_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_194"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_195_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_195"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_196_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_196"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_197_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_197"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_198_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:140" STORAGESIZE="32 1600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:193" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:193" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:193" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:193" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_buf_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_22256_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_22268_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7514" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U7517" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_28433_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_128_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_128_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_128_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_128_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_128_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_128_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_128_A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_128_A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_128_x" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_128_x_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_w" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_w_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_gemver"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="inout" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_128_A" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u1" index="3" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="4" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_128_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u2" index="5" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="6" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_128_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w" index="7" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_w" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="w_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="w_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="8" direction="inout" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_128_x" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="9" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="z" index="10" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_128_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x24" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x2c" name="u1_1" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 31 to 0 of u1"/>
                    </fields>
                </register>
                <register offset="0x30" name="u1_2" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 63 to 32 of u1"/>
                    </fields>
                </register>
                <register offset="0x38" name="v1_1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
                <register offset="0x3c" name="v1_2" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 63 to 32 of v1"/>
                    </fields>
                </register>
                <register offset="0x44" name="u2_1" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 31 to 0 of u2"/>
                    </fields>
                </register>
                <register offset="0x48" name="u2_2" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 63 to 32 of u2"/>
                    </fields>
                </register>
                <register offset="0x50" name="v2_1" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 31 to 0 of v2"/>
                    </fields>
                </register>
                <register offset="0x54" name="v2_2" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 63 to 32 of v2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="w_1" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 31 to 0 of w"/>
                    </fields>
                </register>
                <register offset="0x60" name="w_2" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 63 to 32 of w"/>
                    </fields>
                </register>
                <register offset="0x68" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x6c" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x74" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x78" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x80" name="z_1" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 31 to 0 of z"/>
                    </fields>
                </register>
                <register offset="0x84" name="z_2" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 63 to 32 of z"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="u1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="v1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="u2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="v2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="116" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_gemver_128_A:m_axi_merlin_gmem_kernel_gemver_512_0:m_axi_merlin_gmem_kernel_gemver_128_0:m_axi_merlin_gmem_kernel_gemver_512_1:m_axi_merlin_gmem_kernel_gemver_128_1:m_axi_merlin_gmem_kernel_gemver_512_w:m_axi_merlin_gmem_kernel_gemver_128_x:m_axi_merlin_gmem_kernel_gemver_512_2:m_axi_merlin_gmem_kernel_gemver_128_2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_128_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_128_A_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_128_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_128_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_128_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_128_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_128_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_128_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_128_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_w" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_w_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_W_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="w"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_128_x" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_128_x_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_128_X_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_x_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_128_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_128_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_128_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_128_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="z"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="z"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_0">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_1">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_2">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">A_1, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x24, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">u1_1, 0x2c, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">u1_2, 0x30, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">v1_1, 0x38, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">v1_2, 0x3c, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">u2_1, 0x44, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">u2_2, 0x48, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">v2_1, 0x50, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">v2_2, 0x54, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">w_1, 0x5c, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">w_2, 0x60, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">x_1, 0x68, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x6c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">y_1, 0x74, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x78, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">z_1, 0x80, 32, W, Data signal of z, </column>
                    <column name="s_axi_control">z_2, 0x84, 32, W, Data signal of z, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="A">inout, merlin_uint_128*</column>
                    <column name="u1">in, merlin_uint_512*</column>
                    <column name="v1">in, merlin_uint_128*</column>
                    <column name="u2">in, merlin_uint_512*</column>
                    <column name="v2">in, merlin_uint_128*</column>
                    <column name="w">inout, merlin_uint_512*</column>
                    <column name="x">inout, merlin_uint_128*</column>
                    <column name="y">in, merlin_uint_512*</column>
                    <column name="z">in, merlin_uint_128*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_gemver_128_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x20 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x24 range=32</column>
                    <column name="u1">m_axi_merlin_gmem_kernel_gemver_512_0, interface, , </column>
                    <column name="u1">s_axi_control, register, offset, name=u1_1 offset=0x2c range=32</column>
                    <column name="u1">s_axi_control, register, offset, name=u1_2 offset=0x30 range=32</column>
                    <column name="v1">m_axi_merlin_gmem_kernel_gemver_128_0, interface, , </column>
                    <column name="v1">s_axi_control, register, offset, name=v1_1 offset=0x38 range=32</column>
                    <column name="v1">s_axi_control, register, offset, name=v1_2 offset=0x3c range=32</column>
                    <column name="u2">m_axi_merlin_gmem_kernel_gemver_512_1, interface, , </column>
                    <column name="u2">s_axi_control, register, offset, name=u2_1 offset=0x44 range=32</column>
                    <column name="u2">s_axi_control, register, offset, name=u2_2 offset=0x48 range=32</column>
                    <column name="v2">m_axi_merlin_gmem_kernel_gemver_128_1, interface, , </column>
                    <column name="v2">s_axi_control, register, offset, name=v2_1 offset=0x50 range=32</column>
                    <column name="v2">s_axi_control, register, offset, name=v2_2 offset=0x54 range=32</column>
                    <column name="w">m_axi_merlin_gmem_kernel_gemver_512_w, interface, , </column>
                    <column name="w">s_axi_control, register, offset, name=w_1 offset=0x5c range=32</column>
                    <column name="w">s_axi_control, register, offset, name=w_2 offset=0x60 range=32</column>
                    <column name="x">m_axi_merlin_gmem_kernel_gemver_128_x, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x68 range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x6c range=32</column>
                    <column name="y">m_axi_merlin_gmem_kernel_gemver_512_2, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x74 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x78 range=32</column>
                    <column name="z">m_axi_merlin_gmem_kernel_gemver_128_2, interface, , </column>
                    <column name="z">s_axi_control, register, offset, name=z_1 offset=0x80 range=32</column>
                    <column name="z">s_axi_control, register, offset, name=z_2 offset=0x84 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_0">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_1">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_2">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">read, 10000, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">write, 10000, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">write, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">write, 25, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_0">v1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_0">v1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_1">v2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_1">v2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_2">z, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_2">z, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 10000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 40000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Widened, 10000, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_A">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Inferred, 40000, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1845:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-307, Could not widen since type i128 size is greater than or equal to alignment 16(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, 214-307, Could not widen since type i128 size is greater than or equal to alignment 16(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Widened, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Inferred, 100, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_128_x">x, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23, write, Inferred, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp12/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:33" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=40000 bundle=merlin_gmem_kernel_gemver_128_A"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:35" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="m_axi port=u1 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:37" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="m_axi port=u2 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:39" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="m_axi port=v1 offset=slave depth=100 bundle=merlin_gmem_kernel_gemver_128_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:41" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="m_axi port=v2 offset=slave depth=100 bundle=merlin_gmem_kernel_gemver_128_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:43" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="m_axi port=w offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_w"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:45" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="m_axi port=x offset=slave depth=100 bundle=merlin_gmem_kernel_gemver_128_x"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:47" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="m_axi port=y offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:49" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="m_axi port=z offset=slave depth=100 bundle=merlin_gmem_kernel_gemver_128_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:51" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:53" status="valid" parentFunction="kernel_gemver" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:55" status="valid" parentFunction="kernel_gemver" variable="beta" isDirective="0" options="s_axilite port=beta bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:57" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="s_axilite port=u1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:59" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="s_axilite port=u2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:61" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="s_axilite port=v1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:63" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="s_axilite port=v2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:65" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="s_axilite port=w bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:67" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="s_axilite port=x bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:69" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="s_axilite port=y bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:71" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="s_axilite port=z bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:73" status="valid" parentFunction="kernel_gemver" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:75" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:77" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:79" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:81" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:83" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:85" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:87" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:89" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:91" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:115" status="valid" parentFunction="kernel_gemver" variable="z_8_0_buf" isDirective="0" options="variable=z_8_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:118" status="valid" parentFunction="kernel_gemver" variable="v2_10_0_buf" isDirective="0" options="variable=v2_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:121" status="valid" parentFunction="kernel_gemver" variable="u2_10_0_buf" isDirective="0" options="variable=u2_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:124" status="valid" parentFunction="kernel_gemver" variable="v1_10_0_buf" isDirective="0" options="variable=v1_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:127" status="valid" parentFunction="kernel_gemver" variable="u1_10_0_buf" isDirective="0" options="variable=u1_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:130" status="valid" parentFunction="kernel_gemver" variable="y_11_0_buf" isDirective="0" options="variable=y_11_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:133" status="valid" parentFunction="kernel_gemver" variable="x_12_0_buf" isDirective="0" options="variable=x_12_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:136" status="valid" parentFunction="kernel_gemver" variable="w_buf" isDirective="0" options="variable=w_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:139" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:143" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf complete dim=3"/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:168" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:170" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:180" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:195" status="valid" parentFunction="kernel_gemver" variable="x_buf" isDirective="0" options="variable=x_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:197" status="valid" parentFunction="kernel_gemver" variable="x_buf" isDirective="0" options="variable=x_buf cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:212" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:238" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:240" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:250" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:272" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:282" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_1_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:346" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:388" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:400" status="invalid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:404" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:410" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:421" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:434" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:449" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:467" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:488" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:502" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:538" status="invalid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:542" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:548" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:556" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:579" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:592" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:607" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:649" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:661" status="invalid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:665" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:671" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:682" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:695" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:710" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:728" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:749" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:763" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:799" status="invalid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:803" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:809" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:817" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:840" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:853" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:868" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:911" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:923" status="invalid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:927" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:933" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:944" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:971" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:989" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1010" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1060" status="invalid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1064" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1078" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1101" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1114" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1129" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1172" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1184" status="invalid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1194" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1205" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1232" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1250" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1271" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1285" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1321" status="invalid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1325" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1362" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1375" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1390" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1433" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1445" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1449" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1455" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1466" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1493" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1511" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1546" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1582" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1586" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1592" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1600" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1624" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1637" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1652" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1694" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1710" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1716" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1727" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1755" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1773" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1793" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1809" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1846" status="invalid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1850" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1856" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1866" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1923" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1965" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1978" status="invalid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1982" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1988" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1999" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2028" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:2046" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2084" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2101" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:2121" status="invalid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:2125" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2131" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2141" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2167" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2182" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_4_100_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:33" status="warning" parentFunction="merlin_get_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:40" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:47" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:54" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:61" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:74" status="warning" parentFunction="merlin_set_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:80" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:87" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:94" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:101" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

