
*** Running vivado
    with args -log mips.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source mips.tcl -notrace
Command: synth_design -top mips -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34668
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IM' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-3876] $readmem data file 'D:/MyDownloads/MARS/lab8/memfile.bat' is read successfully [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/IM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/RF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RF' (3#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/RF.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6157] synthesizing module 'DEC' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/DEC.v:2]
INFO: [Synth 8-6157] synthesizing module 'RM_DEC' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/RM_DEC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RM_DEC' (5#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/RM_DEC.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_DEC' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/ALU_DEC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_DEC' (6#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/ALU_DEC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DEC' (7#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/DEC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DM' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/DM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DM' (8#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/DM.v:1]
INFO: [Synth 8-6157] synthesizing module 'COMP' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/COMP.v:1]
INFO: [Synth 8-6155] done synthesizing module 'COMP' (9#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/COMP.v:1]
INFO: [Synth 8-6157] synthesizing module 'extend' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/signextend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'extend' (10#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/signextend.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/MUX2.v:2]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (11#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/MUX2.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX2__parameterized0' [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/MUX2.v:2]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2__parameterized0' (11#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/MUX2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mips' (12#1) [E:/fpga_proj/lab8/lab8.srcs/sources_1/new/mips.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	  19 Input   17 Bit        Muxes := 1     
	  18 Input   17 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  19 Input    4 Bit        Muxes := 1     
	  18 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.996 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1123.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 16dfca9e
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1123.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga_proj/lab8/lab8.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 10:45:37 2024...
