Adrijean Andriahantenaina , Alain Greiner, Micro-Network for SoC: Implementation of a 32-Port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe, p.11128, March 03-07, 2003
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Cost considerations in network on chip, Integration, the VLSI Journal, v.38 n.1, p.19-42, October 2004[doi>10.1016/j.vlsi.2004.03.006]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M., and Lindqvist, D. 2000. Network on a chip: An architecture for billion transistor era. In Proceedings of the IEEE NorChip Conference. 166--173.
Jingcao Hu , Yangdong Deng , Radu Marculescu, System-Level Point-to-Point Communication Synthesis Using Floorplanning Information, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.573, January 07-11, 2002
Jingcao Hu , R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.551-562, November 2006[doi>10.1109/TCAD.2005.844106]
Kim, M., Kim, D., and Sobelman, G. E. 2005. MPEG-4 performance analysis for a CDMA network-on-chip. In Proceedings of the International Conference on Communications Circuits and Systems.
Hyung Gyu Lee , Kyungsoo Lee , Yongseok Choi , Naehyuck Chang, Cycle-Accurate Energy Measurement and Characterization of FPGAs, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.239-251, March     2005[doi>10.1007/s10470-005-6758-5]
Lee, K, Lee, S., Kim, S., Choi, H., Kim, D., Kim, S., Lee, M., and Yoo, H. 2004. A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform. In Proceedings of the International Solid-State Circuits Conference.
Jian Liang , Andrew Laffely , Sriram Srinivasan , Russell Tessier, An architecture and compiler for scalable on-chip communication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.711-726, July 2004[doi>10.1109/TVLSI.2004.830919]
Srinivasan Murali , Martijn Coenen , Andrei Radulescu , Kees Goossens , Giovanni De Micheli, Mapping and configuration methods for multi-use-case networks on chips, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118344]
Umit Y. Ogras , Radu Marculescu, Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach, Proceedings of the conference on Design, Automation and Test in Europe, p.352-357, March 07-11, 2005[doi>10.1109/DATE.2005.137]
Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084856]
Krishnan Srinivasan , Karam S. Chatha , Goran Konjevod, Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures, Proceedings of the IEEE International Conference on Computer Design, p.422-429, October 11-13, 2004
Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004[doi>10.1109/TVLSI.2003.820523]
Jiang Xu , Wayne Wolf , Joerg Henkel , Srimat Chakradhar , Tiehan Lv, A Case Study in Networks-on-Chip Design for Embedded Video, Proceedings of the conference on Design, automation and test in Europe, p.20770, February 16-20, 2004
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Wolkotte, P. T., Smit, G. J. M., Kavaldjiev, N., Becker, J. E., and Becker, J. 2005. Energy model of networks-on-chip and bus. In Proceedings of the International Symposium on System-on-Chip.
Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]
