[["Evaluation of a concurrent error detection method for microprogrammed control units.", ["A. Bailas", "Larry L. Kinney"], "http://doi.acm.org/10.1145/62504.62507"], ["Modeling the effects of instruction queue loading on a static instruction stream micro-architecture.", ["J. H. Jacobs", "Augustus K. Uht", "R. C. Ord"], "http://doi.acm.org/10.1145/62504.62509"], ["Trace selection for compiling large C application programs to microcode.", ["Pohua P. Chang", "Wen-mei W. Hwu"], "http://doi.acm.org/10.1145/62504.62511"], ["Flexible processors: a promising application-specific processor design approach.", ["Andrew Wolfe", "John Paul Shen"], "http://doi.acm.org/10.1145/62504.62512"], ["Implementing a Prolog machine with multiple functional units.", ["Ashok Singhal", "Yale N. Patt"], "http://doi.acm.org/10.1145/62504.62517"], ["The trap as a control flow mechanism.", ["J. A. Chandross", "H. V. Jagadish", "Abhaya Asthana"], "http://doi.acm.org/10.1145/62504.62527"], ["A microcoded real-time executive for numeric support nodes distributed within embedded networks.", ["James O. Bondi"], "http://doi.acm.org/10.1145/62504.62532"], ["Design of a testable RISC-to-CISC control architecture.", ["Yashwant K. Malaiya", "S. Feng"], "http://doi.acm.org/10.1145/62504.62534"], ["Hardware support for large atomic units in dynamically scheduled machines.", ["Stephen W. Melvin", "Michael Shebanow", "Yale N. Patt"], "http://doi.acm.org/10.1145/62504.62535"], ["Multiple instruction issue and single-chip processors.", ["Andrew R. Pleszkun", "Gurindar S. Sohi"], "http://doi.acm.org/10.1145/62504.62537"], ["On approximation algorithms for microcode bit minimization.", ["S. S. Ravi", "Dechang Gu"], "http://doi.acm.org/10.1145/62504.62538"], ["Mapping of micro data flow computations on parallel microarchitectures.", ["L. Shih", "Christos A. Papachristou"], "http://doi.acm.org/10.1145/62504.62540"], ["A high-speed hardware unit for a subset of logic resolution.", ["D. Wong"], "http://doi.acm.org/10.1145/62504.62542"], ["Control store implementation of a high performance VLSI CISC.", ["J. H. Chang", "H. H. Chao", "K. Lewis", "M. Holland"], "http://doi.acm.org/10.1145/62504.62543"], ["Efficient macro-code emulation in hardwired pipelined processors.", ["J. M. Mulder", "R. J. Portier", "A. Srivastava", "R. in t Velt"], "http://doi.acm.org/10.1145/62504.62544"], ["Data dependency graph bracing.", ["Vicki H. Allan"], "http://doi.acm.org/10.1145/62504.62670"], ["A new rapid prototyping firmware (RPF) tool.", ["Michael Andrews", "F. Lam"], "http://doi.acm.org/10.1145/62504.62671"], ["Organization of array data for concurrent memory access.", ["Mauricio Breternitz Jr.", "John Paul Shen"], "http://doi.acm.org/10.1145/62504.62672"], ["Microarchitecture modelling through ADL.", ["Edil S. Tavares Fernandes"], "http://doi.acm.org/10.1145/62504.62673"], ["A data-flow driven resource allocation in a retargetable microcode compiler.", ["Hartmut Feuerhahn"], "http://doi.acm.org/10.1145/62504.62674"], ["A microprogramming support tool for pipelined architectures.", ["S. Molnar", "M. C. Surles"], "http://doi.acm.org/10.1145/62504.62675"], ["Lazy data routing and greedy scheduling for application-specific signal processors.", ["Ken Rimey", "Paul N. Hilfinger"], "http://doi.acm.org/10.1145/62504.62676"], ["Global microcode compaction under timing constraints.", ["Bogong Su", "Jian Wang", "Jinshi Xia"], "http://doi.acm.org/10.1145/62504.62677"], ["Microprogramming in multiprocessor data acquisition system.", ["Sergio DAngelo", "L. Lisca", "A. Proserpio", "Giacomo R. Sechi"], "http://doi.acm.org/10.1145/62504.62513"], ["The proposal of a computing model for prototypes of microprogrammed machines solving complex problems.", ["E. Binaghi", "Gabriella Pasi", "Giacomo R. Sechi"], "http://doi.acm.org/10.1145/62504.62529"]]