# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog fifo_generator_v13_1_1  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog fifo_generator_v13_1_1  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/sim/coregen_fifo_32x128.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/Reorder.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/CounterClkGen.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/fifo_512x128.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/xilinx/src/FIFO.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PCIeHdrAlignSplit.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PicoStreamIn.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PicoStreamOut.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PIO_128_RX_ENGINE.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PIO_128_TX_ENGINE.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/StreamToPicoBus.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/TagFIFO.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog gtwizard_ultrascale_v1_5_4  "../../../M510_KU060_StreamLoopback128.ip_user_files/ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/gtwizard_ultrascale_v1_5_gthe3_channel.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gthe3_channel_wrapper.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/gtwizard_ultrascale_v1_5_gthe3_common.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gthe3_common_wrapper.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gtwizard_gthe3.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gtwizard_top.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_tph_tbl.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_lane.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_16k.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_rep_8k.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_req_8k.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gt_channel.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_pipeline.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_misc.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_init_ctrl.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gt_common.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_8k.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_rep.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_req.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_sync.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_cpl.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_sys_clk_gen.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_rst.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_txeq.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_clk.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_rxeq.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gtwizard_top.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_wrapper.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_wrapper.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_top.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_sync_cell.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_rxcdrhold.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_core_top.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/sim/pcie3_ultrascale_0.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/CardInfo32.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PIO_EP.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/Stream2PicoBus.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/SystemMonitor32.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/TestCounter32.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/xilinx/src/pcie3_7x_to_v1_6.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/pcie_app_v6.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/StreamWidthConversion.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/xilinx/src/xilinx_pcie_3_0_7vx.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../../StreamLoopback128.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/PicoFramework.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/UserWrapper.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/RGBBlink.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"
verilog xil_defaultlib  "../../../firmware/src/pcie_axi/Pico_Toplevel.v" --include "../../../firmware" --include "../../../firmware/src/pcie_axi"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
