module N_BIT_COMPARATOR(a, b, lt, gt, eq);
  parameter size = 16;
  input [size-1:0] a, b;
  output reg lt = 0, gt = 0, eq = 0;
  
  always @(a, b)
  begin
    lt = 0;
    gt = 0;
    eq = 0;
    
    if (a > b)
      gt = 1;
    else if (a < b)
      lt = 1;
    else
      eq = 1;
  end
endmodule



---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module N_BIT_COM_tb();
reg [15:0]a,b;
wire lt,gt,eq;
N_BIT_COMPARATOR DUT(a, b, lt, gt, eq);
initial
begin
a = 100;b = 101;
		#10 a=16'd97;b=16'd89;
		#10 a=16'd54;b=16'd97;
		#10 a=16'd331;b=16'd331;
		#10 $finish;
$finish;
end

endmodule
