/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_rave.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/24/12 4:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jan 23 14:23:47 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b2/bchp_xpt_rave.h $
 * 
 * Hydra_Software_Devel/1   1/24/12 4:49p katrep
 * SW7231-1:rdb header files for 7231B2
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_H__
#define BCHP_XPT_RAVE_H__

/***************************************************************************
 *XPT_RAVE - XPT RAV Control Registers
 ***************************************************************************/
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR       0x00a20000 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR        0x00a20004 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR        0x00a20008 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR         0x00a2000c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR       0x00a20010 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR  0x00a20014 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL 0x00a20018 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH           0x00a2001c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS          0x00a20020 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR       0x00a20024 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR        0x00a20028 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR        0x00a2002c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR         0x00a20030 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR       0x00a20034 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR  0x00a20038 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL 0x00a2003c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH           0x00a20040 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG        0x00a20044 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A         0x00a20048 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B         0x00a2004c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C         0x00a20050 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D         0x00a20054 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E         0x00a20058 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F         0x00a2005c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G         0x00a20060 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H         0x00a20064 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1        0x00a20068 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2        0x00a2006c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3        0x00a20070 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES   0x00a20074 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL       0x00a20078 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL   0x00a2007c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL      0x00a20080 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL    0x00a20084 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL 0x00a20088 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL       0x00a2008c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL   0x00a20090 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL      0x00a20094 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL    0x00a20098 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL 0x00a2009c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE  0x00a200a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID       0x00a200a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1              0x00a200a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS            0x00a200ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL            0x00a200b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG        0x00a200b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4        0x00a200b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR                0x00a200bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE           0x00a200c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX0_REC_TIMER              0x00a200c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE0             0x00a200c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE1             0x00a200cc /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2             0x00a200d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b            0x00a200d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE3             0x00a200d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_COUNT              0x00a200dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL       0x00a200e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX0_SC                     0x00a200e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5        0x00a200e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1             0x00a200ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2             0x00a200f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3             0x00a200f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG       0x00a200f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE 0x00a200fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20100 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR          0x00a20104 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS          0x00a20108 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS      0x00a2010c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS 0x00a20110 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20114 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4             0x00a20118 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5             0x00a2011c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR       0x00a20120 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR        0x00a20124 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR        0x00a20128 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR         0x00a2012c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR       0x00a20130 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR  0x00a20134 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL 0x00a20138 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH           0x00a2013c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS          0x00a20140 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR       0x00a20144 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR        0x00a20148 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR        0x00a2014c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR         0x00a20150 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR       0x00a20154 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR  0x00a20158 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL 0x00a2015c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH           0x00a20160 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG        0x00a20164 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A         0x00a20168 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B         0x00a2016c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C         0x00a20170 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D         0x00a20174 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E         0x00a20178 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F         0x00a2017c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G         0x00a20180 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H         0x00a20184 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1        0x00a20188 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2        0x00a2018c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3        0x00a20190 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES   0x00a20194 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL       0x00a20198 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL   0x00a2019c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL      0x00a201a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL    0x00a201a4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL 0x00a201a8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL       0x00a201ac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL   0x00a201b0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL      0x00a201b4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL    0x00a201b8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL 0x00a201bc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE  0x00a201c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID       0x00a201c4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1              0x00a201c8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS            0x00a201cc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL            0x00a201d0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG        0x00a201d4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4        0x00a201d8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR                0x00a201dc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE           0x00a201e0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX1_REC_TIMER              0x00a201e4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE0             0x00a201e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE1             0x00a201ec /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2             0x00a201f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b            0x00a201f4 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE3             0x00a201f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_COUNT              0x00a201fc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL       0x00a20200 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX1_SC                     0x00a20204 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5        0x00a20208 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1             0x00a2020c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2             0x00a20210 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3             0x00a20214 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG       0x00a20218 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2021c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20220 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR          0x00a20224 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS          0x00a20228 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS      0x00a2022c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS 0x00a20230 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20234 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4             0x00a20238 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5             0x00a2023c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR       0x00a20240 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR        0x00a20244 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR        0x00a20248 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR         0x00a2024c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR       0x00a20250 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR  0x00a20254 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL 0x00a20258 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH           0x00a2025c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS          0x00a20260 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR       0x00a20264 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR        0x00a20268 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR        0x00a2026c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR         0x00a20270 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR       0x00a20274 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR  0x00a20278 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL 0x00a2027c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH           0x00a20280 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG        0x00a20284 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A         0x00a20288 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B         0x00a2028c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C         0x00a20290 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D         0x00a20294 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E         0x00a20298 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F         0x00a2029c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G         0x00a202a0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H         0x00a202a4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1        0x00a202a8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2        0x00a202ac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3        0x00a202b0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES   0x00a202b4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL       0x00a202b8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL   0x00a202bc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL      0x00a202c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL    0x00a202c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL 0x00a202c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL       0x00a202cc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL   0x00a202d0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL      0x00a202d4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL    0x00a202d8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL 0x00a202dc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE  0x00a202e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID       0x00a202e4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1              0x00a202e8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS            0x00a202ec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL            0x00a202f0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG        0x00a202f4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4        0x00a202f8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR                0x00a202fc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE           0x00a20300 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX2_REC_TIMER              0x00a20304 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE0             0x00a20308 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE1             0x00a2030c /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2             0x00a20310 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b            0x00a20314 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE3             0x00a20318 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_COUNT              0x00a2031c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL       0x00a20320 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX2_SC                     0x00a20324 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5        0x00a20328 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1             0x00a2032c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2             0x00a20330 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3             0x00a20334 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG       0x00a20338 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2033c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20340 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR          0x00a20344 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS          0x00a20348 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS      0x00a2034c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS 0x00a20350 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20354 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4             0x00a20358 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5             0x00a2035c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR       0x00a20360 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR        0x00a20364 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR        0x00a20368 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR         0x00a2036c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR       0x00a20370 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR  0x00a20374 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL 0x00a20378 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH           0x00a2037c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS          0x00a20380 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR       0x00a20384 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR        0x00a20388 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR        0x00a2038c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR         0x00a20390 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR       0x00a20394 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR  0x00a20398 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL 0x00a2039c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH           0x00a203a0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG        0x00a203a4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A         0x00a203a8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B         0x00a203ac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C         0x00a203b0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D         0x00a203b4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E         0x00a203b8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F         0x00a203bc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G         0x00a203c0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H         0x00a203c4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1        0x00a203c8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2        0x00a203cc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3        0x00a203d0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES   0x00a203d4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL       0x00a203d8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL   0x00a203dc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL      0x00a203e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL    0x00a203e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL 0x00a203e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL       0x00a203ec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL   0x00a203f0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL      0x00a203f4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL    0x00a203f8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL 0x00a203fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE  0x00a20400 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID       0x00a20404 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1              0x00a20408 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS            0x00a2040c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL            0x00a20410 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG        0x00a20414 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4        0x00a20418 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR                0x00a2041c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE           0x00a20420 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX3_REC_TIMER              0x00a20424 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE0             0x00a20428 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE1             0x00a2042c /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2             0x00a20430 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b            0x00a20434 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE3             0x00a20438 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_COUNT              0x00a2043c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL       0x00a20440 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX3_SC                     0x00a20444 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5        0x00a20448 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1             0x00a2044c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2             0x00a20450 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3             0x00a20454 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG       0x00a20458 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2045c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20460 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR          0x00a20464 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS          0x00a20468 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS      0x00a2046c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS 0x00a20470 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20474 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4             0x00a20478 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5             0x00a2047c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR       0x00a20480 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR        0x00a20484 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR        0x00a20488 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR         0x00a2048c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR       0x00a20490 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR  0x00a20494 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL 0x00a20498 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH           0x00a2049c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS          0x00a204a0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR       0x00a204a4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR        0x00a204a8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR        0x00a204ac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR         0x00a204b0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR       0x00a204b4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR  0x00a204b8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL 0x00a204bc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH           0x00a204c0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG        0x00a204c4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A         0x00a204c8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B         0x00a204cc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C         0x00a204d0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D         0x00a204d4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E         0x00a204d8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F         0x00a204dc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G         0x00a204e0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H         0x00a204e4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1        0x00a204e8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2        0x00a204ec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3        0x00a204f0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES   0x00a204f4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL       0x00a204f8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL   0x00a204fc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL      0x00a20500 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL    0x00a20504 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL 0x00a20508 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL       0x00a2050c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL   0x00a20510 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL      0x00a20514 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL    0x00a20518 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL 0x00a2051c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE  0x00a20520 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID       0x00a20524 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1              0x00a20528 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS            0x00a2052c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL            0x00a20530 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG        0x00a20534 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4        0x00a20538 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR                0x00a2053c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE           0x00a20540 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX4_REC_TIMER              0x00a20544 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE0             0x00a20548 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE1             0x00a2054c /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2             0x00a20550 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b            0x00a20554 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE3             0x00a20558 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_COUNT              0x00a2055c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL       0x00a20560 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX4_SC                     0x00a20564 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5        0x00a20568 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1             0x00a2056c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2             0x00a20570 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3             0x00a20574 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG       0x00a20578 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2057c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20580 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR          0x00a20584 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS          0x00a20588 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS      0x00a2058c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS 0x00a20590 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20594 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4             0x00a20598 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5             0x00a2059c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR       0x00a205a0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR        0x00a205a4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR        0x00a205a8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR         0x00a205ac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR       0x00a205b0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR  0x00a205b4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL 0x00a205b8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH           0x00a205bc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS          0x00a205c0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR       0x00a205c4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR        0x00a205c8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR        0x00a205cc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR         0x00a205d0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR       0x00a205d4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR  0x00a205d8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL 0x00a205dc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH           0x00a205e0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG        0x00a205e4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A         0x00a205e8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B         0x00a205ec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C         0x00a205f0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D         0x00a205f4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E         0x00a205f8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F         0x00a205fc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G         0x00a20600 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H         0x00a20604 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1        0x00a20608 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2        0x00a2060c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3        0x00a20610 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES   0x00a20614 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL       0x00a20618 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL   0x00a2061c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL      0x00a20620 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL    0x00a20624 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL 0x00a20628 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL       0x00a2062c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL   0x00a20630 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL      0x00a20634 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL    0x00a20638 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL 0x00a2063c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE  0x00a20640 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID       0x00a20644 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1              0x00a20648 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS            0x00a2064c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL            0x00a20650 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG        0x00a20654 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4        0x00a20658 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR                0x00a2065c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE           0x00a20660 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX5_REC_TIMER              0x00a20664 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE0             0x00a20668 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE1             0x00a2066c /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2             0x00a20670 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b            0x00a20674 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE3             0x00a20678 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_COUNT              0x00a2067c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL       0x00a20680 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX5_SC                     0x00a20684 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5        0x00a20688 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1             0x00a2068c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2             0x00a20690 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3             0x00a20694 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG       0x00a20698 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2069c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT 0x00a206a0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR          0x00a206a4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS          0x00a206a8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS      0x00a206ac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS 0x00a206b0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a206b4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4             0x00a206b8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5             0x00a206bc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR       0x00a206c0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR        0x00a206c4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR        0x00a206c8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR         0x00a206cc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR       0x00a206d0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR  0x00a206d4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL 0x00a206d8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH           0x00a206dc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS          0x00a206e0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR       0x00a206e4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR        0x00a206e8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR        0x00a206ec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR         0x00a206f0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR       0x00a206f4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR  0x00a206f8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL 0x00a206fc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH           0x00a20700 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG        0x00a20704 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A         0x00a20708 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B         0x00a2070c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C         0x00a20710 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D         0x00a20714 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E         0x00a20718 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F         0x00a2071c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G         0x00a20720 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H         0x00a20724 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1        0x00a20728 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2        0x00a2072c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3        0x00a20730 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES   0x00a20734 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL       0x00a20738 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL   0x00a2073c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL      0x00a20740 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL    0x00a20744 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL 0x00a20748 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL       0x00a2074c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL   0x00a20750 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL      0x00a20754 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL    0x00a20758 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL 0x00a2075c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE  0x00a20760 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID       0x00a20764 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1              0x00a20768 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS            0x00a2076c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL            0x00a20770 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG        0x00a20774 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4        0x00a20778 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR                0x00a2077c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE           0x00a20780 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX6_REC_TIMER              0x00a20784 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE0             0x00a20788 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE1             0x00a2078c /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2             0x00a20790 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b            0x00a20794 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE3             0x00a20798 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_COUNT              0x00a2079c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL       0x00a207a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX6_SC                     0x00a207a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5        0x00a207a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1             0x00a207ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2             0x00a207b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3             0x00a207b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG       0x00a207b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE 0x00a207bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT 0x00a207c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR          0x00a207c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS          0x00a207c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS      0x00a207cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS 0x00a207d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a207d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4             0x00a207d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5             0x00a207dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR       0x00a207e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR        0x00a207e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR        0x00a207e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR         0x00a207ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR       0x00a207f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR  0x00a207f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL 0x00a207f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH           0x00a207fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS          0x00a20800 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR       0x00a20804 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR        0x00a20808 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR        0x00a2080c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR         0x00a20810 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR       0x00a20814 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR  0x00a20818 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL 0x00a2081c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH           0x00a20820 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG        0x00a20824 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A         0x00a20828 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B         0x00a2082c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C         0x00a20830 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D         0x00a20834 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E         0x00a20838 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F         0x00a2083c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G         0x00a20840 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H         0x00a20844 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1        0x00a20848 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2        0x00a2084c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3        0x00a20850 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES   0x00a20854 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL       0x00a20858 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL   0x00a2085c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL      0x00a20860 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL    0x00a20864 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL 0x00a20868 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL       0x00a2086c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL   0x00a20870 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL      0x00a20874 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL    0x00a20878 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL 0x00a2087c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE  0x00a20880 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID       0x00a20884 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1              0x00a20888 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS            0x00a2088c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL            0x00a20890 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG        0x00a20894 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4        0x00a20898 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR                0x00a2089c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE           0x00a208a0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX7_REC_TIMER              0x00a208a4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE0             0x00a208a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE1             0x00a208ac /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2             0x00a208b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b            0x00a208b4 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE3             0x00a208b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_COUNT              0x00a208bc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL       0x00a208c0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX7_SC                     0x00a208c4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5        0x00a208c8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1             0x00a208cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2             0x00a208d0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3             0x00a208d4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG       0x00a208d8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE 0x00a208dc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT 0x00a208e0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR          0x00a208e4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS          0x00a208e8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS      0x00a208ec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS 0x00a208f0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a208f4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4             0x00a208f8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5             0x00a208fc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR       0x00a20900 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR        0x00a20904 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR        0x00a20908 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR         0x00a2090c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR       0x00a20910 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR  0x00a20914 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL 0x00a20918 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH           0x00a2091c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS          0x00a20920 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR       0x00a20924 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR        0x00a20928 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR        0x00a2092c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR         0x00a20930 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR       0x00a20934 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR  0x00a20938 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL 0x00a2093c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH           0x00a20940 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG        0x00a20944 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A         0x00a20948 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B         0x00a2094c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C         0x00a20950 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D         0x00a20954 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E         0x00a20958 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F         0x00a2095c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G         0x00a20960 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H         0x00a20964 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1        0x00a20968 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2        0x00a2096c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3        0x00a20970 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES   0x00a20974 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL       0x00a20978 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL   0x00a2097c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL      0x00a20980 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL    0x00a20984 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL 0x00a20988 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL       0x00a2098c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL   0x00a20990 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL      0x00a20994 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL    0x00a20998 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL 0x00a2099c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE  0x00a209a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID       0x00a209a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1              0x00a209a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS            0x00a209ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL            0x00a209b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG        0x00a209b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4        0x00a209b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR                0x00a209bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE           0x00a209c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX8_REC_TIMER              0x00a209c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE0             0x00a209c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE1             0x00a209cc /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2             0x00a209d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b            0x00a209d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE3             0x00a209d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_COUNT              0x00a209dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL       0x00a209e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX8_SC                     0x00a209e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5        0x00a209e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1             0x00a209ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2             0x00a209f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3             0x00a209f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG       0x00a209f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE 0x00a209fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20a00 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR          0x00a20a04 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS          0x00a20a08 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS      0x00a20a0c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS 0x00a20a10 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20a14 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4             0x00a20a18 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5             0x00a20a1c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR       0x00a20a20 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR        0x00a20a24 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR        0x00a20a28 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR         0x00a20a2c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR       0x00a20a30 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR  0x00a20a34 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL 0x00a20a38 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH           0x00a20a3c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS          0x00a20a40 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR       0x00a20a44 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR        0x00a20a48 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR        0x00a20a4c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR         0x00a20a50 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR       0x00a20a54 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR  0x00a20a58 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL 0x00a20a5c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH           0x00a20a60 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG        0x00a20a64 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A         0x00a20a68 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B         0x00a20a6c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C         0x00a20a70 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D         0x00a20a74 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E         0x00a20a78 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F         0x00a20a7c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G         0x00a20a80 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H         0x00a20a84 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1        0x00a20a88 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2        0x00a20a8c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3        0x00a20a90 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES   0x00a20a94 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL       0x00a20a98 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL   0x00a20a9c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL      0x00a20aa0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL    0x00a20aa4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL 0x00a20aa8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL       0x00a20aac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL   0x00a20ab0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL      0x00a20ab4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL    0x00a20ab8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL 0x00a20abc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE  0x00a20ac0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID       0x00a20ac4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1              0x00a20ac8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS            0x00a20acc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL            0x00a20ad0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG        0x00a20ad4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4        0x00a20ad8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR                0x00a20adc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE           0x00a20ae0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX9_REC_TIMER              0x00a20ae4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE0             0x00a20ae8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE1             0x00a20aec /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2             0x00a20af0 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b            0x00a20af4 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE3             0x00a20af8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_COUNT              0x00a20afc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL       0x00a20b00 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX9_SC                     0x00a20b04 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5        0x00a20b08 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1             0x00a20b0c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2             0x00a20b10 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3             0x00a20b14 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG       0x00a20b18 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE 0x00a20b1c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20b20 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR          0x00a20b24 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS          0x00a20b28 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS      0x00a20b2c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS 0x00a20b30 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20b34 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4             0x00a20b38 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5             0x00a20b3c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR      0x00a20b40 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR       0x00a20b44 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR       0x00a20b48 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR        0x00a20b4c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR      0x00a20b50 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR 0x00a20b54 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL 0x00a20b58 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH          0x00a20b5c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS         0x00a20b60 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR      0x00a20b64 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR       0x00a20b68 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR       0x00a20b6c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR        0x00a20b70 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR      0x00a20b74 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR 0x00a20b78 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL 0x00a20b7c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH          0x00a20b80 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG       0x00a20b84 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A        0x00a20b88 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B        0x00a20b8c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C        0x00a20b90 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D        0x00a20b94 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E        0x00a20b98 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F        0x00a20b9c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G        0x00a20ba0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H        0x00a20ba4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1       0x00a20ba8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2       0x00a20bac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3       0x00a20bb0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES  0x00a20bb4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL      0x00a20bb8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL  0x00a20bbc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL     0x00a20bc0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL   0x00a20bc4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL 0x00a20bc8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL      0x00a20bcc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL  0x00a20bd0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL     0x00a20bd4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL   0x00a20bd8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL 0x00a20bdc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE 0x00a20be0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID      0x00a20be4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1             0x00a20be8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS           0x00a20bec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL           0x00a20bf0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG       0x00a20bf4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4       0x00a20bf8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR               0x00a20bfc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE          0x00a20c00 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX10_REC_TIMER             0x00a20c04 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE0            0x00a20c08 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE1            0x00a20c0c /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2            0x00a20c10 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b           0x00a20c14 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE3            0x00a20c18 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_COUNT             0x00a20c1c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL      0x00a20c20 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX10_SC                    0x00a20c24 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5       0x00a20c28 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1            0x00a20c2c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2            0x00a20c30 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3            0x00a20c34 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG      0x00a20c38 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE 0x00a20c3c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20c40 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR         0x00a20c44 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS         0x00a20c48 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS     0x00a20c4c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS 0x00a20c50 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20c54 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4            0x00a20c58 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5            0x00a20c5c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR      0x00a20c60 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR       0x00a20c64 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR       0x00a20c68 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR        0x00a20c6c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR      0x00a20c70 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR 0x00a20c74 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL 0x00a20c78 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH          0x00a20c7c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS         0x00a20c80 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR      0x00a20c84 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR       0x00a20c88 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR       0x00a20c8c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR        0x00a20c90 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR      0x00a20c94 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR 0x00a20c98 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL 0x00a20c9c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH          0x00a20ca0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG       0x00a20ca4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A        0x00a20ca8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B        0x00a20cac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C        0x00a20cb0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D        0x00a20cb4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E        0x00a20cb8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F        0x00a20cbc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G        0x00a20cc0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H        0x00a20cc4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1       0x00a20cc8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2       0x00a20ccc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3       0x00a20cd0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES  0x00a20cd4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL      0x00a20cd8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL  0x00a20cdc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL     0x00a20ce0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL   0x00a20ce4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL 0x00a20ce8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL      0x00a20cec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL  0x00a20cf0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL     0x00a20cf4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL   0x00a20cf8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL 0x00a20cfc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE 0x00a20d00 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID      0x00a20d04 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1             0x00a20d08 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS           0x00a20d0c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL           0x00a20d10 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG       0x00a20d14 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4       0x00a20d18 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR               0x00a20d1c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE          0x00a20d20 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX11_REC_TIMER             0x00a20d24 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE0            0x00a20d28 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE1            0x00a20d2c /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2            0x00a20d30 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b           0x00a20d34 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE3            0x00a20d38 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_COUNT             0x00a20d3c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL      0x00a20d40 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX11_SC                    0x00a20d44 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5       0x00a20d48 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1            0x00a20d4c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2            0x00a20d50 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3            0x00a20d54 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG      0x00a20d58 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE 0x00a20d5c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20d60 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR         0x00a20d64 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS         0x00a20d68 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS     0x00a20d6c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS 0x00a20d70 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20d74 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4            0x00a20d78 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5            0x00a20d7c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR      0x00a20d80 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR       0x00a20d84 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR       0x00a20d88 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR        0x00a20d8c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR      0x00a20d90 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR 0x00a20d94 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL 0x00a20d98 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH          0x00a20d9c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS         0x00a20da0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR      0x00a20da4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR       0x00a20da8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR       0x00a20dac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR        0x00a20db0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR      0x00a20db4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR 0x00a20db8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL 0x00a20dbc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH          0x00a20dc0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG       0x00a20dc4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A        0x00a20dc8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B        0x00a20dcc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C        0x00a20dd0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D        0x00a20dd4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E        0x00a20dd8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F        0x00a20ddc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G        0x00a20de0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H        0x00a20de4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1       0x00a20de8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2       0x00a20dec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3       0x00a20df0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES  0x00a20df4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL      0x00a20df8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL  0x00a20dfc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL     0x00a20e00 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL   0x00a20e04 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL 0x00a20e08 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL      0x00a20e0c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL  0x00a20e10 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL     0x00a20e14 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL   0x00a20e18 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL 0x00a20e1c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE 0x00a20e20 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID      0x00a20e24 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1             0x00a20e28 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS           0x00a20e2c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL           0x00a20e30 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG       0x00a20e34 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4       0x00a20e38 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR               0x00a20e3c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE          0x00a20e40 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX12_REC_TIMER             0x00a20e44 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE0            0x00a20e48 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE1            0x00a20e4c /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2            0x00a20e50 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b           0x00a20e54 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE3            0x00a20e58 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_COUNT             0x00a20e5c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL      0x00a20e60 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX12_SC                    0x00a20e64 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5       0x00a20e68 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1            0x00a20e6c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2            0x00a20e70 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3            0x00a20e74 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG      0x00a20e78 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE 0x00a20e7c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20e80 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR         0x00a20e84 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS         0x00a20e88 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS     0x00a20e8c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS 0x00a20e90 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20e94 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4            0x00a20e98 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5            0x00a20e9c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR      0x00a20ea0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR       0x00a20ea4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR       0x00a20ea8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR        0x00a20eac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR      0x00a20eb0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR 0x00a20eb4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL 0x00a20eb8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH          0x00a20ebc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS         0x00a20ec0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR      0x00a20ec4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR       0x00a20ec8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR       0x00a20ecc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR        0x00a20ed0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR      0x00a20ed4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR 0x00a20ed8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL 0x00a20edc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH          0x00a20ee0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG       0x00a20ee4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A        0x00a20ee8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B        0x00a20eec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C        0x00a20ef0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D        0x00a20ef4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E        0x00a20ef8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F        0x00a20efc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G        0x00a20f00 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H        0x00a20f04 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1       0x00a20f08 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2       0x00a20f0c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3       0x00a20f10 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES  0x00a20f14 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL      0x00a20f18 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL  0x00a20f1c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL     0x00a20f20 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL   0x00a20f24 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL 0x00a20f28 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL      0x00a20f2c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL  0x00a20f30 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL     0x00a20f34 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL   0x00a20f38 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL 0x00a20f3c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE 0x00a20f40 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID      0x00a20f44 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1             0x00a20f48 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS           0x00a20f4c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL           0x00a20f50 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG       0x00a20f54 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4       0x00a20f58 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR               0x00a20f5c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE          0x00a20f60 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX13_REC_TIMER             0x00a20f64 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE0            0x00a20f68 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE1            0x00a20f6c /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2            0x00a20f70 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b           0x00a20f74 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE3            0x00a20f78 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_COUNT             0x00a20f7c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL      0x00a20f80 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX13_SC                    0x00a20f84 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5       0x00a20f88 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1            0x00a20f8c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2            0x00a20f90 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3            0x00a20f94 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG      0x00a20f98 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE 0x00a20f9c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT 0x00a20fa0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR         0x00a20fa4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS         0x00a20fa8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS     0x00a20fac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS 0x00a20fb0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a20fb4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4            0x00a20fb8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5            0x00a20fbc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR      0x00a20fc0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR       0x00a20fc4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR       0x00a20fc8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR        0x00a20fcc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR      0x00a20fd0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR 0x00a20fd4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL 0x00a20fd8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH          0x00a20fdc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS         0x00a20fe0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR      0x00a20fe4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR       0x00a20fe8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR       0x00a20fec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR        0x00a20ff0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR      0x00a20ff4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR 0x00a20ff8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL 0x00a20ffc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH          0x00a21000 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG       0x00a21004 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A        0x00a21008 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B        0x00a2100c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C        0x00a21010 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D        0x00a21014 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E        0x00a21018 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F        0x00a2101c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G        0x00a21020 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H        0x00a21024 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1       0x00a21028 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2       0x00a2102c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3       0x00a21030 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES  0x00a21034 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL      0x00a21038 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL  0x00a2103c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL     0x00a21040 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL   0x00a21044 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL 0x00a21048 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL      0x00a2104c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL  0x00a21050 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL     0x00a21054 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL   0x00a21058 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL 0x00a2105c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE 0x00a21060 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID      0x00a21064 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1             0x00a21068 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS           0x00a2106c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL           0x00a21070 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG       0x00a21074 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4       0x00a21078 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR               0x00a2107c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE          0x00a21080 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX14_REC_TIMER             0x00a21084 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE0            0x00a21088 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE1            0x00a2108c /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2            0x00a21090 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b           0x00a21094 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE3            0x00a21098 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_COUNT             0x00a2109c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL      0x00a210a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX14_SC                    0x00a210a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5       0x00a210a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1            0x00a210ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2            0x00a210b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3            0x00a210b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG      0x00a210b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE 0x00a210bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT 0x00a210c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR         0x00a210c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS         0x00a210c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS     0x00a210cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS 0x00a210d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a210d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4            0x00a210d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5            0x00a210dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR      0x00a210e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR       0x00a210e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR       0x00a210e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR        0x00a210ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR      0x00a210f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR 0x00a210f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL 0x00a210f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH          0x00a210fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS         0x00a21100 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR      0x00a21104 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR       0x00a21108 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR       0x00a2110c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR        0x00a21110 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR      0x00a21114 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR 0x00a21118 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL 0x00a2111c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH          0x00a21120 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG       0x00a21124 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A        0x00a21128 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B        0x00a2112c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C        0x00a21130 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D        0x00a21134 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E        0x00a21138 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F        0x00a2113c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G        0x00a21140 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H        0x00a21144 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1       0x00a21148 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2       0x00a2114c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3       0x00a21150 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES  0x00a21154 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL      0x00a21158 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL  0x00a2115c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL     0x00a21160 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL   0x00a21164 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL 0x00a21168 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL      0x00a2116c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL  0x00a21170 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL     0x00a21174 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL   0x00a21178 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL 0x00a2117c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE 0x00a21180 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID      0x00a21184 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1             0x00a21188 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS           0x00a2118c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL           0x00a21190 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG       0x00a21194 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4       0x00a21198 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR               0x00a2119c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE          0x00a211a0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX15_REC_TIMER             0x00a211a4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE0            0x00a211a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE1            0x00a211ac /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2            0x00a211b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b           0x00a211b4 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE3            0x00a211b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_COUNT             0x00a211bc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL      0x00a211c0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX15_SC                    0x00a211c4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5       0x00a211c8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1            0x00a211cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2            0x00a211d0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3            0x00a211d4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG      0x00a211d8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE 0x00a211dc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT 0x00a211e0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR         0x00a211e4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS         0x00a211e8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS     0x00a211ec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS 0x00a211f0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a211f4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4            0x00a211f8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5            0x00a211fc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR      0x00a21200 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR       0x00a21204 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR       0x00a21208 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR        0x00a2120c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR      0x00a21210 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR 0x00a21214 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL 0x00a21218 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH          0x00a2121c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS         0x00a21220 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR      0x00a21224 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR       0x00a21228 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR       0x00a2122c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR        0x00a21230 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR      0x00a21234 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR 0x00a21238 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL 0x00a2123c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH          0x00a21240 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG       0x00a21244 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A        0x00a21248 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B        0x00a2124c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C        0x00a21250 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D        0x00a21254 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E        0x00a21258 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F        0x00a2125c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G        0x00a21260 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H        0x00a21264 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1       0x00a21268 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2       0x00a2126c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3       0x00a21270 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES  0x00a21274 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL      0x00a21278 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL  0x00a2127c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL     0x00a21280 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL   0x00a21284 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL 0x00a21288 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL      0x00a2128c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL  0x00a21290 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL     0x00a21294 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL   0x00a21298 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL 0x00a2129c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE 0x00a212a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID      0x00a212a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1             0x00a212a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS           0x00a212ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL           0x00a212b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG       0x00a212b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4       0x00a212b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR               0x00a212bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE          0x00a212c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX16_REC_TIMER             0x00a212c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE0            0x00a212c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE1            0x00a212cc /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2            0x00a212d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b           0x00a212d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE3            0x00a212d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_COUNT             0x00a212dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL      0x00a212e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX16_SC                    0x00a212e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5       0x00a212e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1            0x00a212ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2            0x00a212f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3            0x00a212f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG      0x00a212f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE 0x00a212fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21300 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR         0x00a21304 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS         0x00a21308 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS     0x00a2130c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS 0x00a21310 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21314 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4            0x00a21318 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5            0x00a2131c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR      0x00a21320 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR       0x00a21324 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR       0x00a21328 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR        0x00a2132c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR      0x00a21330 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR 0x00a21334 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL 0x00a21338 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH          0x00a2133c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS         0x00a21340 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR      0x00a21344 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR       0x00a21348 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR       0x00a2134c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR        0x00a21350 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR      0x00a21354 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR 0x00a21358 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL 0x00a2135c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH          0x00a21360 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG       0x00a21364 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A        0x00a21368 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B        0x00a2136c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C        0x00a21370 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D        0x00a21374 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E        0x00a21378 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F        0x00a2137c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G        0x00a21380 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H        0x00a21384 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1       0x00a21388 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2       0x00a2138c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3       0x00a21390 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES  0x00a21394 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL      0x00a21398 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL  0x00a2139c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL     0x00a213a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL   0x00a213a4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL 0x00a213a8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL      0x00a213ac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL  0x00a213b0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL     0x00a213b4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL   0x00a213b8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL 0x00a213bc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE 0x00a213c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID      0x00a213c4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1             0x00a213c8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS           0x00a213cc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL           0x00a213d0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG       0x00a213d4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4       0x00a213d8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR               0x00a213dc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE          0x00a213e0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX17_REC_TIMER             0x00a213e4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE0            0x00a213e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE1            0x00a213ec /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2            0x00a213f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b           0x00a213f4 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE3            0x00a213f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_COUNT             0x00a213fc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL      0x00a21400 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX17_SC                    0x00a21404 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5       0x00a21408 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1            0x00a2140c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2            0x00a21410 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3            0x00a21414 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG      0x00a21418 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2141c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21420 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR         0x00a21424 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS         0x00a21428 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS     0x00a2142c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS 0x00a21430 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21434 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4            0x00a21438 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5            0x00a2143c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR      0x00a21440 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR       0x00a21444 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR       0x00a21448 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR        0x00a2144c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR      0x00a21450 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR 0x00a21454 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL 0x00a21458 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH          0x00a2145c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS         0x00a21460 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR      0x00a21464 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR       0x00a21468 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR       0x00a2146c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR        0x00a21470 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR      0x00a21474 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR 0x00a21478 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL 0x00a2147c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH          0x00a21480 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG       0x00a21484 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A        0x00a21488 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B        0x00a2148c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C        0x00a21490 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D        0x00a21494 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E        0x00a21498 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F        0x00a2149c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G        0x00a214a0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H        0x00a214a4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1       0x00a214a8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2       0x00a214ac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3       0x00a214b0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES  0x00a214b4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL      0x00a214b8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL  0x00a214bc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL     0x00a214c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL   0x00a214c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL 0x00a214c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL      0x00a214cc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL  0x00a214d0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL     0x00a214d4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL   0x00a214d8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL 0x00a214dc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE 0x00a214e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID      0x00a214e4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1             0x00a214e8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS           0x00a214ec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL           0x00a214f0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG       0x00a214f4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4       0x00a214f8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR               0x00a214fc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE          0x00a21500 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX18_REC_TIMER             0x00a21504 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE0            0x00a21508 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE1            0x00a2150c /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2            0x00a21510 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b           0x00a21514 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE3            0x00a21518 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_COUNT             0x00a2151c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL      0x00a21520 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX18_SC                    0x00a21524 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5       0x00a21528 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1            0x00a2152c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2            0x00a21530 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3            0x00a21534 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG      0x00a21538 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2153c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21540 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR         0x00a21544 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS         0x00a21548 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS     0x00a2154c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS 0x00a21550 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21554 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4            0x00a21558 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5            0x00a2155c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR      0x00a21560 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR       0x00a21564 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR       0x00a21568 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR        0x00a2156c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR      0x00a21570 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR 0x00a21574 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL 0x00a21578 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH          0x00a2157c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS         0x00a21580 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR      0x00a21584 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR       0x00a21588 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR       0x00a2158c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR        0x00a21590 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR      0x00a21594 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR 0x00a21598 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL 0x00a2159c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH          0x00a215a0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG       0x00a215a4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A        0x00a215a8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B        0x00a215ac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C        0x00a215b0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D        0x00a215b4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E        0x00a215b8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F        0x00a215bc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G        0x00a215c0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H        0x00a215c4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1       0x00a215c8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2       0x00a215cc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3       0x00a215d0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES  0x00a215d4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL      0x00a215d8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL  0x00a215dc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL     0x00a215e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL   0x00a215e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL 0x00a215e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL      0x00a215ec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL  0x00a215f0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL     0x00a215f4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL   0x00a215f8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL 0x00a215fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE 0x00a21600 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID      0x00a21604 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1             0x00a21608 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS           0x00a2160c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL           0x00a21610 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG       0x00a21614 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4       0x00a21618 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR               0x00a2161c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE          0x00a21620 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX19_REC_TIMER             0x00a21624 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE0            0x00a21628 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE1            0x00a2162c /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2            0x00a21630 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b           0x00a21634 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE3            0x00a21638 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_COUNT             0x00a2163c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL      0x00a21640 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX19_SC                    0x00a21644 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5       0x00a21648 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1            0x00a2164c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2            0x00a21650 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3            0x00a21654 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG      0x00a21658 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2165c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21660 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR         0x00a21664 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS         0x00a21668 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS     0x00a2166c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS 0x00a21670 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21674 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4            0x00a21678 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5            0x00a2167c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR      0x00a21680 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR       0x00a21684 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR       0x00a21688 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR        0x00a2168c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR      0x00a21690 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR 0x00a21694 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL 0x00a21698 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH          0x00a2169c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS         0x00a216a0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR      0x00a216a4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR       0x00a216a8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR       0x00a216ac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR        0x00a216b0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR      0x00a216b4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR 0x00a216b8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL 0x00a216bc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH          0x00a216c0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG       0x00a216c4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A        0x00a216c8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B        0x00a216cc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C        0x00a216d0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D        0x00a216d4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E        0x00a216d8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F        0x00a216dc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G        0x00a216e0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H        0x00a216e4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1       0x00a216e8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2       0x00a216ec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3       0x00a216f0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES  0x00a216f4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL      0x00a216f8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL  0x00a216fc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL     0x00a21700 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL   0x00a21704 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL 0x00a21708 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL      0x00a2170c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL  0x00a21710 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL     0x00a21714 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL   0x00a21718 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL 0x00a2171c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE 0x00a21720 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID      0x00a21724 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1             0x00a21728 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS           0x00a2172c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL           0x00a21730 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG       0x00a21734 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4       0x00a21738 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR               0x00a2173c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE          0x00a21740 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX20_REC_TIMER             0x00a21744 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE0            0x00a21748 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE1            0x00a2174c /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2            0x00a21750 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b           0x00a21754 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE3            0x00a21758 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_COUNT             0x00a2175c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL      0x00a21760 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX20_SC                    0x00a21764 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5       0x00a21768 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1            0x00a2176c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2            0x00a21770 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3            0x00a21774 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG      0x00a21778 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2177c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21780 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR         0x00a21784 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS         0x00a21788 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS     0x00a2178c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS 0x00a21790 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21794 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4            0x00a21798 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5            0x00a2179c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR      0x00a217a0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR       0x00a217a4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR       0x00a217a8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR        0x00a217ac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR      0x00a217b0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR 0x00a217b4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL 0x00a217b8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH          0x00a217bc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS         0x00a217c0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR      0x00a217c4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR       0x00a217c8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR       0x00a217cc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR        0x00a217d0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR      0x00a217d4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR 0x00a217d8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL 0x00a217dc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH          0x00a217e0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG       0x00a217e4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A        0x00a217e8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B        0x00a217ec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C        0x00a217f0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D        0x00a217f4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E        0x00a217f8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F        0x00a217fc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G        0x00a21800 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H        0x00a21804 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1       0x00a21808 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2       0x00a2180c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3       0x00a21810 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES  0x00a21814 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL      0x00a21818 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL  0x00a2181c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL     0x00a21820 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL   0x00a21824 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL 0x00a21828 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL      0x00a2182c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL  0x00a21830 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL     0x00a21834 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL   0x00a21838 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL 0x00a2183c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE 0x00a21840 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID      0x00a21844 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1             0x00a21848 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS           0x00a2184c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL           0x00a21850 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG       0x00a21854 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4       0x00a21858 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR               0x00a2185c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE          0x00a21860 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX21_REC_TIMER             0x00a21864 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE0            0x00a21868 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE1            0x00a2186c /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2            0x00a21870 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b           0x00a21874 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE3            0x00a21878 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_COUNT             0x00a2187c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL      0x00a21880 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX21_SC                    0x00a21884 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5       0x00a21888 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1            0x00a2188c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2            0x00a21890 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3            0x00a21894 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG      0x00a21898 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE 0x00a2189c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT 0x00a218a0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR         0x00a218a4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS         0x00a218a8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS     0x00a218ac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS 0x00a218b0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a218b4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4            0x00a218b8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5            0x00a218bc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR      0x00a218c0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR       0x00a218c4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR       0x00a218c8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR        0x00a218cc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR      0x00a218d0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR 0x00a218d4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL 0x00a218d8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH          0x00a218dc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS         0x00a218e0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR      0x00a218e4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR       0x00a218e8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR       0x00a218ec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR        0x00a218f0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR      0x00a218f4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR 0x00a218f8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL 0x00a218fc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH          0x00a21900 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG       0x00a21904 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A        0x00a21908 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B        0x00a2190c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C        0x00a21910 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D        0x00a21914 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E        0x00a21918 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F        0x00a2191c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G        0x00a21920 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H        0x00a21924 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1       0x00a21928 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2       0x00a2192c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3       0x00a21930 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES  0x00a21934 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL      0x00a21938 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL  0x00a2193c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL     0x00a21940 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL   0x00a21944 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL 0x00a21948 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL      0x00a2194c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL  0x00a21950 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL     0x00a21954 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL   0x00a21958 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL 0x00a2195c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE 0x00a21960 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID      0x00a21964 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1             0x00a21968 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS           0x00a2196c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL           0x00a21970 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG       0x00a21974 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4       0x00a21978 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR               0x00a2197c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE          0x00a21980 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX22_REC_TIMER             0x00a21984 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE0            0x00a21988 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE1            0x00a2198c /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2            0x00a21990 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b           0x00a21994 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE3            0x00a21998 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_COUNT             0x00a2199c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL      0x00a219a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX22_SC                    0x00a219a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5       0x00a219a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1            0x00a219ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2            0x00a219b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3            0x00a219b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG      0x00a219b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE 0x00a219bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT 0x00a219c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR         0x00a219c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS         0x00a219c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS     0x00a219cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS 0x00a219d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a219d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4            0x00a219d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5            0x00a219dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR      0x00a219e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR       0x00a219e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR       0x00a219e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR        0x00a219ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR      0x00a219f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR 0x00a219f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL 0x00a219f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH          0x00a219fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS         0x00a21a00 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR      0x00a21a04 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR       0x00a21a08 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR       0x00a21a0c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR        0x00a21a10 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR      0x00a21a14 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR 0x00a21a18 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL 0x00a21a1c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH          0x00a21a20 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG       0x00a21a24 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A        0x00a21a28 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B        0x00a21a2c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C        0x00a21a30 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D        0x00a21a34 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E        0x00a21a38 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F        0x00a21a3c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G        0x00a21a40 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H        0x00a21a44 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1       0x00a21a48 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2       0x00a21a4c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3       0x00a21a50 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES  0x00a21a54 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL      0x00a21a58 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL  0x00a21a5c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL     0x00a21a60 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL   0x00a21a64 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL 0x00a21a68 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL      0x00a21a6c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL  0x00a21a70 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL     0x00a21a74 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL   0x00a21a78 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL 0x00a21a7c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE 0x00a21a80 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID      0x00a21a84 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1             0x00a21a88 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS           0x00a21a8c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL           0x00a21a90 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG       0x00a21a94 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4       0x00a21a98 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR               0x00a21a9c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE          0x00a21aa0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX23_REC_TIMER             0x00a21aa4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE0            0x00a21aa8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE1            0x00a21aac /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2            0x00a21ab0 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b           0x00a21ab4 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE3            0x00a21ab8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_COUNT             0x00a21abc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL      0x00a21ac0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX23_SC                    0x00a21ac4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5       0x00a21ac8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1            0x00a21acc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2            0x00a21ad0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3            0x00a21ad4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG      0x00a21ad8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE 0x00a21adc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT 0x00a21ae0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR         0x00a21ae4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS         0x00a21ae8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS     0x00a21aec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS 0x00a21af0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00a21af4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4            0x00a21af8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5            0x00a21afc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG       0x00a21b00 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0       0x00a21b04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1       0x00a21b08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2       0x00a21b0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3       0x00a21b10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4       0x00a21b14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5       0x00a21b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6       0x00a21b1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7       0x00a21b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8       0x00a21b24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9       0x00a21b28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10      0x00a21b2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11      0x00a21b30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0   0x00a21b34 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1   0x00a21b38 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2   0x00a21b3c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3   0x00a21b40 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0        0x00a21b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1        0x00a21b48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2        0x00a21b4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3        0x00a21b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT      0x00a21b54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0    0x00a21b58 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1    0x00a21b5c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0            0x00a21b60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1            0x00a21b64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2            0x00a21b68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3            0x00a21b6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4            0x00a21b70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5            0x00a21b74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0       0x00a21b78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1       0x00a21b7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2       0x00a21b80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3       0x00a21b84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG       0x00a21b88 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0       0x00a21b8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1       0x00a21b90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2       0x00a21b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3       0x00a21b98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4       0x00a21b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5       0x00a21ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6       0x00a21ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7       0x00a21ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8       0x00a21bac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9       0x00a21bb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10      0x00a21bb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11      0x00a21bb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0   0x00a21bbc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1   0x00a21bc0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2   0x00a21bc4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3   0x00a21bc8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0        0x00a21bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1        0x00a21bd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2        0x00a21bd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3        0x00a21bd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT      0x00a21bdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0    0x00a21be0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1    0x00a21be4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0            0x00a21be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1            0x00a21bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2            0x00a21bf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3            0x00a21bf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4            0x00a21bf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5            0x00a21bfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0       0x00a21c00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1       0x00a21c04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2       0x00a21c08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3       0x00a21c0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG       0x00a21c10 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0       0x00a21c14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1       0x00a21c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2       0x00a21c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3       0x00a21c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4       0x00a21c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5       0x00a21c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6       0x00a21c2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7       0x00a21c30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8       0x00a21c34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9       0x00a21c38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10      0x00a21c3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11      0x00a21c40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0   0x00a21c44 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1   0x00a21c48 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2   0x00a21c4c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3   0x00a21c50 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0        0x00a21c54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1        0x00a21c58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2        0x00a21c5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3        0x00a21c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT      0x00a21c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0    0x00a21c68 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1    0x00a21c6c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0            0x00a21c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1            0x00a21c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2            0x00a21c78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3            0x00a21c7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4            0x00a21c80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5            0x00a21c84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0       0x00a21c88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1       0x00a21c8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2       0x00a21c90 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3       0x00a21c94 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG       0x00a21c98 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0       0x00a21c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1       0x00a21ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2       0x00a21ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3       0x00a21ca8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4       0x00a21cac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5       0x00a21cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6       0x00a21cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7       0x00a21cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8       0x00a21cbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9       0x00a21cc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10      0x00a21cc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11      0x00a21cc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0   0x00a21ccc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1   0x00a21cd0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2   0x00a21cd4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3   0x00a21cd8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0        0x00a21cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1        0x00a21ce0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2        0x00a21ce4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3        0x00a21ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT      0x00a21cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0    0x00a21cf0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1    0x00a21cf4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0            0x00a21cf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1            0x00a21cfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2            0x00a21d00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3            0x00a21d04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4            0x00a21d08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5            0x00a21d0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0       0x00a21d10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1       0x00a21d14 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2       0x00a21d18 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3       0x00a21d1c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG       0x00a21d20 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0       0x00a21d24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1       0x00a21d28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2       0x00a21d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3       0x00a21d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4       0x00a21d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5       0x00a21d38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6       0x00a21d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7       0x00a21d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8       0x00a21d44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9       0x00a21d48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10      0x00a21d4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11      0x00a21d50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0   0x00a21d54 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1   0x00a21d58 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2   0x00a21d5c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3   0x00a21d60 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0        0x00a21d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1        0x00a21d68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2        0x00a21d6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3        0x00a21d70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT      0x00a21d74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0    0x00a21d78 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1    0x00a21d7c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0            0x00a21d80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1            0x00a21d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2            0x00a21d88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3            0x00a21d8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4            0x00a21d90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5            0x00a21d94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0       0x00a21d98 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1       0x00a21d9c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2       0x00a21da0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3       0x00a21da4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG       0x00a21da8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0       0x00a21dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1       0x00a21db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2       0x00a21db4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3       0x00a21db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4       0x00a21dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5       0x00a21dc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6       0x00a21dc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7       0x00a21dc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8       0x00a21dcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9       0x00a21dd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10      0x00a21dd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11      0x00a21dd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0   0x00a21ddc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1   0x00a21de0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2   0x00a21de4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3   0x00a21de8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0        0x00a21dec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1        0x00a21df0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2        0x00a21df4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3        0x00a21df8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT      0x00a21dfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0    0x00a21e00 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1    0x00a21e04 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0            0x00a21e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1            0x00a21e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2            0x00a21e10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3            0x00a21e14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4            0x00a21e18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5            0x00a21e1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0       0x00a21e20 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1       0x00a21e24 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2       0x00a21e28 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3       0x00a21e2c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG       0x00a21e30 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0       0x00a21e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1       0x00a21e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2       0x00a21e3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3       0x00a21e40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4       0x00a21e44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5       0x00a21e48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6       0x00a21e4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7       0x00a21e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8       0x00a21e54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9       0x00a21e58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10      0x00a21e5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11      0x00a21e60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0   0x00a21e64 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1   0x00a21e68 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2   0x00a21e6c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3   0x00a21e70 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0        0x00a21e74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1        0x00a21e78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2        0x00a21e7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3        0x00a21e80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT      0x00a21e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0    0x00a21e88 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1    0x00a21e8c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0            0x00a21e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1            0x00a21e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2            0x00a21e98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3            0x00a21e9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4            0x00a21ea0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5            0x00a21ea4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0       0x00a21ea8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1       0x00a21eac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2       0x00a21eb0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3       0x00a21eb4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG       0x00a21eb8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0       0x00a21ebc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1       0x00a21ec0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2       0x00a21ec4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3       0x00a21ec8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4       0x00a21ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5       0x00a21ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6       0x00a21ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7       0x00a21ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8       0x00a21edc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9       0x00a21ee0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10      0x00a21ee4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11      0x00a21ee8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0   0x00a21eec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1   0x00a21ef0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2   0x00a21ef4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3   0x00a21ef8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0        0x00a21efc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1        0x00a21f00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2        0x00a21f04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3        0x00a21f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT      0x00a21f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0    0x00a21f10 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1    0x00a21f14 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0            0x00a21f18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1            0x00a21f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2            0x00a21f20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3            0x00a21f24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4            0x00a21f28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5            0x00a21f2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0       0x00a21f30 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1       0x00a21f34 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2       0x00a21f38 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3       0x00a21f3c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG       0x00a21f40 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0       0x00a21f44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1       0x00a21f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2       0x00a21f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3       0x00a21f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4       0x00a21f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5       0x00a21f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6       0x00a21f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7       0x00a21f60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8       0x00a21f64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9       0x00a21f68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10      0x00a21f6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11      0x00a21f70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0   0x00a21f74 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1   0x00a21f78 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2   0x00a21f7c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3   0x00a21f80 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0        0x00a21f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1        0x00a21f88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2        0x00a21f8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3        0x00a21f90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT      0x00a21f94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0    0x00a21f98 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1    0x00a21f9c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0            0x00a21fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1            0x00a21fa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2            0x00a21fa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3            0x00a21fac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4            0x00a21fb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5            0x00a21fb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0       0x00a21fb8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1       0x00a21fbc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2       0x00a21fc0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3       0x00a21fc4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG       0x00a21fc8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0       0x00a21fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1       0x00a21fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2       0x00a21fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3       0x00a21fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4       0x00a21fdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5       0x00a21fe0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6       0x00a21fe4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7       0x00a21fe8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8       0x00a21fec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9       0x00a21ff0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10      0x00a21ff4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11      0x00a21ff8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0   0x00a21ffc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1   0x00a22000 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2   0x00a22004 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3   0x00a22008 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0        0x00a2200c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1        0x00a22010 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2        0x00a22014 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3        0x00a22018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT      0x00a2201c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0    0x00a22020 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1    0x00a22024 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0            0x00a22028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1            0x00a2202c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2            0x00a22030 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3            0x00a22034 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4            0x00a22038 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5            0x00a2203c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0       0x00a22040 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1       0x00a22044 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2       0x00a22048 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3       0x00a2204c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG      0x00a22050 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0      0x00a22054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1      0x00a22058 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2      0x00a2205c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3      0x00a22060 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4      0x00a22064 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5      0x00a22068 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6      0x00a2206c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7      0x00a22070 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8      0x00a22074 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9      0x00a22078 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10     0x00a2207c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11     0x00a22080 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0  0x00a22084 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1  0x00a22088 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2  0x00a2208c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3  0x00a22090 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0       0x00a22094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1       0x00a22098 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2       0x00a2209c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3       0x00a220a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT     0x00a220a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0   0x00a220a8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1   0x00a220ac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0           0x00a220b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1           0x00a220b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2           0x00a220b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3           0x00a220bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4           0x00a220c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5           0x00a220c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0      0x00a220c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1      0x00a220cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2      0x00a220d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3      0x00a220d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG      0x00a220d8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0      0x00a220dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1      0x00a220e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2      0x00a220e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3      0x00a220e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4      0x00a220ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5      0x00a220f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6      0x00a220f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7      0x00a220f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8      0x00a220fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9      0x00a22100 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10     0x00a22104 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11     0x00a22108 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0  0x00a2210c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1  0x00a22110 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2  0x00a22114 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3  0x00a22118 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0       0x00a2211c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1       0x00a22120 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2       0x00a22124 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3       0x00a22128 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT     0x00a2212c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0   0x00a22130 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1   0x00a22134 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0           0x00a22138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1           0x00a2213c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2           0x00a22140 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3           0x00a22144 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4           0x00a22148 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5           0x00a2214c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0      0x00a22150 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1      0x00a22154 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2      0x00a22158 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3      0x00a2215c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG      0x00a22160 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0      0x00a22164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1      0x00a22168 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2      0x00a2216c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3      0x00a22170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4      0x00a22174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5      0x00a22178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6      0x00a2217c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7      0x00a22180 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8      0x00a22184 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9      0x00a22188 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10     0x00a2218c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11     0x00a22190 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0  0x00a22194 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1  0x00a22198 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2  0x00a2219c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3  0x00a221a0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0       0x00a221a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1       0x00a221a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2       0x00a221ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3       0x00a221b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT     0x00a221b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0   0x00a221b8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1   0x00a221bc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0           0x00a221c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1           0x00a221c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2           0x00a221c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3           0x00a221cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4           0x00a221d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5           0x00a221d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0      0x00a221d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1      0x00a221dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2      0x00a221e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3      0x00a221e4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG      0x00a221e8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0      0x00a221ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1      0x00a221f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2      0x00a221f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3      0x00a221f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4      0x00a221fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5      0x00a22200 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6      0x00a22204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7      0x00a22208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8      0x00a2220c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9      0x00a22210 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10     0x00a22214 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11     0x00a22218 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0  0x00a2221c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1  0x00a22220 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2  0x00a22224 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3  0x00a22228 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0       0x00a2222c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1       0x00a22230 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2       0x00a22234 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3       0x00a22238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT     0x00a2223c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0   0x00a22240 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1   0x00a22244 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0           0x00a22248 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1           0x00a2224c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2           0x00a22250 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3           0x00a22254 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4           0x00a22258 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5           0x00a2225c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0      0x00a22260 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1      0x00a22264 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2      0x00a22268 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3      0x00a2226c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG      0x00a22270 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0      0x00a22274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1      0x00a22278 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2      0x00a2227c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3      0x00a22280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4      0x00a22284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5      0x00a22288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6      0x00a2228c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7      0x00a22290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8      0x00a22294 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9      0x00a22298 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10     0x00a2229c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11     0x00a222a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0  0x00a222a4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1  0x00a222a8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2  0x00a222ac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3  0x00a222b0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0       0x00a222b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1       0x00a222b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2       0x00a222bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3       0x00a222c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT     0x00a222c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0   0x00a222c8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1   0x00a222cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0           0x00a222d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1           0x00a222d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2           0x00a222d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3           0x00a222dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4           0x00a222e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5           0x00a222e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0      0x00a222e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1      0x00a222ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2      0x00a222f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3      0x00a222f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG      0x00a222f8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0      0x00a222fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1      0x00a22300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2      0x00a22304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3      0x00a22308 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4      0x00a2230c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5      0x00a22310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6      0x00a22314 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7      0x00a22318 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8      0x00a2231c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9      0x00a22320 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10     0x00a22324 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11     0x00a22328 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0  0x00a2232c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1  0x00a22330 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2  0x00a22334 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3  0x00a22338 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0       0x00a2233c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1       0x00a22340 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2       0x00a22344 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3       0x00a22348 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT     0x00a2234c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0   0x00a22350 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1   0x00a22354 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0           0x00a22358 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1           0x00a2235c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2           0x00a22360 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3           0x00a22364 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4           0x00a22368 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5           0x00a2236c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0      0x00a22370 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1      0x00a22374 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2      0x00a22378 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3      0x00a2237c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG      0x00a22380 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0      0x00a22384 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1      0x00a22388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2      0x00a2238c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3      0x00a22390 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4      0x00a22394 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5      0x00a22398 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6      0x00a2239c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7      0x00a223a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8      0x00a223a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9      0x00a223a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10     0x00a223ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11     0x00a223b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0  0x00a223b4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1  0x00a223b8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2  0x00a223bc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3  0x00a223c0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0       0x00a223c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1       0x00a223c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2       0x00a223cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3       0x00a223d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT     0x00a223d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0   0x00a223d8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1   0x00a223dc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0           0x00a223e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1           0x00a223e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2           0x00a223e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3           0x00a223ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4           0x00a223f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5           0x00a223f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0      0x00a223f8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1      0x00a223fc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2      0x00a22400 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3      0x00a22404 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG      0x00a22408 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0      0x00a2240c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1      0x00a22410 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2      0x00a22414 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3      0x00a22418 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4      0x00a2241c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5      0x00a22420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6      0x00a22424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7      0x00a22428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8      0x00a2242c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9      0x00a22430 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10     0x00a22434 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11     0x00a22438 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0  0x00a2243c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1  0x00a22440 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2  0x00a22444 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3  0x00a22448 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0       0x00a2244c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1       0x00a22450 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2       0x00a22454 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3       0x00a22458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT     0x00a2245c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0   0x00a22460 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1   0x00a22464 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0           0x00a22468 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1           0x00a2246c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2           0x00a22470 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3           0x00a22474 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4           0x00a22478 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5           0x00a2247c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0      0x00a22480 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1      0x00a22484 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2      0x00a22488 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3      0x00a2248c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG      0x00a22490 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0      0x00a22494 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1      0x00a22498 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2      0x00a2249c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3      0x00a224a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4      0x00a224a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5      0x00a224a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6      0x00a224ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7      0x00a224b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8      0x00a224b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9      0x00a224b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10     0x00a224bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11     0x00a224c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0  0x00a224c4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1  0x00a224c8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2  0x00a224cc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3  0x00a224d0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0       0x00a224d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1       0x00a224d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2       0x00a224dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3       0x00a224e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT     0x00a224e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0   0x00a224e8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1   0x00a224ec /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0           0x00a224f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1           0x00a224f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2           0x00a224f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3           0x00a224fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4           0x00a22500 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5           0x00a22504 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0      0x00a22508 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1      0x00a2250c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2      0x00a22510 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3      0x00a22514 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG      0x00a22518 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0      0x00a2251c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1      0x00a22520 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2      0x00a22524 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3      0x00a22528 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4      0x00a2252c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5      0x00a22530 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6      0x00a22534 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7      0x00a22538 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8      0x00a2253c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9      0x00a22540 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10     0x00a22544 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11     0x00a22548 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0  0x00a2254c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1  0x00a22550 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2  0x00a22554 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3  0x00a22558 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0       0x00a2255c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1       0x00a22560 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2       0x00a22564 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3       0x00a22568 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT     0x00a2256c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0   0x00a22570 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1   0x00a22574 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0           0x00a22578 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1           0x00a2257c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2           0x00a22580 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3           0x00a22584 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4           0x00a22588 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5           0x00a2258c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0      0x00a22590 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1      0x00a22594 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2      0x00a22598 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3      0x00a2259c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG      0x00a225a0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0      0x00a225a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1      0x00a225a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2      0x00a225ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3      0x00a225b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4      0x00a225b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5      0x00a225b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6      0x00a225bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7      0x00a225c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8      0x00a225c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9      0x00a225c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10     0x00a225cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11     0x00a225d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0  0x00a225d4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1  0x00a225d8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2  0x00a225dc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3  0x00a225e0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0       0x00a225e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1       0x00a225e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2       0x00a225ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3       0x00a225f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT     0x00a225f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0   0x00a225f8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1   0x00a225fc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0           0x00a22600 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1           0x00a22604 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2           0x00a22608 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3           0x00a2260c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4           0x00a22610 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5           0x00a22614 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0      0x00a22618 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1      0x00a2261c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2      0x00a22620 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3      0x00a22624 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG      0x00a22628 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0      0x00a2262c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1      0x00a22630 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2      0x00a22634 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3      0x00a22638 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4      0x00a2263c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5      0x00a22640 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6      0x00a22644 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7      0x00a22648 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8      0x00a2264c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9      0x00a22650 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10     0x00a22654 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11     0x00a22658 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0  0x00a2265c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1  0x00a22660 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2  0x00a22664 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3  0x00a22668 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0       0x00a2266c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1       0x00a22670 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2       0x00a22674 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3       0x00a22678 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT     0x00a2267c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0   0x00a22680 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1   0x00a22684 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0           0x00a22688 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1           0x00a2268c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2           0x00a22690 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3           0x00a22694 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4           0x00a22698 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5           0x00a2269c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0      0x00a226a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1      0x00a226a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2      0x00a226a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3      0x00a226ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG      0x00a226b0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0      0x00a226b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1      0x00a226b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2      0x00a226bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3      0x00a226c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4      0x00a226c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5      0x00a226c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6      0x00a226cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7      0x00a226d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8      0x00a226d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9      0x00a226d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10     0x00a226dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11     0x00a226e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0  0x00a226e4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1  0x00a226e8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2  0x00a226ec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3  0x00a226f0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0       0x00a226f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1       0x00a226f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2       0x00a226fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3       0x00a22700 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT     0x00a22704 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0   0x00a22708 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1   0x00a2270c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0           0x00a22710 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1           0x00a22714 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2           0x00a22718 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3           0x00a2271c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4           0x00a22720 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5           0x00a22724 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0      0x00a22728 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1      0x00a2272c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2      0x00a22730 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3      0x00a22734 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG      0x00a22738 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0      0x00a2273c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1      0x00a22740 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2      0x00a22744 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3      0x00a22748 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4      0x00a2274c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5      0x00a22750 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6      0x00a22754 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7      0x00a22758 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8      0x00a2275c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9      0x00a22760 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10     0x00a22764 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11     0x00a22768 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0  0x00a2276c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1  0x00a22770 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2  0x00a22774 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3  0x00a22778 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0       0x00a2277c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1       0x00a22780 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2       0x00a22784 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3       0x00a22788 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT     0x00a2278c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0   0x00a22790 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1   0x00a22794 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0           0x00a22798 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1           0x00a2279c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2           0x00a227a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3           0x00a227a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4           0x00a227a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5           0x00a227ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0      0x00a227b0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1      0x00a227b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2      0x00a227b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3      0x00a227bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG      0x00a227c0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0      0x00a227c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1      0x00a227c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2      0x00a227cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3      0x00a227d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4      0x00a227d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5      0x00a227d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6      0x00a227dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7      0x00a227e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8      0x00a227e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9      0x00a227e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10     0x00a227ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11     0x00a227f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0  0x00a227f4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1  0x00a227f8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2  0x00a227fc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3  0x00a22800 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0       0x00a22804 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1       0x00a22808 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2       0x00a2280c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3       0x00a22810 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT     0x00a22814 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0   0x00a22818 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1   0x00a2281c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0           0x00a22820 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1           0x00a22824 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2           0x00a22828 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3           0x00a2282c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4           0x00a22830 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5           0x00a22834 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0      0x00a22838 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1      0x00a2283c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2      0x00a22840 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3      0x00a22844 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG      0x00a22848 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0      0x00a2284c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1      0x00a22850 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2      0x00a22854 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3      0x00a22858 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4      0x00a2285c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5      0x00a22860 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6      0x00a22864 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7      0x00a22868 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8      0x00a2286c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9      0x00a22870 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10     0x00a22874 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11     0x00a22878 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0  0x00a2287c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1  0x00a22880 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2  0x00a22884 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3  0x00a22888 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0       0x00a2288c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1       0x00a22890 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2       0x00a22894 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3       0x00a22898 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT     0x00a2289c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0   0x00a228a0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1   0x00a228a4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0           0x00a228a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1           0x00a228ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2           0x00a228b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3           0x00a228b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4           0x00a228b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5           0x00a228bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0      0x00a228c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1      0x00a228c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2      0x00a228c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3      0x00a228cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG      0x00a228d0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0      0x00a228d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1      0x00a228d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2      0x00a228dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3      0x00a228e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4      0x00a228e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5      0x00a228e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6      0x00a228ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7      0x00a228f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8      0x00a228f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9      0x00a228f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10     0x00a228fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11     0x00a22900 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0  0x00a22904 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1  0x00a22908 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2  0x00a2290c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3  0x00a22910 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0       0x00a22914 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1       0x00a22918 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2       0x00a2291c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3       0x00a22920 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT     0x00a22924 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0   0x00a22928 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1   0x00a2292c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0           0x00a22930 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1           0x00a22934 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2           0x00a22938 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3           0x00a2293c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4           0x00a22940 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5           0x00a22944 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0      0x00a22948 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1      0x00a2294c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2      0x00a22950 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3      0x00a22954 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG      0x00a22958 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0      0x00a2295c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1      0x00a22960 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2      0x00a22964 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3      0x00a22968 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4      0x00a2296c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5      0x00a22970 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6      0x00a22974 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7      0x00a22978 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8      0x00a2297c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9      0x00a22980 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10     0x00a22984 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11     0x00a22988 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0  0x00a2298c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1  0x00a22990 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2  0x00a22994 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3  0x00a22998 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0       0x00a2299c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1       0x00a229a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2       0x00a229a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3       0x00a229a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT     0x00a229ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0   0x00a229b0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1   0x00a229b4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0           0x00a229b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1           0x00a229bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2           0x00a229c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3           0x00a229c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4           0x00a229c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5           0x00a229cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0      0x00a229d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1      0x00a229d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2      0x00a229d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3      0x00a229dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG      0x00a229e0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0      0x00a229e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1      0x00a229e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2      0x00a229ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3      0x00a229f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4      0x00a229f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5      0x00a229f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6      0x00a229fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7      0x00a22a00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8      0x00a22a04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9      0x00a22a08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10     0x00a22a0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11     0x00a22a10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0  0x00a22a14 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1  0x00a22a18 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2  0x00a22a1c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3  0x00a22a20 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0       0x00a22a24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1       0x00a22a28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2       0x00a22a2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3       0x00a22a30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT     0x00a22a34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0   0x00a22a38 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1   0x00a22a3c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0           0x00a22a40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1           0x00a22a44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2           0x00a22a48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3           0x00a22a4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4           0x00a22a50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5           0x00a22a54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0      0x00a22a58 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1      0x00a22a5c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2      0x00a22a60 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3      0x00a22a64 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG      0x00a22a68 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0      0x00a22a6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1      0x00a22a70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2      0x00a22a74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3      0x00a22a78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4      0x00a22a7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5      0x00a22a80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6      0x00a22a84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7      0x00a22a88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8      0x00a22a8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9      0x00a22a90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10     0x00a22a94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11     0x00a22a98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0  0x00a22a9c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1  0x00a22aa0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2  0x00a22aa4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3  0x00a22aa8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0       0x00a22aac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1       0x00a22ab0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2       0x00a22ab4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3       0x00a22ab8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT     0x00a22abc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0   0x00a22ac0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1   0x00a22ac4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0           0x00a22ac8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1           0x00a22acc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2           0x00a22ad0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3           0x00a22ad4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4           0x00a22ad8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5           0x00a22adc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0      0x00a22ae0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1      0x00a22ae4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2      0x00a22ae8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3      0x00a22aec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG      0x00a22af0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0      0x00a22af4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1      0x00a22af8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2      0x00a22afc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3      0x00a22b00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4      0x00a22b04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5      0x00a22b08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6      0x00a22b0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7      0x00a22b10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8      0x00a22b14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9      0x00a22b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10     0x00a22b1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11     0x00a22b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0  0x00a22b24 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1  0x00a22b28 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2  0x00a22b2c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3  0x00a22b30 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0       0x00a22b34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1       0x00a22b38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2       0x00a22b3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3       0x00a22b40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT     0x00a22b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0   0x00a22b48 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1   0x00a22b4c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0           0x00a22b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1           0x00a22b54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2           0x00a22b58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3           0x00a22b5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4           0x00a22b60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5           0x00a22b64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0      0x00a22b68 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1      0x00a22b6c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2      0x00a22b70 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3      0x00a22b74 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG      0x00a22b78 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0      0x00a22b7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1      0x00a22b80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2      0x00a22b84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3      0x00a22b88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4      0x00a22b8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5      0x00a22b90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6      0x00a22b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7      0x00a22b98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8      0x00a22b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9      0x00a22ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10     0x00a22ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11     0x00a22ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0  0x00a22bac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1  0x00a22bb0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2  0x00a22bb4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3  0x00a22bb8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0       0x00a22bbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1       0x00a22bc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2       0x00a22bc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3       0x00a22bc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT     0x00a22bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0   0x00a22bd0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1   0x00a22bd4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0           0x00a22bd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1           0x00a22bdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2           0x00a22be0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3           0x00a22be4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4           0x00a22be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5           0x00a22bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0      0x00a22bf0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1      0x00a22bf4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2      0x00a22bf8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3      0x00a22bfc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG      0x00a22c00 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0      0x00a22c04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1      0x00a22c08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2      0x00a22c0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3      0x00a22c10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4      0x00a22c14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5      0x00a22c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6      0x00a22c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7      0x00a22c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8      0x00a22c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9      0x00a22c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10     0x00a22c2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11     0x00a22c30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0  0x00a22c34 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1  0x00a22c38 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2  0x00a22c3c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3  0x00a22c40 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0       0x00a22c44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1       0x00a22c48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2       0x00a22c4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3       0x00a22c50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT     0x00a22c54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0   0x00a22c58 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1   0x00a22c5c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0           0x00a22c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1           0x00a22c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2           0x00a22c68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3           0x00a22c6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4           0x00a22c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5           0x00a22c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0      0x00a22c78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1      0x00a22c7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2      0x00a22c80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3      0x00a22c84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG      0x00a22c88 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0      0x00a22c8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1      0x00a22c90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2      0x00a22c94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3      0x00a22c98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4      0x00a22c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5      0x00a22ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6      0x00a22ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7      0x00a22ca8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8      0x00a22cac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9      0x00a22cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10     0x00a22cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11     0x00a22cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0  0x00a22cbc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1  0x00a22cc0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2  0x00a22cc4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3  0x00a22cc8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0       0x00a22ccc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1       0x00a22cd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2       0x00a22cd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3       0x00a22cd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT     0x00a22cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0   0x00a22ce0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1   0x00a22ce4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0           0x00a22ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1           0x00a22cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2           0x00a22cf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3           0x00a22cf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4           0x00a22cf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5           0x00a22cfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0      0x00a22d00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1      0x00a22d04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2      0x00a22d08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3      0x00a22d0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG      0x00a22d10 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0      0x00a22d14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1      0x00a22d18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2      0x00a22d1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3      0x00a22d20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4      0x00a22d24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5      0x00a22d28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6      0x00a22d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7      0x00a22d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8      0x00a22d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9      0x00a22d38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10     0x00a22d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11     0x00a22d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0  0x00a22d44 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1  0x00a22d48 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2  0x00a22d4c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3  0x00a22d50 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0       0x00a22d54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1       0x00a22d58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2       0x00a22d5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3       0x00a22d60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT     0x00a22d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0   0x00a22d68 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1   0x00a22d6c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0           0x00a22d70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1           0x00a22d74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2           0x00a22d78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3           0x00a22d7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4           0x00a22d80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5           0x00a22d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0      0x00a22d88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1      0x00a22d8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2      0x00a22d90 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3      0x00a22d94 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG      0x00a22d98 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0      0x00a22d9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1      0x00a22da0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2      0x00a22da4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3      0x00a22da8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4      0x00a22dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5      0x00a22db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6      0x00a22db4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7      0x00a22db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8      0x00a22dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9      0x00a22dc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10     0x00a22dc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11     0x00a22dc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0  0x00a22dcc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1  0x00a22dd0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2  0x00a22dd4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3  0x00a22dd8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0       0x00a22ddc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1       0x00a22de0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2       0x00a22de4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3       0x00a22de8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT     0x00a22dec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0   0x00a22df0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1   0x00a22df4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0           0x00a22df8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1           0x00a22dfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2           0x00a22e00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3           0x00a22e04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4           0x00a22e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5           0x00a22e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0      0x00a22e10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1      0x00a22e14 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2      0x00a22e18 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3      0x00a22e1c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG      0x00a22e20 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0      0x00a22e24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1      0x00a22e28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2      0x00a22e2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3      0x00a22e30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4      0x00a22e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5      0x00a22e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6      0x00a22e3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7      0x00a22e40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8      0x00a22e44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9      0x00a22e48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10     0x00a22e4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11     0x00a22e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0  0x00a22e54 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1  0x00a22e58 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2  0x00a22e5c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3  0x00a22e60 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0       0x00a22e64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1       0x00a22e68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2       0x00a22e6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3       0x00a22e70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT     0x00a22e74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0   0x00a22e78 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1   0x00a22e7c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0           0x00a22e80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1           0x00a22e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2           0x00a22e88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3           0x00a22e8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4           0x00a22e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5           0x00a22e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0      0x00a22e98 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1      0x00a22e9c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2      0x00a22ea0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3      0x00a22ea4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG      0x00a22ea8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0      0x00a22eac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1      0x00a22eb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2      0x00a22eb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3      0x00a22eb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4      0x00a22ebc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5      0x00a22ec0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6      0x00a22ec4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7      0x00a22ec8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8      0x00a22ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9      0x00a22ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10     0x00a22ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11     0x00a22ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0  0x00a22edc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1  0x00a22ee0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2  0x00a22ee4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3  0x00a22ee8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0       0x00a22eec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1       0x00a22ef0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2       0x00a22ef4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3       0x00a22ef8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT     0x00a22efc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0   0x00a22f00 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1   0x00a22f04 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0           0x00a22f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1           0x00a22f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2           0x00a22f10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3           0x00a22f14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4           0x00a22f18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5           0x00a22f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0      0x00a22f20 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1      0x00a22f24 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2      0x00a22f28 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3      0x00a22f2c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG      0x00a22f30 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0      0x00a22f34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1      0x00a22f38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2      0x00a22f3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3      0x00a22f40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4      0x00a22f44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5      0x00a22f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6      0x00a22f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7      0x00a22f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8      0x00a22f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9      0x00a22f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10     0x00a22f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11     0x00a22f60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0  0x00a22f64 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1  0x00a22f68 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2  0x00a22f6c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3  0x00a22f70 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0       0x00a22f74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1       0x00a22f78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2       0x00a22f7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3       0x00a22f80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT     0x00a22f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0   0x00a22f88 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1   0x00a22f8c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0           0x00a22f90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1           0x00a22f94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2           0x00a22f98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3           0x00a22f9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4           0x00a22fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5           0x00a22fa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0      0x00a22fa8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1      0x00a22fac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2      0x00a22fb0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3      0x00a22fb4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG      0x00a22fb8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0      0x00a22fbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1      0x00a22fc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2      0x00a22fc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3      0x00a22fc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4      0x00a22fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5      0x00a22fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6      0x00a22fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7      0x00a22fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8      0x00a22fdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9      0x00a22fe0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10     0x00a22fe4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11     0x00a22fe8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0  0x00a22fec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1  0x00a22ff0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2  0x00a22ff4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3  0x00a22ff8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0       0x00a22ffc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1       0x00a23000 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2       0x00a23004 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3       0x00a23008 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT     0x00a2300c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0   0x00a23010 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1   0x00a23014 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0           0x00a23018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1           0x00a2301c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2           0x00a23020 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3           0x00a23024 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4           0x00a23028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5           0x00a2302c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0      0x00a23030 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1      0x00a23034 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2      0x00a23038 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3      0x00a2303c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG      0x00a23040 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0      0x00a23044 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1      0x00a23048 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2      0x00a2304c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3      0x00a23050 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4      0x00a23054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5      0x00a23058 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6      0x00a2305c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7      0x00a23060 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8      0x00a23064 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9      0x00a23068 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10     0x00a2306c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11     0x00a23070 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0  0x00a23074 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1  0x00a23078 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2  0x00a2307c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3  0x00a23080 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0       0x00a23084 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1       0x00a23088 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2       0x00a2308c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3       0x00a23090 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT     0x00a23094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0   0x00a23098 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1   0x00a2309c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0           0x00a230a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1           0x00a230a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2           0x00a230a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3           0x00a230ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4           0x00a230b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5           0x00a230b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0      0x00a230b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1      0x00a230bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2      0x00a230c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3      0x00a230c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG      0x00a230c8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0      0x00a230cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1      0x00a230d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2      0x00a230d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3      0x00a230d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4      0x00a230dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5      0x00a230e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6      0x00a230e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7      0x00a230e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8      0x00a230ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9      0x00a230f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10     0x00a230f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11     0x00a230f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0  0x00a230fc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1  0x00a23100 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2  0x00a23104 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3  0x00a23108 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0       0x00a2310c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1       0x00a23110 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2       0x00a23114 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3       0x00a23118 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT     0x00a2311c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0   0x00a23120 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1   0x00a23124 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0           0x00a23128 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1           0x00a2312c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2           0x00a23130 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3           0x00a23134 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4           0x00a23138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5           0x00a2313c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0      0x00a23140 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1      0x00a23144 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2      0x00a23148 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3      0x00a2314c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG      0x00a23150 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0      0x00a23154 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1      0x00a23158 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2      0x00a2315c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3      0x00a23160 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4      0x00a23164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5      0x00a23168 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6      0x00a2316c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7      0x00a23170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8      0x00a23174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9      0x00a23178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10     0x00a2317c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11     0x00a23180 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0  0x00a23184 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1  0x00a23188 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2  0x00a2318c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3  0x00a23190 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0       0x00a23194 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1       0x00a23198 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2       0x00a2319c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3       0x00a231a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT     0x00a231a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0   0x00a231a8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1   0x00a231ac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0           0x00a231b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1           0x00a231b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2           0x00a231b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3           0x00a231bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4           0x00a231c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5           0x00a231c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0      0x00a231c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1      0x00a231cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2      0x00a231d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3      0x00a231d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG      0x00a231d8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0      0x00a231dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1      0x00a231e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2      0x00a231e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3      0x00a231e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4      0x00a231ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5      0x00a231f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6      0x00a231f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7      0x00a231f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8      0x00a231fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9      0x00a23200 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10     0x00a23204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11     0x00a23208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0  0x00a2320c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1  0x00a23210 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2  0x00a23214 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3  0x00a23218 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0       0x00a2321c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1       0x00a23220 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2       0x00a23224 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3       0x00a23228 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT     0x00a2322c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0   0x00a23230 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1   0x00a23234 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0           0x00a23238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1           0x00a2323c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2           0x00a23240 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3           0x00a23244 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4           0x00a23248 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5           0x00a2324c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0      0x00a23250 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1      0x00a23254 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2      0x00a23258 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3      0x00a2325c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG      0x00a23260 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0      0x00a23264 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1      0x00a23268 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2      0x00a2326c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3      0x00a23270 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4      0x00a23274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5      0x00a23278 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6      0x00a2327c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7      0x00a23280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8      0x00a23284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9      0x00a23288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10     0x00a2328c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11     0x00a23290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0  0x00a23294 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1  0x00a23298 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2  0x00a2329c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3  0x00a232a0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0       0x00a232a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1       0x00a232a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2       0x00a232ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3       0x00a232b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT     0x00a232b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0   0x00a232b8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1   0x00a232bc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0           0x00a232c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1           0x00a232c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2           0x00a232c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3           0x00a232cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4           0x00a232d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5           0x00a232d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0      0x00a232d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1      0x00a232dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2      0x00a232e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3      0x00a232e4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG      0x00a232e8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0      0x00a232ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1      0x00a232f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2      0x00a232f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3      0x00a232f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4      0x00a232fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5      0x00a23300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6      0x00a23304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7      0x00a23308 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8      0x00a2330c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9      0x00a23310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10     0x00a23314 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11     0x00a23318 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0  0x00a2331c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1  0x00a23320 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2  0x00a23324 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3  0x00a23328 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0       0x00a2332c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1       0x00a23330 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2       0x00a23334 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3       0x00a23338 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT     0x00a2333c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0   0x00a23340 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1   0x00a23344 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0           0x00a23348 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1           0x00a2334c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2           0x00a23350 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3           0x00a23354 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4           0x00a23358 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5           0x00a2335c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0      0x00a23360 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1      0x00a23364 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2      0x00a23368 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3      0x00a2336c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG      0x00a23370 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0      0x00a23374 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1      0x00a23378 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2      0x00a2337c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3      0x00a23380 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4      0x00a23384 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5      0x00a23388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6      0x00a2338c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7      0x00a23390 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8      0x00a23394 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9      0x00a23398 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10     0x00a2339c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11     0x00a233a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0  0x00a233a4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1  0x00a233a8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2  0x00a233ac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3  0x00a233b0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0       0x00a233b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1       0x00a233b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2       0x00a233bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3       0x00a233c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT     0x00a233c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0   0x00a233c8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1   0x00a233cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0           0x00a233d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1           0x00a233d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2           0x00a233d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3           0x00a233dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4           0x00a233e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5           0x00a233e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0      0x00a233e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1      0x00a233ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2      0x00a233f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3      0x00a233f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG      0x00a233f8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0      0x00a233fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1      0x00a23400 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2      0x00a23404 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3      0x00a23408 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4      0x00a2340c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5      0x00a23410 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6      0x00a23414 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7      0x00a23418 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8      0x00a2341c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9      0x00a23420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10     0x00a23424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11     0x00a23428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0  0x00a2342c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1  0x00a23430 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2  0x00a23434 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3  0x00a23438 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0       0x00a2343c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1       0x00a23440 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2       0x00a23444 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3       0x00a23448 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT     0x00a2344c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0   0x00a23450 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1   0x00a23454 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0           0x00a23458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1           0x00a2345c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2           0x00a23460 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3           0x00a23464 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4           0x00a23468 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5           0x00a2346c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0      0x00a23470 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1      0x00a23474 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2      0x00a23478 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3      0x00a2347c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_XPU_CONFIG                 0x00a25800 /* XPU TEST ENABLE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL           0x00a25804 /* XPU TEST CONTROL REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO    0x00a25808 /* XPU TEST CONTROL EXT IO */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         0x00a2580c /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         0x00a25810 /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    0x00a25814 /* XPU TEST OBSERVE EXT IO REGISTER */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL   0x00a25818 /* RAVE Diagnostics Control Register */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE    0x00a2581c /* Stop Packet Count Value */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL 0x00a25820 /* AVS SCV Filter mode */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3 0x00a25824 /* AVS SCV Filter value 0 to 3 */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7 0x00a25828 /* AVS SCV Filter value 4 to 7 */
#define BCHP_XPT_RAVE_AV_STATUS                  0x00a25840 /* RAVE Status */
#define BCHP_XPT_RAVE_PACKET_COUNT               0x00a25844 /* RAVE input packet counter */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A          0x00a25848 /* Pkt and HWA data buffer A base addresses */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B          0x00a2584c /* Pkt and HWA data buffer B base addresses */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE       0x00a25850 /* Watchdog Timer Timeout Value */
#define BCHP_XPT_RAVE_MISC_CONTROL               0x00a25858 /* Miscellaneous Control */
#define BCHP_XPT_RAVE_BASE_ADDRESSES             0x00a2585c /* Record and SCD Base Addresses */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS         0x00a25860 /* Context Hold Status and Clear for CX 0 to 23 */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1       0x00a25864 /* Context Hold Status and Clear for CX 24 to 47 */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS    0x00a25868 /* Playback Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS    0x00a2586c /* FE parser Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FW_WATERMARK               0x00a25870 /* Firmware throughput watermark */
#define BCHP_XPT_RAVE_HW_WATCHDOG                0x00a25874 /* Hardware Watchdog Counter */
#define BCHP_XPT_RAVE_MISC_CONTROL2              0x00a25878 /* Miscellaneous Control 2 */
#define BCHP_XPT_RAVE_MISC_CONTROL3              0x00a2587c /* Miscellaneous Control 3 */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL             0x00a25884 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL             0x00a25888 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL             0x00a2588c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL             0x00a25890 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL             0x00a25894 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL             0x00a25898 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL             0x00a2589c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL             0x00a258a0 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL             0x00a258a4 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_AV_STATUS2                 0x00a258a8 /* RAVE Status */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR        0x00a258ac /* Max error for ATS offset */
#define BCHP_XPT_RAVE_INT_CX0                    0x00a258b0 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX1                    0x00a258b4 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX2                    0x00a258b8 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX3                    0x00a258bc /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX4                    0x00a258c0 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX5                    0x00a258c4 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX6                    0x00a258c8 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX7                    0x00a258cc /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX8                    0x00a258d0 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX9                    0x00a258d4 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX10                   0x00a258d8 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX11                   0x00a258dc /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX12                   0x00a258e0 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX13                   0x00a258e4 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX14                   0x00a258e8 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX15                   0x00a258ec /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX16                   0x00a258f0 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX17                   0x00a258f4 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX18                   0x00a258f8 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX19                   0x00a258fc /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX20                   0x00a25900 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX21                   0x00a25904 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX22                   0x00a25908 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX23                   0x00a2590c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_MISC                   0x00a25910 /* Miscellaneous Interrupts */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK             0x00a2b200 /* TPIT Time Tick Register */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT           0x00a2b204 /* TPIT Time Packet Timeout Register */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT           0x00a2b208 /* TPIT Time Event Timeout Register */
#define BCHP_XPT_RAVE_EMM_TID_MODE               0x00a2b210 /* TPIT EMM_TID_MODE Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_TID                    0x00a2b214 /* TPIT EMM_TID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_CTRL_ID                0x00a2b218 /* TPIT EMM_CTRL_ID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1              0x00a2b220 /* TPIT EMM_DATA_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2              0x00a2b224 /* TPIT EMM_DATA_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3              0x00a2b228 /* TPIT EMM_DATA_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4              0x00a2b22c /* TPIT EMM_DATA_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5              0x00a2b230 /* TPIT EMM_DATA_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6              0x00a2b234 /* TPIT EMM_DATA_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7              0x00a2b238 /* TPIT EMM_DATA_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8              0x00a2b23c /* TPIT EMM_DATA_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1              0x00a2b240 /* TPIT EMM_MASK_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2              0x00a2b244 /* TPIT EMM_MASK_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3              0x00a2b248 /* TPIT EMM_MASK_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4              0x00a2b24c /* TPIT EMM_MASK_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5              0x00a2b250 /* TPIT EMM_MASK_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6              0x00a2b254 /* TPIT EMM_MASK_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7              0x00a2b258 /* TPIT EMM_MASK_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8              0x00a2b25c /* TPIT EMM_MASK_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_TPIT0_CTRL1                0x00a2ba60 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT0_COR1                 0x00a2ba64 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT0_TID                  0x00a2ba68 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT0_TID2                 0x00a2ba6c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT0_STATE0               0x00a2ba70 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE1               0x00a2ba74 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2               0x00a2ba78 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2a              0x00a2ba7c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2b              0x00a2ba80 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2c              0x00a2ba84 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2d              0x00a2ba88 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE3               0x00a2ba8c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE4               0x00a2ba90 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE5               0x00a2ba94 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE6               0x00a2ba98 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE7               0x00a2ba9c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE8               0x00a2baa0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE9               0x00a2baa4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_CTRL1                0x00a2baa8 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT1_COR1                 0x00a2baac /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT1_TID                  0x00a2bab0 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT1_TID2                 0x00a2bab4 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT1_STATE0               0x00a2bab8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE1               0x00a2babc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2               0x00a2bac0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2a              0x00a2bac4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2b              0x00a2bac8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2c              0x00a2bacc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2d              0x00a2bad0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE3               0x00a2bad4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE4               0x00a2bad8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE5               0x00a2badc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE6               0x00a2bae0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE7               0x00a2bae4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE8               0x00a2bae8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE9               0x00a2baec /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_CTRL1                0x00a2baf0 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT2_COR1                 0x00a2baf4 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT2_TID                  0x00a2baf8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT2_TID2                 0x00a2bafc /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT2_STATE0               0x00a2bb00 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE1               0x00a2bb04 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2               0x00a2bb08 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2a              0x00a2bb0c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2b              0x00a2bb10 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2c              0x00a2bb14 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2d              0x00a2bb18 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE3               0x00a2bb1c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE4               0x00a2bb20 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE5               0x00a2bb24 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE6               0x00a2bb28 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE7               0x00a2bb2c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE8               0x00a2bb30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE9               0x00a2bb34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_CTRL1                0x00a2bb38 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT3_COR1                 0x00a2bb3c /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT3_TID                  0x00a2bb40 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT3_TID2                 0x00a2bb44 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT3_STATE0               0x00a2bb48 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE1               0x00a2bb4c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2               0x00a2bb50 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2a              0x00a2bb54 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2b              0x00a2bb58 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2c              0x00a2bb5c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2d              0x00a2bb60 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE3               0x00a2bb64 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE4               0x00a2bb68 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE5               0x00a2bb6c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE6               0x00a2bb70 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE7               0x00a2bb74 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE8               0x00a2bb78 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE9               0x00a2bb7c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_CTRL1                0x00a2bb80 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT4_COR1                 0x00a2bb84 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT4_TID                  0x00a2bb88 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT4_TID2                 0x00a2bb8c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT4_STATE0               0x00a2bb90 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE1               0x00a2bb94 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2               0x00a2bb98 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2a              0x00a2bb9c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2b              0x00a2bba0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2c              0x00a2bba4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2d              0x00a2bba8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE3               0x00a2bbac /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE4               0x00a2bbb0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE5               0x00a2bbb4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE6               0x00a2bbb8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE7               0x00a2bbbc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE8               0x00a2bbc0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE9               0x00a2bbc4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_CTRL1                0x00a2bbc8 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT5_COR1                 0x00a2bbcc /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT5_TID                  0x00a2bbd0 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT5_TID2                 0x00a2bbd4 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT5_STATE0               0x00a2bbd8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE1               0x00a2bbdc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2               0x00a2bbe0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2a              0x00a2bbe4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2b              0x00a2bbe8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2c              0x00a2bbec /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2d              0x00a2bbf0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE3               0x00a2bbf4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE4               0x00a2bbf8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE5               0x00a2bbfc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE6               0x00a2bc00 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE7               0x00a2bc04 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE8               0x00a2bc08 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE9               0x00a2bc0c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_CTRL1                0x00a2bc10 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT6_COR1                 0x00a2bc14 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT6_TID                  0x00a2bc18 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT6_TID2                 0x00a2bc1c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT6_STATE0               0x00a2bc20 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE1               0x00a2bc24 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2               0x00a2bc28 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2a              0x00a2bc2c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2b              0x00a2bc30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2c              0x00a2bc34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2d              0x00a2bc38 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE3               0x00a2bc3c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE4               0x00a2bc40 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE5               0x00a2bc44 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE6               0x00a2bc48 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE7               0x00a2bc4c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE8               0x00a2bc50 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE9               0x00a2bc54 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_CTRL1                0x00a2bc58 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT7_COR1                 0x00a2bc5c /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT7_TID                  0x00a2bc60 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT7_TID2                 0x00a2bc64 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT7_STATE0               0x00a2bc68 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE1               0x00a2bc6c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2               0x00a2bc70 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2a              0x00a2bc74 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2b              0x00a2bc78 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2c              0x00a2bc7c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2d              0x00a2bc80 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE3               0x00a2bc84 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE4               0x00a2bc88 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE5               0x00a2bc8c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE6               0x00a2bc90 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE7               0x00a2bc94 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE8               0x00a2bc98 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE9               0x00a2bc9c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0        0x00a2bca0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1        0x00a2bca4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2        0x00a2bca8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3        0x00a2bcac /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4        0x00a2bcb0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5        0x00a2bcb4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6        0x00a2bcb8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7        0x00a2bcbc /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8        0x00a2bcc0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9        0x00a2bcc4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10       0x00a2bcc8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11       0x00a2bccc /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12       0x00a2bcd0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13       0x00a2bcd4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14       0x00a2bcd8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15       0x00a2bcdc /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16       0x00a2bce0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17       0x00a2bce4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18       0x00a2bce8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19       0x00a2bcec /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20       0x00a2bcf0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21       0x00a2bcf4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22       0x00a2bcf8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23       0x00a2bcfc /* TPIT State Register for Context */

/***************************************************************************
 *CX0_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX0_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX0_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX0_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX0_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX0_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX0_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX0_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX0_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX0_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX0_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX0_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX0_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX0_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX0_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX0_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX0_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX0_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX0_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX0_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX0_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX0_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX0_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX0_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX0_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX0_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX0_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX0_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX0_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX0_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX0_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX0_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX0_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX0_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX0_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX0_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX0_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX0_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX1_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX1_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX1_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX1_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX1_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX1_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX1_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX1_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX1_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX1_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX1_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX1_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX1_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX1_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX1_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX1_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX1_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX1_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX1_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX1_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX1_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX1_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX1_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX1_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX1_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX1_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX1_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX1_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX1_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX1_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX1_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX1_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX1_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX1_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX1_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX1_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX1_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX2_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX2_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX2_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX2_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX2_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX2_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX2_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX2_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX2_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX2_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX2_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX2_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX2_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX2_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX2_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX2_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX2_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX2_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX2_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX2_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX2_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX2_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX2_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX2_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX2_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX2_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX2_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX2_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX2_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX2_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX2_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX2_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX2_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX2_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX2_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX2_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX2_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX3_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX3_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX3_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX3_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX3_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX3_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX3_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX3_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX3_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX3_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX3_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX3_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX3_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX3_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX3_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX3_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX3_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX3_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX3_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX3_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX3_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX3_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX3_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX3_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX3_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX3_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX3_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX3_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX3_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX3_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX3_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX3_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX3_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX3_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX3_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX3_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX3_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX4_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX4_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX4_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX4_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX4_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX4_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX4_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX4_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX4_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX4_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX4_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX4_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX4_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX4_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX4_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX4_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX4_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX4_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX4_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX4_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX4_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX4_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX4_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX4_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX4_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX4_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX4_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX4_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX4_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX4_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX4_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX4_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX4_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX4_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX4_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX4_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX4_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX5_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX5_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX5_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX5_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX5_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX5_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX5_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX5_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX5_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX5_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX5_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX5_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX5_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX5_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX5_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX5_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX5_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX5_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX5_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX5_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX5_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX5_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX5_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX5_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX5_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX5_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX5_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX5_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX5_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX5_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX5_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX5_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX5_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX5_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX5_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX5_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX5_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX6_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX6_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX6_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX6_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX6_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX6_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX6_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX6_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX6_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX6_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX6_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX6_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX6_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX6_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX6_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX6_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX6_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX6_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX6_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX6_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX6_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX6_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX6_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX6_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX6_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX6_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX6_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX6_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX6_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX6_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX6_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX6_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX6_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX6_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX6_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX6_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX6_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX7_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX7_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX7_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX7_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX7_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX7_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX7_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX7_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX7_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX7_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX7_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX7_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX7_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX7_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX7_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX7_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX7_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX7_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX7_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX7_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX7_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX7_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX7_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX7_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX7_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX7_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX7_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX7_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX7_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX7_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX7_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX7_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX7_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX7_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX7_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX7_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX7_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX8_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX8_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX8_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX8_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX8_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX8_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX8_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX8_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX8_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX8_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX8_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX8_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX8_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX8_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX8_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX8_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX8_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX8_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX8_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX8_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX8_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX8_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX8_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX8_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX8_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX8_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX8_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX8_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX8_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX8_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX8_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX8_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX8_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX8_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX8_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX8_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX8_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX9_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX9_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX9_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX9_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX9_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX9_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX9_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX9_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX9_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX9_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX9_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX9_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX9_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX9_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX9_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX9_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX9_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX9_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX9_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX9_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX9_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX9_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX9_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX9_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX9_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX9_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX9_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX9_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX9_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX9_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX9_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX9_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX9_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX9_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX9_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX9_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX9_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX10_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX10_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX10_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX10_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX10_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX10_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX10_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX10_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX10_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX10_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX10_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX10_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX10_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX10_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX10_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX10_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX10_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX10_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX10_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX10_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX10_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX10_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX10_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX10_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX10_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX10_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX10_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX10_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX10_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX10_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX10_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX10_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX10_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX10_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX10_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX10_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX11_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX11_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX11_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX11_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX11_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX11_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX11_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX11_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX11_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX11_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX11_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX11_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX11_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX11_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX11_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX11_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX11_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX11_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX11_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX11_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX11_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX11_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX11_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX11_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX11_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX11_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX11_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX11_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX11_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX11_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX11_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX11_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX11_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX11_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX11_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX12_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX12_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX12_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX12_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX12_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX12_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX12_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX12_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX12_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX12_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX12_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX12_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX12_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX12_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX12_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX12_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX12_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX12_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX12_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX12_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX12_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX12_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX12_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX12_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX12_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX12_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX12_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX12_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX12_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX12_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX12_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX12_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX12_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX12_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX12_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX13_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX13_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX13_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX13_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX13_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX13_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX13_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX13_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX13_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX13_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX13_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX13_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX13_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX13_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX13_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX13_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX13_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX13_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX13_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX13_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX13_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX13_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX13_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX13_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX13_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX13_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX13_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX13_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX13_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX13_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX13_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX13_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX13_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX13_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX13_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX14_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX14_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX14_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX14_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX14_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX14_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX14_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX14_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX14_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX14_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX14_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX14_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX14_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX14_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX14_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX14_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX14_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX14_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX14_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX14_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX14_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX14_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX14_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX14_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX14_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX14_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX14_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX14_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX14_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX14_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX14_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX14_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX14_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX14_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX14_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX15_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX15_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX15_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX15_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX15_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX15_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX15_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX15_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX15_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX15_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX15_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX15_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX15_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX15_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX15_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX15_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX15_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX15_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX15_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX15_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX15_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX15_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX15_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX15_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX15_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX15_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX15_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX15_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX15_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX15_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX15_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX15_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX15_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX15_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX15_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX16_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX16_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX16_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX16_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX16_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX16_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX16_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX16_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX16_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX16_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX16_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX16_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX16_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX16_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX16_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX16_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX16_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX16_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX16_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX16_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX16_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX16_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX16_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX16_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX16_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX16_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX16_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX16_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX16_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX16_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX16_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX16_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX16_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX16_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX16_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX17_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX17_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX17_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX17_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX17_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX17_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX17_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX17_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX17_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX17_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX17_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX17_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX17_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX17_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX17_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX17_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX17_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX17_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX17_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX17_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX17_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX17_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX17_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX17_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX17_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX17_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX17_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX17_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX17_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX17_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX17_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX17_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX17_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX17_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX17_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX18_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX18_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX18_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX18_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX18_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX18_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX18_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX18_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX18_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX18_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX18_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX18_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX18_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX18_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX18_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX18_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX18_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX18_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX18_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX18_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX18_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX18_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX18_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX18_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX18_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX18_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX18_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX18_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX18_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX18_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX18_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX18_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX18_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX18_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX18_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX19_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX19_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX19_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX19_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX19_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX19_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX19_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX19_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX19_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX19_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX19_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX19_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX19_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX19_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX19_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX19_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX19_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX19_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX19_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX19_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX19_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX19_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX19_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX19_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX19_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX19_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX19_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX19_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX19_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX19_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX19_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX19_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX19_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX19_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX19_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX20_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX20_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX20_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX20_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX20_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX20_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX20_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX20_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX20_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX20_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX20_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX20_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX20_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX20_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX20_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX20_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX20_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX20_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX20_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX20_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX20_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX20_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX20_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX20_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX20_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX20_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX20_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX20_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX20_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX20_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX20_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX20_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX20_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX20_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX20_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX21_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX21_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX21_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX21_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX21_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX21_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX21_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX21_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX21_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX21_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX21_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX21_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX21_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX21_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX21_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX21_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX21_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX21_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX21_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX21_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX21_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX21_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX21_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX21_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX21_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX21_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX21_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX21_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX21_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX21_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX21_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX21_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX21_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX21_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX21_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX22_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX22_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX22_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX22_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX22_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX22_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX22_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX22_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX22_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX22_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX22_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX22_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX22_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX22_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX22_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX22_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX22_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX22_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX22_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX22_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX22_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX22_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX22_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX22_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX22_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX22_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX22_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX22_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX22_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX22_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX22_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX22_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX22_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX22_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX22_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX23_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX23_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX23_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX23_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX23_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX23_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX23_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX23_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX23_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX23_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX23_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX23_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX23_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX23_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX23_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX23_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX23_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX23_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX23_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX23_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX23_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX23_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX23_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX23_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX23_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX23_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX23_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX23_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX23_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX23_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX23_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX23_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX23_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX23_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX23_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *SCD0_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD33_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD33_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD33_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD33_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD34_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD34_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD34_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD34_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD35_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD35_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD35_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD35_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD36_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD36_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD36_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD36_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD37_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD37_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD37_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD37_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD38_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD38_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD38_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD38_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD39_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD39_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD39_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD39_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD40_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD40_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD40_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD40_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD41_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD41_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD41_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD41_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD42_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD42_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD42_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD42_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD43_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD43_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD43_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD43_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD44_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD44_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD44_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD44_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD45_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD45_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD45_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD45_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD46_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD46_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD46_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD46_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD47_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD47_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD47_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD47_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *XPU_CONFIG - XPU TEST ENABLE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_CONFIG :: reserved0 [31:01] */
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_MASK                    0xfffffffe
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_SHIFT                   1

/* XPT_RAVE :: XPU_CONFIG :: TEST_ENABLE [00:00] */
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_MASK                  0x00000001
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_SHIFT                 0
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_DEFAULT               0x00000000

/***************************************************************************
 *XPU_TEST_CONTROL - XPU TEST CONTROL REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_MASK              0xfffffff0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_SHIFT             4

/* XPT_RAVE :: XPU_TEST_CONTROL :: EXT_IN [03:02] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_MASK                 0x0000000c
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_SHIFT                2
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_DEFAULT              0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL :: WAKE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_MASK                   0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_SHIFT                  1
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_DEFAULT                0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL :: INTR [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_MASK                   0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_SHIFT                  0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_DEFAULT                0x00000000

/***************************************************************************
 *XPU_TEST_CONTROL_EXT_IO - XPU TEST CONTROL EXT IO
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_SHIFT      9

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: WAIT [08:08] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_MASK            0x00000100
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_SHIFT           8
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_DEFAULT         0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: RD_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_MASK         0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_SHIFT        0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_DEFAULT      0x00000000

/***************************************************************************
 *XPU_TEST_OBSERVE_0 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_MASK            0xfffffffc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_SHIFT           2

/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: P_BITS [01:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_MASK               0x00000003
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_SHIFT              0

/***************************************************************************
 *XPU_TEST_OBSERVE_1 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_MASK            0x80000000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_SHIFT           31

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PSW [30:20] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_MASK            0x7ff00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_SHIFT           20

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PC [19:08] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_MASK             0x000fff00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_SHIFT            8

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_MASK           0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_SHIFT          0

/***************************************************************************
 *XPU_TEST_OBSERVE_EXT_IO - XPU TEST OBSERVE EXT IO REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: reserved0 [31:22] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_MASK       0xffc00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_SHIFT      22

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: ADDR [21:10] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_MASK            0x003ffc00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_SHIFT           10
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_DEFAULT         0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_DATA [09:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_MASK         0x000003fc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_SHIFT        2
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_DEFAULT      0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: RD_STROBE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_MASK       0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_SHIFT      1
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_DEFAULT    0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_STROBE [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_MASK       0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_SHIFT      0
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_DEFAULT    0x00000000

/***************************************************************************
 *RAVE_DIAGNOSTICS_CONTROL - RAVE Diagnostics Control Register
 ***************************************************************************/
/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved0 [31:14] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_MASK      0xffffc000
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_SHIFT     14

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: UPPER_TESTBUS_SEL [13:09] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_MASK 0x00003e00
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_SHIFT 9
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: LOWER_TESTBUS_SEL [08:04] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_MASK 0x000001f0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_SHIFT 4
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved_for_eco1 [03:03] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_MASK 0x00000008
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_SHIFT 3
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: NEXT_BREAKPOINT [02:02] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_MASK 0x00000004
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_SHIFT 2
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: BREAKPOINT_EN [01:01] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_MASK  0x00000002
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_SHIFT 1
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: DIAG_EN [00:00] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_SHIFT       0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_DEFAULT     0x00000000

/***************************************************************************
 *STOP_PACKET_COUNT_VALUE - Stop Packet Count Value
 ***************************************************************************/
/* XPT_RAVE :: STOP_PACKET_COUNT_VALUE :: STOP_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_MASK 0xffffffff
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_SHIFT 0
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_MODE_CONTROL - AVS SCV Filter mode
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_MASK   0xfffffffc
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_SHIFT  2

/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: AVS_SCV_FILTER_MODE [01:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_MASK 0x00000003
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_SHIFT 0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_0_TO_3 - AVS SCV Filter value 0 to 3
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_3 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_2 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_1 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_0 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_4_TO_7 - AVS SCV Filter value 4 to 7
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_7 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_6 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_5 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_4 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_DEFAULT 0x00000000

/***************************************************************************
 *AV_STATUS - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_MASK                     0xfc000000
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_SHIFT                    26

/* XPT_RAVE :: AV_STATUS :: XPU_RDY [25:25] */
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_MASK                       0x02000000
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_SHIFT                      25
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_DEFAULT                    0x00000000

/* XPT_RAVE :: AV_STATUS :: ITB_MEM_STATE_IDLE [24:24] */
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_MASK            0x01000000
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_SHIFT           24
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_DEFAULT         0x00000001

/* XPT_RAVE :: AV_STATUS :: CDB_MEM_STATE_IDLE [23:23] */
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_MASK            0x00800000
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_SHIFT           23
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_DEFAULT         0x00000001

/* XPT_RAVE :: AV_STATUS :: HWA_PKT_ACTIVE [22:22] */
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_MASK                0x00400000
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_SHIFT               22
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_DEFAULT             0x00000000

/* XPT_RAVE :: AV_STATUS :: DMA_BUSY [21:21] */
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_MASK                      0x00200000
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_SHIFT                     21
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_DEFAULT                   0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUF_OVERFLOW [20:20] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_MASK           0x00100000
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_SHIFT          20
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_DEFAULT        0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_WATERMARK [19:10] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_MASK       0x000ffc00
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_SHIFT      10
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_DEFAULT    0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_DEPTH [09:00] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_MASK           0x000003ff
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_SHIFT          0
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_DEFAULT        0x00000000

/***************************************************************************
 *PACKET_COUNT - RAVE input packet counter
 ***************************************************************************/
/* XPT_RAVE :: PACKET_COUNT :: PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_MASK               0xffffffff
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_SHIFT              0
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *DATA_START_ADDR_A - Pkt and HWA data buffer A base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_A :: reserved0 [31:28] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_MASK             0xf0000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_SHIFT            28

/* XPT_RAVE :: DATA_START_ADDR_A :: HWA_START [27:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_MASK             0x0fff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_DEFAULT          0x000000c0

/* XPT_RAVE :: DATA_START_ADDR_A :: reserved1 [15:12] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_MASK             0x0000f000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_SHIFT            12

/* XPT_RAVE :: DATA_START_ADDR_A :: PKT_START [11:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_MASK             0x00000fff
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_DEFAULT          0x00000000

/***************************************************************************
 *DATA_START_ADDR_B - Pkt and HWA data buffer B base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_B :: reserved0 [31:28] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_MASK             0xf0000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_SHIFT            28

/* XPT_RAVE :: DATA_START_ADDR_B :: HWA_START [27:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_MASK             0x0fff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_DEFAULT          0x00000320

/* XPT_RAVE :: DATA_START_ADDR_B :: reserved1 [15:12] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_MASK             0x0000f000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_SHIFT            12

/* XPT_RAVE :: DATA_START_ADDR_B :: PKT_START [11:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_MASK             0x00000fff
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_DEFAULT          0x00000260

/***************************************************************************
 *WATCHDOG_TIMER_VALUE - Watchdog Timer Timeout Value
 ***************************************************************************/
/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_MASK          0xfffe0000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_SHIFT         17

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_ENABLE [16:16] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_MASK 0x00010000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_SHIFT 16
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_DEFAULT 0x00000000

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_LOAD_VALUE [15:00] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_MASK 0x0000ffff
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_SHIFT 0
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *MISC_CONTROL - Miscellaneous Control
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL :: PACKET_CNT_CLR [31:31] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_MASK             0x80000000
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_SHIFT            31
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: WMARK_GRANULARITY [30:28] */
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_MASK          0x70000000
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_SHIFT         28
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_DEFAULT       0x00000003

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco0 [27:26] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_MASK          0x0c000000
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_SHIFT         26
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL :: NUM_CONTEXTS [25:20] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_MASK               0x03f00000
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_SHIFT              20
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_DEFAULT            0x00000018

/* XPT_RAVE :: MISC_CONTROL :: EMU_STATE_CLEAR [19:19] */
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_MASK            0x00080000
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_SHIFT           19
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_DEFAULT         0x00000000

/* XPT_RAVE :: MISC_CONTROL :: AV_WMARK_CLEAR [18:18] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_MASK             0x00040000
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_SHIFT            18
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: DMA_SPEEDUP_EN [17:17] */
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_SHIFT            17
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: MUX_BUFFER_SLOT_SIZE [16:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_MASK       0x00010000
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_SHIFT      16
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_DEFAULT    0x00000000

/* XPT_RAVE :: MISC_CONTROL :: INPUT_READ_RATE [15:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_MASK            0x0000f000
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_SHIFT           12
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_DEFAULT         0x00000002

/* XPT_RAVE :: MISC_CONTROL :: PES_COMPARATOR_RESET [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_MASK       0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_SHIFT      11
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_DEFAULT    0x00000000

/* XPT_RAVE :: MISC_CONTROL :: FORCE_SWITCH [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_MASK               0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_SHIFT              10
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_DEFAULT            0x00000000

/* XPT_RAVE :: MISC_CONTROL :: HW_FORCE_SWITCH_EN [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_MASK         0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_SHIFT        9
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_DEFAULT      0x00000000

/* XPT_RAVE :: MISC_CONTROL :: COUNTER_MODE [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_MASK               0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_SHIFT              8
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_DEFAULT            0x00000000

/* XPT_RAVE :: MISC_CONTROL :: NUM_DMA_CYCLES [07:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_MASK             0x000000f0
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_DEFAULT          0x00000003

/* XPT_RAVE :: MISC_CONTROL :: AV_ENABLE [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_MASK                  0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_SHIFT                 3
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_DEFAULT               0x00000000

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_MASK          0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_SHIFT         2
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL :: PS_WAKE [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_MASK                    0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_SHIFT                   1
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_DEFAULT                 0x00000000

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco2 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_MASK          0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_SHIFT         0
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_DEFAULT       0x00000000

/***************************************************************************
 *BASE_ADDRESSES - Record and SCD Base Addresses
 ***************************************************************************/
/* XPT_RAVE :: BASE_ADDRESSES :: reserved0 [31:13] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_MASK                0xffffe000
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_SHIFT               13

/* XPT_RAVE :: BASE_ADDRESSES :: SCD_BASE_ADDR [12:00] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_MASK            0x00001fff
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_SHIFT           0
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_DEFAULT         0x000006c0

/***************************************************************************
 *CX_HOLD_CLR_STATUS - Context Hold Status and Clear for CX 0 to 23
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_MASK            0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_SHIFT           24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX23_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_MASK            0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_SHIFT           23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX22_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_MASK            0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_SHIFT           22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX21_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_MASK            0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_SHIFT           21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX20_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_MASK            0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_SHIFT           20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX19_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_MASK            0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_SHIFT           19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX18_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_MASK            0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_SHIFT           18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX17_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_MASK            0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_SHIFT           17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX16_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_MASK            0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_SHIFT           16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX15_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_MASK            0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_SHIFT           15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX14_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_MASK            0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_SHIFT           14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX13_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_MASK            0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_SHIFT           13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX12_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_MASK            0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_SHIFT           12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX11_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_MASK            0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_SHIFT           11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX10_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_MASK            0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_SHIFT           10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX9_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_MASK             0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_SHIFT            9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX8_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_MASK             0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_SHIFT            8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX7_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_MASK             0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_SHIFT            7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX6_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_MASK             0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_SHIFT            6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX5_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_MASK             0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_SHIFT            5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX4_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_MASK             0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_SHIFT            4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX3_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_MASK             0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_SHIFT            3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX2_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_MASK             0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_SHIFT            2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX1_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_MASK             0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_SHIFT            1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX0_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_MASK             0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_SHIFT            0

/***************************************************************************
 *CX_HOLD_CLR_STATUS_1 - Context Hold Status and Clear for CX 24 to 47
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_reserved0_MASK          0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_reserved0_SHIFT         24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX47_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX47_HOLD_MASK          0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX47_HOLD_SHIFT         23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX46_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX46_HOLD_MASK          0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX46_HOLD_SHIFT         22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX45_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX45_HOLD_MASK          0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX45_HOLD_SHIFT         21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX44_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX44_HOLD_MASK          0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX44_HOLD_SHIFT         20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX43_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX43_HOLD_MASK          0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX43_HOLD_SHIFT         19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX42_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX42_HOLD_MASK          0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX42_HOLD_SHIFT         18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX41_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX41_HOLD_MASK          0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX41_HOLD_SHIFT         17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX40_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX40_HOLD_MASK          0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX40_HOLD_SHIFT         16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX39_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX39_HOLD_MASK          0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX39_HOLD_SHIFT         15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX38_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX38_HOLD_MASK          0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX38_HOLD_SHIFT         14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX37_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX37_HOLD_MASK          0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX37_HOLD_SHIFT         13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX36_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX36_HOLD_MASK          0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX36_HOLD_SHIFT         12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX35_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX35_HOLD_MASK          0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX35_HOLD_SHIFT         11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX34_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX34_HOLD_MASK          0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX34_HOLD_SHIFT         10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX33_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX33_HOLD_MASK          0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX33_HOLD_SHIFT         9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX32_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX32_HOLD_MASK          0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX32_HOLD_SHIFT         8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX31_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX31_HOLD_MASK          0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX31_HOLD_SHIFT         7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX30_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX30_HOLD_MASK          0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX30_HOLD_SHIFT         6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX29_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX29_HOLD_MASK          0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX29_HOLD_SHIFT         5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX28_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX28_HOLD_MASK          0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX28_HOLD_SHIFT         4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX27_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX27_HOLD_MASK          0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX27_HOLD_SHIFT         3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX26_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX26_HOLD_MASK          0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX26_HOLD_SHIFT         2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX25_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX25_HOLD_MASK          0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX25_HOLD_SHIFT         1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX24_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX24_HOLD_MASK          0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX24_HOLD_SHIFT         0

/***************************************************************************
 *PB_BAND_HOLD_CLR_STATUS - Playback Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: PB_BAND_HOLD_CLR_STATUS :: PLAYBACK_BAND_HOLD [31:00] */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_MASK 0xffffffff
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_SHIFT 0

/***************************************************************************
 *FE_BAND_HOLD_CLR_STATUS - FE parser Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_MASK       0xffff0000
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_SHIFT      16

/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: FE_BAND_HOLD [15:00] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_MASK    0x0000ffff
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_SHIFT   0

/***************************************************************************
 *FW_WATERMARK - Firmware throughput watermark
 ***************************************************************************/
/* XPT_RAVE :: FW_WATERMARK :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_SHIFT                 16

/* XPT_RAVE :: FW_WATERMARK :: FIRMWARE_WMARK [15:00] */
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_MASK             0x0000ffff
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_SHIFT            0

/***************************************************************************
 *HW_WATCHDOG - Hardware Watchdog Counter
 ***************************************************************************/
/* XPT_RAVE :: HW_WATCHDOG :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_SHIFT                  16

/* XPT_RAVE :: HW_WATCHDOG :: HW_WATCHDOG_COUNT [15:00] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_MASK           0x0000ffff
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_SHIFT          0
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *MISC_CONTROL2 - Miscellaneous Control 2
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_SHIFT                8

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN7 [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_MASK              0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_SHIFT             7
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN6 [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_MASK              0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_SHIFT             6
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN5 [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_MASK              0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_SHIFT             5
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN4 [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_MASK              0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_SHIFT             4
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN3 [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_MASK              0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_SHIFT             3
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN2 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_MASK              0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_SHIFT             2
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN1 [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_MASK              0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_SHIFT             1
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN0 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_MASK              0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_SHIFT             0
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_DEFAULT           0x00000000

/***************************************************************************
 *MISC_CONTROL3 - Miscellaneous Control 3
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL3 :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_MASK                 0xff000000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_SHIFT                24

/* XPT_RAVE :: MISC_CONTROL3 :: SPARE_FUNC [23:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_MASK                0x00ff0000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_SHIFT               16
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_DEFAULT             0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: reserved1 [15:14] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_MASK                 0x0000c000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_SHIFT                14

/* XPT_RAVE :: MISC_CONTROL3 :: SINGLE_DMEM_MODE [13:13] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_MASK          0x00002000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_SHIFT         13
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: CXMEM_CS_FALLBACK [12:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_MASK         0x00001000
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_SHIFT        12
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_DEFAULT      0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DTS_PTS_REPORTING_IN_DMEM_FALLBACK [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_MASK 0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_SHIFT 11
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_MASK 0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_SHIFT 10
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: MPEG_STYLE_SCD_GEN_FALLBACK [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_MASK 0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_SHIFT 9
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_PTS_EXT_BTP_TRIMMED [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_MASK   0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_SHIFT  8
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: SC_PTS_SPLIT_FALLBACK [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_MASK     0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_SHIFT    7
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_DEFAULT  0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_SMEM_CS [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_MASK             0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_SHIFT            6
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_PMEM_CS [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_MASK             0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_SHIFT            5
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_DMEM_CS [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_MASK             0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_CONTEXT_EN_DIS [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_SHIFT 3
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_ITB_DIS [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_SHIFT       2
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_DEFAULT     0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_LTH_INT_FIX [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_MASK   0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_SHIFT  1
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_UTH_INT_FIX [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_MASK   0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_SHIFT  0
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_DEFAULT 0x00000000

/***************************************************************************
 *RC0_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC0_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC0_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC0_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC0_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC1_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC1_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC1_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC1_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC1_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC2_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC2_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC2_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC2_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC2_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC3_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC3_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC3_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC3_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC3_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC4_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC4_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC4_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC4_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC4_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC5_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC5_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC5_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC5_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC5_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC6_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC6_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC6_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC6_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC6_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC7_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC7_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC7_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC7_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC7_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC8_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC8_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC8_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC8_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC8_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *AV_STATUS2 - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS2 :: reserved0 [31:22] */
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_MASK                    0xffc00000
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_SHIFT                   22

/* XPT_RAVE :: AV_STATUS2 :: PONG_SCD_NUM [21:15] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_MASK                 0x003f8000
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_SHIFT                15
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_DEFAULT              0x00000000

/* XPT_RAVE :: AV_STATUS2 :: PING_SCD_NUM [14:08] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_MASK                 0x00007f00
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_SHIFT                8
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_DEFAULT              0x0000007f

/* XPT_RAVE :: AV_STATUS2 :: PONG_CONTEXT_NUM [07:04] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_MASK             0x000000f0
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_SHIFT            4
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_DEFAULT          0x0000000f

/* XPT_RAVE :: AV_STATUS2 :: PING_CONTEXT_NUM [03:00] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_MASK             0x0000000f
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_SHIFT            0
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_DEFAULT          0x0000000f

/***************************************************************************
 *ATSOFFSET_MAX_ERROR - Max error for ATS offset
 ***************************************************************************/
/* XPT_RAVE :: ATSOFFSET_MAX_ERROR :: MAX_ERROR [31:00] */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_MASK           0xffffffff
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_SHIFT          0
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_DEFAULT        0xffffffff

/***************************************************************************
 *INT_CX0 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX0 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX0_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX0_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX0 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX0 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX0 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX0 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX0 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX0 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX0 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX0 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX0 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX0 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX0 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX0 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX0 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX1 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX1 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX1_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX1_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX1 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX1 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX1 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX1 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX1 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX1 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX1 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX1 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX1 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX1 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX1 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX1 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX1 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX2 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX2 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX2_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX2_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX2 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX2 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX2 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX2 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX2 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX2 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX2 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX2 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX2 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX2 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX2 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX2 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX2 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX3 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX3 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX3_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX3_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX3 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX3 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX3 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX3 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX3 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX3 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX3 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX3 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX3 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX3 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX3 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX3 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX3 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX4 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX4 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX4_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX4_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX4 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX4 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX4 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX4 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX4 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX4 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX4 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX4 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX4 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX4 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX4 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX4 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX4 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX5 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX5 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX5_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX5_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX5 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX5 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX5 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX5 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX5 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX5 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX5 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX5 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX5 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX5 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX5 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX5 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX5 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX6 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX6 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX6_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX6_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX6 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX6 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX6 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX6 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX6 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX6 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX6 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX6 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX6 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX6 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX6 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX6 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX6 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX7 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX7 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX7_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX7_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX7 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX7 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX7 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX7 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX7 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX7 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX7 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX7 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX7 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX7 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX7 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX7 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX7 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX8 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX8 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX8_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX8_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX8 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX8 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX8 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX8 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX8 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX8 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX8 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX8 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX8 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX8 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX8 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX8 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX8 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX9 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX9 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX9_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX9_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX9 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX9 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX9 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX9 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX9 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX9 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX9 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX9 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX9 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX9 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX9 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX9 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX9 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX10 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX10 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX10_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX10_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX10 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX10 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX10 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX10 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX10 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX10 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX10 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX10 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX10 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX10 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX10 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX10 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX10 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX11 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX11 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX11_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX11_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX11 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX11 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX11 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX11 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX11 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX11 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX11 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX11 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX11 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX11 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX11 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX11 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX11 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX12 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX12 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX12_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX12_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX12 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX12 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX12 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX12 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX12 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX12 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX12 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX12 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX12 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX12 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX12 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX12 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX12 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX13 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX13 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX13_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX13_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX13 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX13 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX13 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX13 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX13 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX13 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX13 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX13 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX13 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX13 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX13 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX13 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX13 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX14 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX14 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX14_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX14_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX14 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX14 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX14 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX14 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX14 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX14 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX14 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX14 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX14 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX14 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX14 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX14 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX14 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX15 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX15 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX15_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX15_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX15 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX15 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX15 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX15 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX15 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX15 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX15 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX15 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX15 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX15 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX15 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX15 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX15 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX16 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX16 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX16_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX16_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX16 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX16 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX16 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX16 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX16 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX16 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX16 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX16 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX16 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX16 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX16 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX16 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX16 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX17 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX17 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX17_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX17_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX17 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX17 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX17 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX17 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX17 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX17 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX17 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX17 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX17 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX17 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX17 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX17 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX17 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX18 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX18 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX18_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX18_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX18 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX18 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX18 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX18 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX18 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX18 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX18 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX18 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX18 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX18 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX18 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX18 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX18 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX19 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX19 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX19_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX19_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX19 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX19 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX19 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX19 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX19 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX19 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX19 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX19 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX19 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX19 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX19 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX19 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX19 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX20 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX20 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX20_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX20_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX20 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX20 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX20 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX20 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX20 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX20 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX20 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX20 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX20 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX20 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX20 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX20 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX20 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX21 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX21 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX21_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX21_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX21 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX21 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX21 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX21 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX21 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX21 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX21 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX21 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX21 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX21 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX21 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX21 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX21 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX22 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX22 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX22_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX22_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX22 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX22 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX22 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX22 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX22 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX22 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX22 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX22 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX22 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX22 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX22 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX22 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX22 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX23 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX23 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX23_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX23_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX23 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX23 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX23 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX23 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX23 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX23 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX23 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX23 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX23 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX23 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX23 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX23 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX23 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_MISC - Miscellaneous Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_MISC :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_INT_MISC_reserved0_MASK                      0xfffff000
#define BCHP_XPT_RAVE_INT_MISC_reserved0_SHIFT                     12

/* XPT_RAVE :: INT_MISC :: reserved_for_eco1 [11:08] */
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_MASK              0x00000f00
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_SHIFT             8

/* XPT_RAVE :: INT_MISC :: MISC_INT7 [07:07] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_MASK                      0x00000080
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_SHIFT                     7

/* XPT_RAVE :: INT_MISC :: MISC_INT6 [06:06] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_SHIFT                     6

/* XPT_RAVE :: INT_MISC :: MISC_INT5 [05:05] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_MASK                      0x00000020
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_SHIFT                     5

/* XPT_RAVE :: INT_MISC :: MISC_INT4 [04:04] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_MASK                      0x00000010
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_SHIFT                     4

/* XPT_RAVE :: INT_MISC :: MISC_INT3 [03:03] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_MASK                      0x00000008
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_SHIFT                     3

/* XPT_RAVE :: INT_MISC :: MISC_INT2 [02:02] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_MASK                      0x00000004
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_SHIFT                     2

/* XPT_RAVE :: INT_MISC :: MISC_INT1 [01:01] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_MASK                      0x00000002
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_SHIFT                     1

/* XPT_RAVE :: INT_MISC :: MISC_INT0 [00:00] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_MASK                      0x00000001
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_SHIFT                     0

/***************************************************************************
 *CXMEM_A%i - Context Table 0 (for contexts 0 - 15) 0..255
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_BASE                          0x00a25974
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_START                         0
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_END                           255
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *CXMEM_A%i - Context Table 0 (for contexts 0 - 15) 0..255
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_Ai :: CX15_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_G_MASK                     0x80000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_G_SHIFT                    31

/* XPT_RAVE :: CXMEM_Ai :: CX15_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_R_MASK                     0x40000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_R_SHIFT                    30

/* XPT_RAVE :: CXMEM_Ai :: CX14_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_G_MASK                     0x20000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_G_SHIFT                    29

/* XPT_RAVE :: CXMEM_Ai :: CX14_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_R_MASK                     0x10000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_R_SHIFT                    28

/* XPT_RAVE :: CXMEM_Ai :: CX13_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_G_MASK                     0x08000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_G_SHIFT                    27

/* XPT_RAVE :: CXMEM_Ai :: CX13_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_R_MASK                     0x04000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_R_SHIFT                    26

/* XPT_RAVE :: CXMEM_Ai :: CX12_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_G_MASK                     0x02000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_G_SHIFT                    25

/* XPT_RAVE :: CXMEM_Ai :: CX12_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_R_MASK                     0x01000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_R_SHIFT                    24

/* XPT_RAVE :: CXMEM_Ai :: CX11_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_G_MASK                     0x00800000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_G_SHIFT                    23

/* XPT_RAVE :: CXMEM_Ai :: CX11_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_R_MASK                     0x00400000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_R_SHIFT                    22

/* XPT_RAVE :: CXMEM_Ai :: CX10_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_G_MASK                     0x00200000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_G_SHIFT                    21

/* XPT_RAVE :: CXMEM_Ai :: CX10_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_R_MASK                     0x00100000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_R_SHIFT                    20

/* XPT_RAVE :: CXMEM_Ai :: CX9_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_G_MASK                      0x00080000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_G_SHIFT                     19

/* XPT_RAVE :: CXMEM_Ai :: CX9_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_R_MASK                      0x00040000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_R_SHIFT                     18

/* XPT_RAVE :: CXMEM_Ai :: CX8_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_G_MASK                      0x00020000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_G_SHIFT                     17

/* XPT_RAVE :: CXMEM_Ai :: CX8_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_R_MASK                      0x00010000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_R_SHIFT                     16

/* XPT_RAVE :: CXMEM_Ai :: CX7_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_G_MASK                      0x00008000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_G_SHIFT                     15

/* XPT_RAVE :: CXMEM_Ai :: CX7_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_R_MASK                      0x00004000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_R_SHIFT                     14

/* XPT_RAVE :: CXMEM_Ai :: CX6_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_G_MASK                      0x00002000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_G_SHIFT                     13

/* XPT_RAVE :: CXMEM_Ai :: CX6_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_R_MASK                      0x00001000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_R_SHIFT                     12

/* XPT_RAVE :: CXMEM_Ai :: CX5_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_G_MASK                      0x00000800
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_G_SHIFT                     11

/* XPT_RAVE :: CXMEM_Ai :: CX5_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_R_MASK                      0x00000400
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_R_SHIFT                     10

/* XPT_RAVE :: CXMEM_Ai :: CX4_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_G_MASK                      0x00000200
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_G_SHIFT                     9

/* XPT_RAVE :: CXMEM_Ai :: CX4_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_R_MASK                      0x00000100
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_R_SHIFT                     8

/* XPT_RAVE :: CXMEM_Ai :: CX3_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_G_MASK                      0x00000080
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_G_SHIFT                     7

/* XPT_RAVE :: CXMEM_Ai :: CX3_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_R_MASK                      0x00000040
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_R_SHIFT                     6

/* XPT_RAVE :: CXMEM_Ai :: CX2_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_G_MASK                      0x00000020
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_G_SHIFT                     5

/* XPT_RAVE :: CXMEM_Ai :: CX2_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_R_MASK                      0x00000010
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_R_SHIFT                     4

/* XPT_RAVE :: CXMEM_Ai :: CX1_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_G_MASK                      0x00000008
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_G_SHIFT                     3

/* XPT_RAVE :: CXMEM_Ai :: CX1_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_R_MASK                      0x00000004
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_R_SHIFT                     2

/* XPT_RAVE :: CXMEM_Ai :: CX0_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_G_MASK                      0x00000002
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_G_SHIFT                     1

/* XPT_RAVE :: CXMEM_Ai :: CX0_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_R_MASK                      0x00000001
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_R_SHIFT                     0


/***************************************************************************
 *CXMEM_B%i - Context Table 1 (for contexts 16 - 31) 0..255
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_BASE                          0x00a26174
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_START                         0
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_END                           255
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *CXMEM_B%i - Context Table 1 (for contexts 16 - 31) 0..255
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_Bi :: CX31_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_G_MASK                     0x80000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_G_SHIFT                    31

/* XPT_RAVE :: CXMEM_Bi :: CX31_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_R_MASK                     0x40000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_R_SHIFT                    30

/* XPT_RAVE :: CXMEM_Bi :: CX30_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_G_MASK                     0x20000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_G_SHIFT                    29

/* XPT_RAVE :: CXMEM_Bi :: CX30_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_R_MASK                     0x10000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_R_SHIFT                    28

/* XPT_RAVE :: CXMEM_Bi :: CX29_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_G_MASK                     0x08000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_G_SHIFT                    27

/* XPT_RAVE :: CXMEM_Bi :: CX29_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_R_MASK                     0x04000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_R_SHIFT                    26

/* XPT_RAVE :: CXMEM_Bi :: CX28_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_G_MASK                     0x02000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_G_SHIFT                    25

/* XPT_RAVE :: CXMEM_Bi :: CX28_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_R_MASK                     0x01000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_R_SHIFT                    24

/* XPT_RAVE :: CXMEM_Bi :: CX27_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_G_MASK                     0x00800000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_G_SHIFT                    23

/* XPT_RAVE :: CXMEM_Bi :: CX27_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_R_MASK                     0x00400000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_R_SHIFT                    22

/* XPT_RAVE :: CXMEM_Bi :: CX26_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_G_MASK                     0x00200000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_G_SHIFT                    21

/* XPT_RAVE :: CXMEM_Bi :: CX26_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_R_MASK                     0x00100000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_R_SHIFT                    20

/* XPT_RAVE :: CXMEM_Bi :: CX25_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_G_MASK                     0x00080000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_G_SHIFT                    19

/* XPT_RAVE :: CXMEM_Bi :: CX25_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_R_MASK                     0x00040000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_R_SHIFT                    18

/* XPT_RAVE :: CXMEM_Bi :: CX24_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_G_MASK                     0x00020000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_G_SHIFT                    17

/* XPT_RAVE :: CXMEM_Bi :: CX24_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_R_MASK                     0x00010000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_R_SHIFT                    16

/* XPT_RAVE :: CXMEM_Bi :: CX23_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_G_MASK                     0x00008000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_G_SHIFT                    15

/* XPT_RAVE :: CXMEM_Bi :: CX23_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_R_MASK                     0x00004000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_R_SHIFT                    14

/* XPT_RAVE :: CXMEM_Bi :: CX22_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_G_MASK                     0x00002000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_G_SHIFT                    13

/* XPT_RAVE :: CXMEM_Bi :: CX22_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_R_MASK                     0x00001000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_R_SHIFT                    12

/* XPT_RAVE :: CXMEM_Bi :: CX21_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_G_MASK                     0x00000800
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_G_SHIFT                    11

/* XPT_RAVE :: CXMEM_Bi :: CX21_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_R_MASK                     0x00000400
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_R_SHIFT                    10

/* XPT_RAVE :: CXMEM_Bi :: CX20_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_G_MASK                     0x00000200
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_G_SHIFT                    9

/* XPT_RAVE :: CXMEM_Bi :: CX20_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_R_MASK                     0x00000100
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_R_SHIFT                    8

/* XPT_RAVE :: CXMEM_Bi :: CX19_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_G_MASK                     0x00000080
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_G_SHIFT                    7

/* XPT_RAVE :: CXMEM_Bi :: CX19_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_R_MASK                     0x00000040
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_R_SHIFT                    6

/* XPT_RAVE :: CXMEM_Bi :: CX18_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_G_MASK                     0x00000020
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_G_SHIFT                    5

/* XPT_RAVE :: CXMEM_Bi :: CX18_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_R_MASK                     0x00000010
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_R_SHIFT                    4

/* XPT_RAVE :: CXMEM_Bi :: CX17_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_G_MASK                     0x00000008
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_G_SHIFT                    3

/* XPT_RAVE :: CXMEM_Bi :: CX17_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_R_MASK                     0x00000004
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_R_SHIFT                    2

/* XPT_RAVE :: CXMEM_Bi :: CX16_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_G_MASK                     0x00000002
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_G_SHIFT                    1

/* XPT_RAVE :: CXMEM_Bi :: CX16_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_R_MASK                     0x00000001
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_R_SHIFT                    0


/***************************************************************************
 *DMEM%i - Data Memory Address 0..4095
 ***************************************************************************/
#define BCHP_XPT_RAVE_DMEMi_ARRAY_BASE                             0x00a27200
#define BCHP_XPT_RAVE_DMEMi_ARRAY_START                            0
#define BCHP_XPT_RAVE_DMEMi_ARRAY_END                              4095
#define BCHP_XPT_RAVE_DMEMi_ARRAY_ELEMENT_SIZE                     32

/***************************************************************************
 *DMEM%i - Data Memory Address 0..4095
 ***************************************************************************/
/* XPT_RAVE :: DMEMi :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_SHIFT                8

/* XPT_RAVE :: DMEMi :: DATA [07:00] */
#define BCHP_XPT_RAVE_DMEMi_DATA_MASK                              0x000000ff
#define BCHP_XPT_RAVE_DMEMi_DATA_SHIFT                             0


/***************************************************************************
 *TPIT_TIME_TICK - TPIT Time Tick Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_TIME_TICK :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_MASK                0xff000000
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_SHIFT               24

/* XPT_RAVE :: TPIT_TIME_TICK :: TPIT_TIME_TICK [23:00] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_MASK           0x00ffffff
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_SHIFT          0
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_DEFAULT        0x00000000

/***************************************************************************
 *TPIT_PKT_TIMEOUT - TPIT Time Packet Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: TPIT_PKT_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_DEFAULT    0x00000000

/***************************************************************************
 *TPIT_EVE_TIMEOUT - TPIT Time Event Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: TPIT_EVE_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_DEFAULT    0x00000000

/***************************************************************************
 *EMM_TID_MODE - TPIT EMM_TID_MODE Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_F [31:30] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_MASK             0xc0000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_SHIFT            30
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_E [29:28] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_MASK             0x30000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_SHIFT            28
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_D [27:26] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_MASK             0x0c000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_SHIFT            26
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_C [25:24] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_MASK             0x03000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_SHIFT            24
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_B [23:22] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_MASK             0x00c00000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_SHIFT            22
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_A [21:20] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_MASK             0x00300000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_SHIFT            20
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_9 [19:18] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_MASK             0x000c0000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_SHIFT            18
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_8 [17:16] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_MASK             0x00030000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_SHIFT            16
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_7 [15:14] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_MASK             0x0000c000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_SHIFT            14
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_6 [13:12] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_MASK             0x00003000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_SHIFT            12
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_5 [11:10] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_MASK             0x00000c00
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_SHIFT            10
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_4 [09:08] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_MASK             0x00000300
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_SHIFT            8
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_3 [07:06] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_MASK             0x000000c0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_SHIFT            6
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_2 [05:04] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_MASK             0x00000030
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_SHIFT            4
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_1 [03:02] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_MASK             0x0000000c
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_SHIFT            2
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_0 [01:00] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_MASK             0x00000003
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_SHIFT            0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_DEFAULT          0x00000000

/***************************************************************************
 *EMM_TID - TPIT EMM_TID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_EMM_TID_reserved0_MASK                       0xfffffe00
#define BCHP_XPT_RAVE_EMM_TID_reserved0_SHIFT                      9

/* XPT_RAVE :: EMM_TID :: EMM_TID_EN [08:08] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_MASK                      0x00000100
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_SHIFT                     8
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_DEFAULT                   0x00000000

/* XPT_RAVE :: EMM_TID :: EMM_TID [07:04] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_MASK                         0x000000f0
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_SHIFT                        4
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_DEFAULT                      0x00000000

/* XPT_RAVE :: EMM_TID :: reserved1 [03:00] */
#define BCHP_XPT_RAVE_EMM_TID_reserved1_MASK                       0x0000000f
#define BCHP_XPT_RAVE_EMM_TID_reserved1_SHIFT                      0

/***************************************************************************
 *EMM_CTRL_ID - TPIT EMM_CTRL_ID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_CTRL_ID :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_SHIFT                  16

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_8 [15:14] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_MASK         0x0000c000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_SHIFT        14
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_7 [13:12] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_MASK         0x00003000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_SHIFT        12
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_6 [11:10] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_MASK         0x00000c00
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_SHIFT        10
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_5 [09:08] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_MASK         0x00000300
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_SHIFT        8
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_4 [07:06] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_MASK         0x000000c0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_SHIFT        6
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_3 [05:04] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_MASK         0x00000030
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_SHIFT        4
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_DEFAULT      0x00000003

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_2 [03:02] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_MASK         0x0000000c
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_SHIFT        2
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_DEFAULT      0x00000002

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_1 [01:00] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_MASK         0x00000003
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_SHIFT        0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_DEFAULT      0x00000001

/***************************************************************************
 *EMM_DATA_ID_1 - TPIT EMM_DATA_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_1 :: EMM_DATA_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_2 - TPIT EMM_DATA_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_2 :: EMM_DATA_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_3 - TPIT EMM_DATA_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_3 :: EMM_DATA_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_4 - TPIT EMM_DATA_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_4 :: EMM_DATA_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_5 - TPIT EMM_DATA_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_5 :: EMM_DATA_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_6 - TPIT EMM_DATA_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_6 :: EMM_DATA_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_7 - TPIT EMM_DATA_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_7 :: EMM_DATA_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_8 - TPIT EMM_DATA_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_8 :: EMM_DATA_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_DEFAULT          0x00000000

/***************************************************************************
 *EMM_MASK_ID_1 - TPIT EMM_MASK_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_1 :: EMM_DATA_MASK_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_2 - TPIT EMM_MASK_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_2 :: EMM_DATA_MASK_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_3 - TPIT EMM_MASK_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_3 :: EMM_DATA_MASK_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_4 - TPIT EMM_MASK_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_4 :: EMM_DATA_MASK_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_5 - TPIT EMM_MASK_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_5 :: EMM_DATA_MASK_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_6 - TPIT EMM_MASK_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_6 :: EMM_DATA_MASK_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_7 - TPIT EMM_MASK_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_7 :: EMM_DATA_MASK_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_8 - TPIT EMM_MASK_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_8 :: EMM_DATA_MASK_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_DEFAULT     0x00000000

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_BASE                  0x00a2b260
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_BASE                  0x00a2b2e0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_BASE                  0x00a2b360
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_BASE                  0x00a2b3e0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_BASE                  0x00a2b460
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_BASE                  0x00a2b4e0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_BASE                  0x00a2b560
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_BASE                  0x00a2b5e0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_BASE                  0x00a2b660
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_BASE                  0x00a2b6e0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_BASE                  0x00a2b760
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_BASE                  0x00a2b7e0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_BASE                  0x00a2b860
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_BASE                  0x00a2b8e0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_BASE                  0x00a2b960
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_BASE                  0x00a2b9e0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT0_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT0_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT0_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT0_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT0_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT0_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT0_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT0_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT0_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT0_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT0_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT0_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT0_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT0_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT0_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT1_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT1_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT1_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT1_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT1_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT1_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT1_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT1_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT1_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT1_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT1_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT1_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT1_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT1_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT1_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT2_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT2_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT2_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT2_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT2_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT2_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT2_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT2_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT2_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT2_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT2_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT2_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT2_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT2_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT2_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT3_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT3_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT3_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT3_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT3_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT3_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT3_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT3_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT3_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT3_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT3_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT3_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT3_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT3_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT3_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT4_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT4_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT4_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT4_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT4_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT4_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT4_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT4_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT4_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT4_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT4_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT4_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT4_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT4_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT4_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT5_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT5_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT5_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT5_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT5_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT5_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT5_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT5_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT5_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT5_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT5_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT5_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT5_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT5_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT5_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT6_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT6_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT6_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT6_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT6_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT6_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT6_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT6_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT6_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT6_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT6_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT6_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT6_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT6_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT6_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT7_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT7_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT7_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT7_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT7_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT7_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT7_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT7_STATE3 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT7_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT7_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT7_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT7_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT7_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT7_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT7_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT_STATE_CONTEXT0 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT1 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT2 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT3 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT4 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT5 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT6 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT7 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT8 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT9 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT10 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT11 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT12 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT13 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT14 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT15 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT16 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT17 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT18 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT19 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT20 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT21 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT22 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT23 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_H__ */

/* End of File */
