<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CLOCKS"><meta name="keywords" content="rust, rustlang, rust-lang, clocks"><title>rp2040_pac::clocks - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module clocks</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="#">clocks</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/rp2040_pac/clocks.rs.html#1-325">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CLOCKS</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_adc_ctrl/index.html" title="rp2040_pac::clocks::clk_adc_ctrl mod">clk_adc_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_adc_div/index.html" title="rp2040_pac::clocks::clk_adc_div mod">clk_adc_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_adc_selected/index.html" title="rp2040_pac::clocks::clk_adc_selected mod">clk_adc_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout0_ctrl/index.html" title="rp2040_pac::clocks::clk_gpout0_ctrl mod">clk_gpout0_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout0_div/index.html" title="rp2040_pac::clocks::clk_gpout0_div mod">clk_gpout0_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout0_selected/index.html" title="rp2040_pac::clocks::clk_gpout0_selected mod">clk_gpout0_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout1_ctrl/index.html" title="rp2040_pac::clocks::clk_gpout1_ctrl mod">clk_gpout1_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout1_div/index.html" title="rp2040_pac::clocks::clk_gpout1_div mod">clk_gpout1_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout1_selected/index.html" title="rp2040_pac::clocks::clk_gpout1_selected mod">clk_gpout1_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout2_ctrl/index.html" title="rp2040_pac::clocks::clk_gpout2_ctrl mod">clk_gpout2_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout2_div/index.html" title="rp2040_pac::clocks::clk_gpout2_div mod">clk_gpout2_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout2_selected/index.html" title="rp2040_pac::clocks::clk_gpout2_selected mod">clk_gpout2_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout3_ctrl/index.html" title="rp2040_pac::clocks::clk_gpout3_ctrl mod">clk_gpout3_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout3_div/index.html" title="rp2040_pac::clocks::clk_gpout3_div mod">clk_gpout3_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_gpout3_selected/index.html" title="rp2040_pac::clocks::clk_gpout3_selected mod">clk_gpout3_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_peri_ctrl/index.html" title="rp2040_pac::clocks::clk_peri_ctrl mod">clk_peri_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_peri_selected/index.html" title="rp2040_pac::clocks::clk_peri_selected mod">clk_peri_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_ref_ctrl/index.html" title="rp2040_pac::clocks::clk_ref_ctrl mod">clk_ref_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_ref_div/index.html" title="rp2040_pac::clocks::clk_ref_div mod">clk_ref_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_ref_selected/index.html" title="rp2040_pac::clocks::clk_ref_selected mod">clk_ref_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_rtc_ctrl/index.html" title="rp2040_pac::clocks::clk_rtc_ctrl mod">clk_rtc_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_rtc_div/index.html" title="rp2040_pac::clocks::clk_rtc_div mod">clk_rtc_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_rtc_selected/index.html" title="rp2040_pac::clocks::clk_rtc_selected mod">clk_rtc_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_sys_ctrl/index.html" title="rp2040_pac::clocks::clk_sys_ctrl mod">clk_sys_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_sys_div/index.html" title="rp2040_pac::clocks::clk_sys_div mod">clk_sys_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_sys_resus_ctrl/index.html" title="rp2040_pac::clocks::clk_sys_resus_ctrl mod">clk_sys_resus_ctrl</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_sys_resus_status/index.html" title="rp2040_pac::clocks::clk_sys_resus_status mod">clk_sys_resus_status</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_sys_selected/index.html" title="rp2040_pac::clocks::clk_sys_selected mod">clk_sys_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
The glitchless multiplexer does not switch instantaneously (to avoid glitches), so software should poll this register to wait for the switch to complete. This register contains one decoded bit for each of the clock sources enumerated in the CTRL SRC field. At most one of these bits will be set at any time, indicating that clock is currently present at the output of the glitchless mux. Whilst switching is in progress, this register may briefly show all-0s.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_usb_ctrl/index.html" title="rp2040_pac::clocks::clk_usb_ctrl mod">clk_usb_ctrl</a></div><div class="item-right docblock-short"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_usb_div/index.html" title="rp2040_pac::clocks::clk_usb_div mod">clk_usb_div</a></div><div class="item-right docblock-short"><p>Clock divisor, can be changed on-the-fly</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="clk_usb_selected/index.html" title="rp2040_pac::clocks::clk_usb_selected mod">clk_usb_selected</a></div><div class="item-right docblock-short"><p>Indicates which SRC is currently selected by the glitchless mux (one-hot).<br />
This slice does not have a glitchless mux (only the AUX_SRC field is present, not SRC) so this register is hardwired to 0x1.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="enabled0/index.html" title="rp2040_pac::clocks::enabled0 mod">enabled0</a></div><div class="item-right docblock-short"><p>indicates the state of the clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="enabled1/index.html" title="rp2040_pac::clocks::enabled1 mod">enabled1</a></div><div class="item-right docblock-short"><p>indicates the state of the clock enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_delay/index.html" title="rp2040_pac::clocks::fc0_delay mod">fc0_delay</a></div><div class="item-right docblock-short"><p>Delays the start of frequency counting to allow the mux to settle<br />
Delay is measured in multiples of the reference clock period</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_interval/index.html" title="rp2040_pac::clocks::fc0_interval mod">fc0_interval</a></div><div class="item-right docblock-short"><p>The test interval is 0.98us * 2<strong>interval, but let’s call it 1us * 2</strong>interval<br />
The default gives a test interval of 250us</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_max_khz/index.html" title="rp2040_pac::clocks::fc0_max_khz mod">fc0_max_khz</a></div><div class="item-right docblock-short"><p>Maximum pass frequency in kHz. This is optional. Set to 0x1ffffff if you are not using the pass/fail flags</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_min_khz/index.html" title="rp2040_pac::clocks::fc0_min_khz mod">fc0_min_khz</a></div><div class="item-right docblock-short"><p>Minimum pass frequency in kHz. This is optional. Set to 0 if you are not using the pass/fail flags</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_ref_khz/index.html" title="rp2040_pac::clocks::fc0_ref_khz mod">fc0_ref_khz</a></div><div class="item-right docblock-short"><p>Reference clock frequency in kHz</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_result/index.html" title="rp2040_pac::clocks::fc0_result mod">fc0_result</a></div><div class="item-right docblock-short"><p>Result of frequency measurement, only valid when status_done=1</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_src/index.html" title="rp2040_pac::clocks::fc0_src mod">fc0_src</a></div><div class="item-right docblock-short"><p>Clock sent to frequency counter, set to 0 when not required<br />
Writing to this register initiates the frequency count</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="fc0_status/index.html" title="rp2040_pac::clocks::fc0_status mod">fc0_status</a></div><div class="item-right docblock-short"><p>Frequency counter status</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="inte/index.html" title="rp2040_pac::clocks::inte mod">inte</a></div><div class="item-right docblock-short"><p>Interrupt Enable</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="intf/index.html" title="rp2040_pac::clocks::intf mod">intf</a></div><div class="item-right docblock-short"><p>Interrupt Force</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="intr/index.html" title="rp2040_pac::clocks::intr mod">intr</a></div><div class="item-right docblock-short"><p>Raw Interrupts</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ints/index.html" title="rp2040_pac::clocks::ints mod">ints</a></div><div class="item-right docblock-short"><p>Interrupt status after masking &amp; forcing</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="sleep_en0/index.html" title="rp2040_pac::clocks::sleep_en0 mod">sleep_en0</a></div><div class="item-right docblock-short"><p>enable clock in sleep mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="sleep_en1/index.html" title="rp2040_pac::clocks::sleep_en1 mod">sleep_en1</a></div><div class="item-right docblock-short"><p>enable clock in sleep mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="wake_en0/index.html" title="rp2040_pac::clocks::wake_en0 mod">wake_en0</a></div><div class="item-right docblock-short"><p>enable clock in wake mode</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="wake_en1/index.html" title="rp2040_pac::clocks::wake_en1 mod">wake_en1</a></div><div class="item-right docblock-short"><p>enable clock in wake mode</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::clocks::RegisterBlock struct">RegisterBlock</a></div><div class="item-right docblock-short"><p>Register block</p>
</div></div></div><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_ADC_CTRL.html" title="rp2040_pac::clocks::CLK_ADC_CTRL type">CLK_ADC_CTRL</a></div><div class="item-right docblock-short"><p>CLK_ADC_CTRL register accessor: an alias for <code>Reg&lt;CLK_ADC_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_ADC_DIV.html" title="rp2040_pac::clocks::CLK_ADC_DIV type">CLK_ADC_DIV</a></div><div class="item-right docblock-short"><p>CLK_ADC_DIV register accessor: an alias for <code>Reg&lt;CLK_ADC_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_ADC_SELECTED.html" title="rp2040_pac::clocks::CLK_ADC_SELECTED type">CLK_ADC_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_ADC_SELECTED register accessor: an alias for <code>Reg&lt;CLK_ADC_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT0_CTRL.html" title="rp2040_pac::clocks::CLK_GPOUT0_CTRL type">CLK_GPOUT0_CTRL</a></div><div class="item-right docblock-short"><p>CLK_GPOUT0_CTRL register accessor: an alias for <code>Reg&lt;CLK_GPOUT0_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT0_DIV.html" title="rp2040_pac::clocks::CLK_GPOUT0_DIV type">CLK_GPOUT0_DIV</a></div><div class="item-right docblock-short"><p>CLK_GPOUT0_DIV register accessor: an alias for <code>Reg&lt;CLK_GPOUT0_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT0_SELECTED.html" title="rp2040_pac::clocks::CLK_GPOUT0_SELECTED type">CLK_GPOUT0_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_GPOUT0_SELECTED register accessor: an alias for <code>Reg&lt;CLK_GPOUT0_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT1_CTRL.html" title="rp2040_pac::clocks::CLK_GPOUT1_CTRL type">CLK_GPOUT1_CTRL</a></div><div class="item-right docblock-short"><p>CLK_GPOUT1_CTRL register accessor: an alias for <code>Reg&lt;CLK_GPOUT1_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT1_DIV.html" title="rp2040_pac::clocks::CLK_GPOUT1_DIV type">CLK_GPOUT1_DIV</a></div><div class="item-right docblock-short"><p>CLK_GPOUT1_DIV register accessor: an alias for <code>Reg&lt;CLK_GPOUT1_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT1_SELECTED.html" title="rp2040_pac::clocks::CLK_GPOUT1_SELECTED type">CLK_GPOUT1_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_GPOUT1_SELECTED register accessor: an alias for <code>Reg&lt;CLK_GPOUT1_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT2_CTRL.html" title="rp2040_pac::clocks::CLK_GPOUT2_CTRL type">CLK_GPOUT2_CTRL</a></div><div class="item-right docblock-short"><p>CLK_GPOUT2_CTRL register accessor: an alias for <code>Reg&lt;CLK_GPOUT2_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT2_DIV.html" title="rp2040_pac::clocks::CLK_GPOUT2_DIV type">CLK_GPOUT2_DIV</a></div><div class="item-right docblock-short"><p>CLK_GPOUT2_DIV register accessor: an alias for <code>Reg&lt;CLK_GPOUT2_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT2_SELECTED.html" title="rp2040_pac::clocks::CLK_GPOUT2_SELECTED type">CLK_GPOUT2_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_GPOUT2_SELECTED register accessor: an alias for <code>Reg&lt;CLK_GPOUT2_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT3_CTRL.html" title="rp2040_pac::clocks::CLK_GPOUT3_CTRL type">CLK_GPOUT3_CTRL</a></div><div class="item-right docblock-short"><p>CLK_GPOUT3_CTRL register accessor: an alias for <code>Reg&lt;CLK_GPOUT3_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT3_DIV.html" title="rp2040_pac::clocks::CLK_GPOUT3_DIV type">CLK_GPOUT3_DIV</a></div><div class="item-right docblock-short"><p>CLK_GPOUT3_DIV register accessor: an alias for <code>Reg&lt;CLK_GPOUT3_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_GPOUT3_SELECTED.html" title="rp2040_pac::clocks::CLK_GPOUT3_SELECTED type">CLK_GPOUT3_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_GPOUT3_SELECTED register accessor: an alias for <code>Reg&lt;CLK_GPOUT3_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_PERI_CTRL.html" title="rp2040_pac::clocks::CLK_PERI_CTRL type">CLK_PERI_CTRL</a></div><div class="item-right docblock-short"><p>CLK_PERI_CTRL register accessor: an alias for <code>Reg&lt;CLK_PERI_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_PERI_SELECTED.html" title="rp2040_pac::clocks::CLK_PERI_SELECTED type">CLK_PERI_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_PERI_SELECTED register accessor: an alias for <code>Reg&lt;CLK_PERI_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_REF_CTRL.html" title="rp2040_pac::clocks::CLK_REF_CTRL type">CLK_REF_CTRL</a></div><div class="item-right docblock-short"><p>CLK_REF_CTRL register accessor: an alias for <code>Reg&lt;CLK_REF_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_REF_DIV.html" title="rp2040_pac::clocks::CLK_REF_DIV type">CLK_REF_DIV</a></div><div class="item-right docblock-short"><p>CLK_REF_DIV register accessor: an alias for <code>Reg&lt;CLK_REF_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_REF_SELECTED.html" title="rp2040_pac::clocks::CLK_REF_SELECTED type">CLK_REF_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_REF_SELECTED register accessor: an alias for <code>Reg&lt;CLK_REF_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_RTC_CTRL.html" title="rp2040_pac::clocks::CLK_RTC_CTRL type">CLK_RTC_CTRL</a></div><div class="item-right docblock-short"><p>CLK_RTC_CTRL register accessor: an alias for <code>Reg&lt;CLK_RTC_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_RTC_DIV.html" title="rp2040_pac::clocks::CLK_RTC_DIV type">CLK_RTC_DIV</a></div><div class="item-right docblock-short"><p>CLK_RTC_DIV register accessor: an alias for <code>Reg&lt;CLK_RTC_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_RTC_SELECTED.html" title="rp2040_pac::clocks::CLK_RTC_SELECTED type">CLK_RTC_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_RTC_SELECTED register accessor: an alias for <code>Reg&lt;CLK_RTC_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_SYS_CTRL.html" title="rp2040_pac::clocks::CLK_SYS_CTRL type">CLK_SYS_CTRL</a></div><div class="item-right docblock-short"><p>CLK_SYS_CTRL register accessor: an alias for <code>Reg&lt;CLK_SYS_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_SYS_DIV.html" title="rp2040_pac::clocks::CLK_SYS_DIV type">CLK_SYS_DIV</a></div><div class="item-right docblock-short"><p>CLK_SYS_DIV register accessor: an alias for <code>Reg&lt;CLK_SYS_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_SYS_RESUS_CTRL.html" title="rp2040_pac::clocks::CLK_SYS_RESUS_CTRL type">CLK_SYS_RESUS_CTRL</a></div><div class="item-right docblock-short"><p>CLK_SYS_RESUS_CTRL register accessor: an alias for <code>Reg&lt;CLK_SYS_RESUS_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_SYS_RESUS_STATUS.html" title="rp2040_pac::clocks::CLK_SYS_RESUS_STATUS type">CLK_SYS_RESUS_STATUS</a></div><div class="item-right docblock-short"><p>CLK_SYS_RESUS_STATUS register accessor: an alias for <code>Reg&lt;CLK_SYS_RESUS_STATUS_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_SYS_SELECTED.html" title="rp2040_pac::clocks::CLK_SYS_SELECTED type">CLK_SYS_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_SYS_SELECTED register accessor: an alias for <code>Reg&lt;CLK_SYS_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_USB_CTRL.html" title="rp2040_pac::clocks::CLK_USB_CTRL type">CLK_USB_CTRL</a></div><div class="item-right docblock-short"><p>CLK_USB_CTRL register accessor: an alias for <code>Reg&lt;CLK_USB_CTRL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_USB_DIV.html" title="rp2040_pac::clocks::CLK_USB_DIV type">CLK_USB_DIV</a></div><div class="item-right docblock-short"><p>CLK_USB_DIV register accessor: an alias for <code>Reg&lt;CLK_USB_DIV_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.CLK_USB_SELECTED.html" title="rp2040_pac::clocks::CLK_USB_SELECTED type">CLK_USB_SELECTED</a></div><div class="item-right docblock-short"><p>CLK_USB_SELECTED register accessor: an alias for <code>Reg&lt;CLK_USB_SELECTED_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.ENABLED0.html" title="rp2040_pac::clocks::ENABLED0 type">ENABLED0</a></div><div class="item-right docblock-short"><p>ENABLED0 register accessor: an alias for <code>Reg&lt;ENABLED0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.ENABLED1.html" title="rp2040_pac::clocks::ENABLED1 type">ENABLED1</a></div><div class="item-right docblock-short"><p>ENABLED1 register accessor: an alias for <code>Reg&lt;ENABLED1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_DELAY.html" title="rp2040_pac::clocks::FC0_DELAY type">FC0_DELAY</a></div><div class="item-right docblock-short"><p>FC0_DELAY register accessor: an alias for <code>Reg&lt;FC0_DELAY_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_INTERVAL.html" title="rp2040_pac::clocks::FC0_INTERVAL type">FC0_INTERVAL</a></div><div class="item-right docblock-short"><p>FC0_INTERVAL register accessor: an alias for <code>Reg&lt;FC0_INTERVAL_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_MAX_KHZ.html" title="rp2040_pac::clocks::FC0_MAX_KHZ type">FC0_MAX_KHZ</a></div><div class="item-right docblock-short"><p>FC0_MAX_KHZ register accessor: an alias for <code>Reg&lt;FC0_MAX_KHZ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_MIN_KHZ.html" title="rp2040_pac::clocks::FC0_MIN_KHZ type">FC0_MIN_KHZ</a></div><div class="item-right docblock-short"><p>FC0_MIN_KHZ register accessor: an alias for <code>Reg&lt;FC0_MIN_KHZ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_REF_KHZ.html" title="rp2040_pac::clocks::FC0_REF_KHZ type">FC0_REF_KHZ</a></div><div class="item-right docblock-short"><p>FC0_REF_KHZ register accessor: an alias for <code>Reg&lt;FC0_REF_KHZ_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_RESULT.html" title="rp2040_pac::clocks::FC0_RESULT type">FC0_RESULT</a></div><div class="item-right docblock-short"><p>FC0_RESULT register accessor: an alias for <code>Reg&lt;FC0_RESULT_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_SRC.html" title="rp2040_pac::clocks::FC0_SRC type">FC0_SRC</a></div><div class="item-right docblock-short"><p>FC0_SRC register accessor: an alias for <code>Reg&lt;FC0_SRC_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.FC0_STATUS.html" title="rp2040_pac::clocks::FC0_STATUS type">FC0_STATUS</a></div><div class="item-right docblock-short"><p>FC0_STATUS register accessor: an alias for <code>Reg&lt;FC0_STATUS_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTE.html" title="rp2040_pac::clocks::INTE type">INTE</a></div><div class="item-right docblock-short"><p>INTE register accessor: an alias for <code>Reg&lt;INTE_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTF.html" title="rp2040_pac::clocks::INTF type">INTF</a></div><div class="item-right docblock-short"><p>INTF register accessor: an alias for <code>Reg&lt;INTF_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTR.html" title="rp2040_pac::clocks::INTR type">INTR</a></div><div class="item-right docblock-short"><p>INTR register accessor: an alias for <code>Reg&lt;INTR_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.INTS.html" title="rp2040_pac::clocks::INTS type">INTS</a></div><div class="item-right docblock-short"><p>INTS register accessor: an alias for <code>Reg&lt;INTS_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SLEEP_EN0.html" title="rp2040_pac::clocks::SLEEP_EN0 type">SLEEP_EN0</a></div><div class="item-right docblock-short"><p>SLEEP_EN0 register accessor: an alias for <code>Reg&lt;SLEEP_EN0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.SLEEP_EN1.html" title="rp2040_pac::clocks::SLEEP_EN1 type">SLEEP_EN1</a></div><div class="item-right docblock-short"><p>SLEEP_EN1 register accessor: an alias for <code>Reg&lt;SLEEP_EN1_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.WAKE_EN0.html" title="rp2040_pac::clocks::WAKE_EN0 type">WAKE_EN0</a></div><div class="item-right docblock-short"><p>WAKE_EN0 register accessor: an alias for <code>Reg&lt;WAKE_EN0_SPEC&gt;</code></p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="type" href="type.WAKE_EN1.html" title="rp2040_pac::clocks::WAKE_EN1 type">WAKE_EN1</a></div><div class="item-right docblock-short"><p>WAKE_EN1 register accessor: an alias for <code>Reg&lt;WAKE_EN1_SPEC&gt;</code></p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>