{
  "totalCount" : 5548,
  "totalCountFiltered" : 5548,
  "duration" : 1517,
  "indexDuration" : 1072,
  "requestDuration" : 1369,
  "searchUid" : "d4f0b0eb-b67b-47df-ba93-75d0e0d66fb8",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-q6lutrqby4f5ypq3fatfmmclkq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItcTZsdXRycWJ5NGY1eXBxM2ZhdGZtbWNsa3E=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Cortex-A53 Processor AArch32 unpredictable Behaviors",
    "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "excerpt" : "Appendix B. Cortex-A53 Processor AArch32 unpredictable Behaviors This appendix describes specific Cortex- ... For AArch32 execution, the Armv8-A architecture specifies a much narrower range of ...",
    "firstSentences" : "Appendix B. Cortex-A53 Processor AArch32 unpredictable Behaviors This appendix describes specific Cortex-A53 processor unpredictable behaviors of particular interest. For AArch32 execution, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "7U2FgFW4p6vtixjF",
        "urihash" : "7U2FgFW4p6vtixjF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148706000,
        "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c319ee937942ba3012e5",
        "transactionid" : 864256,
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148706000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148706349161271,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2248,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 2248,
        "sysdate" : 1649148706000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148706349161271,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Armv8 Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "excerpt" : "Armv8 Debug unpredictable behaviors This section describes the behavior that the Cortex-A53 processor ... The behavior differs from either or both of the Options and Preferences behaviors.",
      "firstSentences" : "Armv8 Debug unpredictable behaviors This section describes the behavior that the Cortex-A53 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8 Debug unpredictable behaviors ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "HTT0doWbUxEFCuZg",
        "urihash" : "HTT0doWbUxEFCuZg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
        "systransactionid" : 864261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "behaviors ; Cortex ; Armv8",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "behaviors ; Cortex ; Armv8",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148921000,
        "permanentid" : "94d8bff9f2e2340e5980167edc2a503b3cc8c3a0ff7547e43936c5d2cbe2",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31fee937942ba301537",
        "transactionid" : 864261,
        "title" : "Armv8 Debug unpredictable behaviors ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148921080930763,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 417,
        "sysdate" : 1649148921000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148921080930763,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Armv8 Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors/Armv8-Debug-unpredictable-behaviors",
      "Excerpt" : "Armv8 Debug unpredictable behaviors This section describes the behavior that the Cortex-A53 processor ... The behavior differs from either or both of the Options and Preferences behaviors.",
      "FirstSentences" : "Armv8 Debug unpredictable behaviors This section describes the behavior that the Cortex-A53 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Error reporting",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-reporting?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "excerpt" : "Uncorrectable errors in the L2 tag RAMs or SCU L1 duplicate tag RAMs causes the ... Note In some cases it is possible for an error to be counted more than once. ... Error reporting Cortex-A53",
      "firstSentences" : "Error reporting Any error that is detected is reported in the CPUMERRSR or L2MERRSR registers. See CPU Memory Error Syndrome Register or Memory Error Syndrome Register. Any error that is detected ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error reporting ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "wñvDPHZfEGG9Q0zo",
        "urihash" : "wñvDPHZfEGG9Q0zo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
        "systransactionid" : 864261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "registers ; multiple ; correction ; tag RAMs ; cache ; nINTERRIRQ ; L1 ; instruction ; prefetcher ; master interface ; maintenance operation ; asynchronous exception ; clock cycle ; See Events ; PMUEVENT bus ; controller",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "registers ; multiple ; correction ; tag RAMs ; cache ; nINTERRIRQ ; L1 ; instruction ; prefetcher ; master interface ; maintenance operation ; asynchronous exception ; clock cycle ; See Events ; PMUEVENT bus ; controller",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148911000,
        "permanentid" : "719693d6e4706784f1fa313bb121c6d3d665549fe74f81f5d9decd0b4151",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31dee937942ba301448",
        "transactionid" : 864261,
        "title" : "Error reporting ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148911000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148911950728150,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 2625,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-reporting?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 2625,
        "sysdate" : 1649148911000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-reporting?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Cache-Protection/Error-reporting?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148911950728150,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
        "syscollection" : "default"
      },
      "Title" : "Error reporting",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-reporting?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-reporting",
      "Excerpt" : "Uncorrectable errors in the L2 tag RAMs or SCU L1 duplicate tag RAMs causes the ... Note In some cases it is possible for an error to be counted more than once. ... Error reporting Cortex-A53",
      "FirstSentences" : "Error reporting Any error that is detected is reported in the CPUMERRSR or L2MERRSR registers. See CPU Memory Error Syndrome Register or Memory Error Syndrome Register. Any error that is detected ..."
    }, {
      "title" : "Error injection",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-injection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "excerpt" : "The L2 data RAMs can be written to because of: Explicit stores from one of the cores. ... ACP accesses. Snoop operations. Cache maintenance instructions. Error injection Cortex-A53",
      "firstSentences" : "Error injection To support testing of error handling software, the Cortex-A53 processor provides the capability to force double-bit errors to be injected into the L1 D-cache data RAMs, the L2 data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error injection ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "pBs46O2zeuyLQ0GT",
        "urihash" : "pBs46O2zeuyLQ0GT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
        "systransactionid" : 864261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "data RAMs ; double-bit errors ; L1 ; Explicit stores ; instructions ; cores ; prefetches ; L2ACTLR ; first word ; A53 processor ; handling software ; capability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "data RAMs ; double-bit errors ; L1 ; Explicit stores ; instructions ; cores ; prefetches ; L2ACTLR ; first word ; A53 processor ; handling software ; capability",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148908000,
        "permanentid" : "8c7cfe4cf309297d893568e3c9cb01e5bf5890799f59ee8775b1820c3929",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31dee937942ba301449",
        "transactionid" : 864261,
        "title" : "Error injection ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148908000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148908862963705,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 1535,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-injection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 1535,
        "sysdate" : 1649148908000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148908000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-injection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Cache-Protection/Error-injection?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148908862963705,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
        "syscollection" : "default"
      },
      "Title" : "Error injection",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cache-Protection/Error-injection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cache-Protection/Error-injection",
      "Excerpt" : "The L2 data RAMs can be written to because of: Explicit stores from one of the cores. ... ACP accesses. Snoop operations. Cache maintenance instructions. Error injection Cortex-A53",
      "FirstSentences" : "Error injection To support testing of error handling software, the Cortex-A53 processor provides the capability to force double-bit errors to be injected into the L1 D-cache data RAMs, the L2 data ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A53 Processor AArch32 unpredictable Behaviors ",
      "document_number" : "ddi0500",
      "document_version" : "j",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4938566",
      "sysurihash" : "IOðWlHMt8sAAvZpx",
      "urihash" : "IOðWlHMt8sAAvZpx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
      "systransactionid" : 864261,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1531993913000,
      "topparentid" : 4938566,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614856985000,
      "sysconcepts" : "preferred behaviors ; Manual Armv8 ; architecture ; See Arm ; AArch32 ; instructions ; accesses crossing ; A53 processor ; considerable background",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 4938566,
      "parentitem" : "6040c319ee937942ba3012e5",
      "concepts" : "preferred behaviors ; Manual Armv8 ; architecture ; See Arm ; AArch32 ; instructions ; accesses crossing ; A53 processor ; considerable background",
      "documenttype" : "html",
      "isattachment" : "4938566",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148921000,
      "permanentid" : "5c82017db87392dc0c1a2ff8ff3c1858bc2c9d9afeee8db48592b7216698",
      "syslanguage" : [ "English" ],
      "itemid" : "6040c31fee937942ba301531",
      "transactionid" : 864261,
      "title" : "Cortex-A53 Processor AArch32 unpredictable Behaviors ",
      "products" : [ "Cortex-A53" ],
      "date" : 1649148921000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "ddi0500:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148921389360587,
      "sysisattachment" : "4938566",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4938566,
      "size" : 1521,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148625254,
      "syssize" : 1521,
      "sysdate" : 1649148921000,
      "haslayout" : "1",
      "topparent" : "4938566",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4938566,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
      "wordcount" : 99,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148921000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors?lang=en",
      "modified" : 1648226729000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148921389360587,
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A53 Processor AArch32 unpredictable Behaviors",
    "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Cortex-A53-Processor-AArch32-unpredictable-Behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Cortex-A53-Processor-AArch32-unpredictable-Behaviors",
    "Excerpt" : "Appendix B. Cortex-A53 Processor AArch32 unpredictable Behaviors This appendix describes specific Cortex- ... For AArch32 execution, the Armv8-A architecture specifies a much narrower range of ...",
    "FirstSentences" : "Appendix B. Cortex-A53 Processor AArch32 unpredictable Behaviors This appendix describes specific Cortex-A53 processor unpredictable behaviors of particular interest. For AArch32 execution, the ..."
  }, {
    "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba1cbf76bb7f0e683c2d3e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "excerpt" : "Change ... First issue for r1p0 EAC release ... THIS DOCUMENT IS PROVIDED “AS IS”. ... THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... DOCUMENT.",
    "firstSentences" : "Arm® CoreLink™ MMU‑700 System Memory Management Unit Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "printableUri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "clickUri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en",
      "excerpt" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU700 System Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "101542",
        "document_version" : "r1p0",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4940737",
        "sysurihash" : "TrRmJqkjcsM9aKnP",
        "urihash" : "TrRmJqkjcsM9aKnP",
        "sysuri" : "https://developer.arm.com/documentation/101542/r1p0/en",
        "systransactionid" : 864259,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 4940737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639587007000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148867000,
        "permanentid" : "23f8186d96be1f42be9945fd818ec2215b9e4a6706bebf4cf697e35de560",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba1cbf76bb7f0e683c2d3c",
        "transactionid" : 864259,
        "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-700" ],
        "date" : 1649148867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Virtualization", "Total Compute" ],
        "document_id" : "101542:r1p0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649148867780593846,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148669397,
        "syssize" : 250,
        "sysdate" : 1649148867000,
        "haslayout" : "1",
        "topparent" : "4940737",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940737,
        "content_description" : "The MMU-700 is a System-level Memory Management Unit (SMMU) that translates an input address to an output address. This translation is based on address mapping and memory attribute information that is available in the MMU700 internal registers and translation tables.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101542/r1p0/?lang=en",
        "modified" : 1645007201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148867780593846,
        "uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en",
      "Excerpt" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU700 System Memory ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "printableUri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "clickUri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en",
      "excerpt" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU700 System Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "101542",
        "document_version" : "r1p0",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4940737",
        "sysurihash" : "TrRmJqkjcsM9aKnP",
        "urihash" : "TrRmJqkjcsM9aKnP",
        "sysuri" : "https://developer.arm.com/documentation/101542/r1p0/en",
        "systransactionid" : 864259,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639094400000,
        "topparentid" : 4940737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639587007000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148867000,
        "permanentid" : "23f8186d96be1f42be9945fd818ec2215b9e4a6706bebf4cf697e35de560",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba1cbf76bb7f0e683c2d3c",
        "transactionid" : 864259,
        "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-700" ],
        "date" : 1649148867000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Virtualization", "Total Compute" ],
        "document_id" : "101542:r1p0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649148867780593846,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148669397,
        "syssize" : 250,
        "sysdate" : 1649148867000,
        "haslayout" : "1",
        "topparent" : "4940737",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940737,
        "content_description" : "The MMU-700 is a System-level Memory Management Unit (SMMU) that translates an input address to an output address. This translation is based on address mapping and memory attribute information that is available in the MMU700 internal registers and translation tables.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148867000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101542/r1p0/?lang=en",
        "modified" : 1645007201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148867780593846,
        "uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101542/r1p0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101542/r1p0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en",
      "Excerpt" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink MMU\\u2011700 System Memory Management Unit Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink MMU700 System Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "101542",
      "document_version" : "r1p0",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4940737",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "hyQBiX7zEZñiBoeH",
      "urihash" : "hyQBiX7zEZñiBoeH",
      "sysuri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
      "systransactionid" : 864260,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4940737,
      "numberofpages" : 244,
      "sysconcepts" : "transactions ; registers ; MMU ; configurations ; TBUs ; interfaces ; TCU ; assignments ; translations ; Arm Limited ; translation requests ; signals ; discovery registers ; responses ; configuration parameters ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|604f878cd6f3ea430c17e016" ],
      "attachmentparentid" : 4940737,
      "parentitem" : "61ba1cbf76bb7f0e683c2d3c",
      "concepts" : "transactions ; registers ; MMU ; configurations ; TBUs ; interfaces ; TCU ; assignments ; translations ; Arm Limited ; translation requests ; signals ; discovery registers ; responses ; configuration parameters ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4940737",
      "sysindexeddate" : 1649148877000,
      "permanentid" : "29fbf6529500d193e7d1d9d145bf6c0d0913648cf8559b55d9a459ee1bbb",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba1cbf76bb7f0e683c2d3e",
      "transactionid" : 864260,
      "title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm\n\t\t\tCoreLink\n\t\t\tMMU‑700 System Memory\n\t\t\tManagement Unit.",
      "date" : 1649148877000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101542:r1p0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Verification Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "Silicon Specialists", "SoC Designers", "Graphics Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649148877100652922,
      "sysisattachment" : "4940737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4940737,
      "size" : 2184500,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba1cbf76bb7f0e683c2d3e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148670813,
      "syssubject" : "This book is for the Arm\n\t\t\tCoreLink\n\t\t\tMMU‑700 System Memory\n\t\t\tManagement Unit.",
      "syssize" : 2184500,
      "sysdate" : 1649148877000,
      "topparent" : "4940737",
      "author" : "Arm Ltd.",
      "label_version" : "r1p0",
      "systopparentid" : 4940737,
      "content_description" : "The MMU-700 is a System-level Memory Management Unit (SMMU) that translates an input address to an output address. This translation is based on address mapping and memory attribute information that is available in the MMU700 internal registers and translation tables.",
      "wordcount" : 3290,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148877000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba1cbf76bb7f0e683c2d3e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148877100652922,
      "uri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU700 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba1cbf76bb7f0e683c2d3e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101542/r1p0/en/pdf/corelink_mmu700_system_memory_management_unit_technical_reference_manual_101542_0100_06_en.pdf",
    "Excerpt" : "Change ... First issue for r1p0 EAC release ... THIS DOCUMENT IS PROVIDED “AS IS”. ... THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... DOCUMENT.",
    "FirstSentences" : "Arm® CoreLink™ MMU‑700 System Memory Management Unit Revision: r1p0 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06"
  }, {
    "title" : "Activation levels",
    "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "excerpt" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. ... [2] Supervisor Call.",
    "firstSentences" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. Table 4.7 lists the stacks and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M1 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
      "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-M1 Technical Reference Manual ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "wmðNehUT7rfiYNA0",
        "urihash" : "wmðNehUT7rfiYNA0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "systransactionid" : 902433,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655118727000,
        "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c1fd977155116a3cc2",
        "transactionid" : 902433,
        "title" : "Cortex-M1 Technical Reference Manual ",
        "products" : [ "Cortex-M1" ],
        "date" : 1655118727000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118727910021801,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118717166,
        "syssize" : 1961,
        "sysdate" : 1655118727000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118727000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/?lang=en",
        "modified" : 1655118709000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118727910021801,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M1 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
      "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Exception control transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "excerpt" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the ... Processor activity at recognition of exception Transfer to exception processing ...",
      "firstSentences" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the rules. Processor activity at recognition of exception Transfer to exception processing ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception control transfer ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "4qn8RIgQXcPuQIHG",
        "urihash" : "4qn8RIgQXcPuQIHG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "arriving exception ; pending ; core ; instruction ; priority ; transfers ; execution ; stacking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "arriving exception ; pending ; core ; instruction ; priority ; transfers ; execution ; stacking",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147045000,
        "permanentid" : "9dc0c82fbc9c7fb2756b82c6a8c60c948102c4a8bfdc82bb829cabf14b93",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c1fd977155116a3cf5",
        "transactionid" : 864225,
        "title" : "Exception control transfer ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147045000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147045269762658,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 1437,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763358,
        "syssize" : 1437,
        "sysdate" : 1649147045000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/exceptions/exception-control-transfer?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147045269762658,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
        "syscollection" : "default"
      },
      "Title" : "Exception control transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/exception-control-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/exception-control-transfer",
      "Excerpt" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the ... Processor activity at recognition of exception Transfer to exception processing ...",
      "FirstSentences" : "Exception control transfer Table 4.6 shows how the processor transfers control to an exception following the rules. Processor activity at recognition of exception Transfer to exception processing ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "excerpt" : "See Also Little-endian memory. Breakpoint A breakpoint is a mechanism provided by debuggers to identify an ... See Also Watchpoint. ... See Also Beat. Byte An 8-bit data item.",
      "firstSentences" : "Glossary This glossary describes some of the terms used in technical documents from ARM Limited. Abort A mechanism that indicates to a core that the attempted memory access is invalid or not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "Uf5zahHbP66vwxz5",
        "urihash" : "Uf5zahHbP66vwxz5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "memory ; instructions ; addressing ; See Advanced High-performance Bus ; ARM ; cores ; Prefetching ; mechanisms ; service routine ; program execution ; base register ; controllers ; little-endian ; word-invariant systems ; aligned word ; endianness",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "memory ; instructions ; addressing ; See Advanced High-performance Bus ; ARM ; cores ; Prefetching ; mechanisms ; service routine ; program execution ; base register ; controllers ; little-endian ; word-invariant systems ; aligned word ; endianness",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147045000,
        "permanentid" : "c11c47d73ce8a3e5329e648dabeac357833f69b14b9d4105c828cd887e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c2fd977155116a3d45",
        "transactionid" : 864225,
        "title" : "Glossary ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147045000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147045056811596,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 17011,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763326,
        "syssize" : 17011,
        "sysdate" : 1649147045000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 640,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/glossary?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147045056811596,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/glossary",
      "Excerpt" : "See Also Little-endian memory. Breakpoint A breakpoint is a mechanism provided by debuggers to identify an ... See Also Watchpoint. ... See Also Beat. Byte An 8-bit data item.",
      "FirstSentences" : "Glossary This glossary describes some of the terms used in technical documents from ARM Limited. Abort A mechanism that indicates to a core that the attempted memory access is invalid or not ..."
    }, {
      "title" : "Write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "excerpt" : "Write buffer To prevent bus wait cycles from stalling the processor during data ... If the write buffer is full, subsequent accesses to the bus stall until the write ... Write buffer Cortex-M1",
      "firstSentences" : "Write buffer To prevent bus wait cycles from stalling the processor during data stores, stores to the external interfaces go through a one-entry write buffer. If the write buffer is full, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M1 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M1 Technical Reference Manual ",
          "document_number" : "ddi0413",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3478543",
          "sysurihash" : "wmðNehUT7rfiYNA0",
          "urihash" : "wmðNehUT7rfiYNA0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "systransactionid" : 902433,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1210619045000,
          "topparentid" : 3478543,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370753000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655118727000,
          "permanentid" : "6de36c98782550595ae8435ad8849a7cf564ccbc8bc98018ca8cad2c1c90",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e18c1fd977155116a3cc2",
          "transactionid" : 902433,
          "title" : "Cortex-M1 Technical Reference Manual ",
          "products" : [ "Cortex-M1" ],
          "date" : 1655118727000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "ddi0413:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655118727910021801,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655118717166,
          "syssize" : 1961,
          "sysdate" : 1655118727000,
          "haslayout" : "1",
          "topparent" : "3478543",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3478543,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655118727000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0413/d/?lang=en",
          "modified" : 1655118709000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655118727910021801,
          "uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M1 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en",
        "Excerpt" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M1 Technical Reference Manual Copyright 2006-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Write buffer ",
        "document_number" : "ddi0413",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3478543",
        "sysurihash" : "wEF3ZCYwUx5MSmX9",
        "urihash" : "wEF3ZCYwUx5MSmX9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1210619045000,
        "topparentid" : 3478543,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370753000,
        "sysconcepts" : "buffer ; bus ; subsequent accesses ; external interfaces ; data stores ; wait cycles ; completing ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "attachmentparentid" : 3478543,
        "parentitem" : "5e8e18c1fd977155116a3cc2",
        "concepts" : "buffer ; bus ; subsequent accesses ; external interfaces ; data stores ; wait cycles ; completing ; instructions",
        "documenttype" : "html",
        "isattachment" : "3478543",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147044000,
        "permanentid" : "8c02d8d43d9b653bd5202757e69613d6c5ab56da4ce802a2288016aa6b9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e18c2fd977155116a3d3b",
        "transactionid" : 864225,
        "title" : "Write buffer ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649147044000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "ddi0413:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147044901227233,
        "sysisattachment" : "3478543",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3478543,
        "size" : 362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146763345,
        "syssize" : 362,
        "sysdate" : 1649147044000,
        "haslayout" : "1",
        "topparent" : "3478543",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3478543,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
        "modified" : 1648225535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147044901227233,
        "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/external-and-memory-interfaces/write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/external-and-memory-interfaces/write-buffer",
      "Excerpt" : "Write buffer To prevent bus wait cycles from stalling the processor during data ... If the write buffer is full, subsequent accesses to the bus stall until the write ... Write buffer Cortex-M1",
      "FirstSentences" : "Write buffer To prevent bus wait cycles from stalling the processor during data stores, stores to the external interfaces go through a one-entry write buffer. If the write buffer is full, ..."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Activation levels ",
      "document_number" : "ddi0413",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3478543",
      "sysurihash" : "zcPkyUNftSuDSXwZ",
      "urihash" : "zcPkyUNftSuDSXwZ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
      "systransactionid" : 864225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1210619045000,
      "topparentid" : 3478543,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370753000,
      "sysconcepts" : "asynchronous pre-emption ; fault handler ; Thread mode ; stacks ; transitions ; lists ; priority ; hardware signal ; Triggering event ; lock-up state ; SysTick Counter ; PendSV Software ; Supervisor Call ; access rules",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
      "attachmentparentid" : 3478543,
      "parentitem" : "5e8e18c1fd977155116a3cc2",
      "concepts" : "asynchronous pre-emption ; fault handler ; Thread mode ; stacks ; transitions ; lists ; priority ; hardware signal ; Triggering event ; lock-up state ; SysTick Counter ; PendSV Software ; Supervisor Call ; access rules",
      "documenttype" : "html",
      "isattachment" : "3478543",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147045000,
      "permanentid" : "9bdfac314e3a0056d2ee05263e6960fa37fdc1054ad0850f454fbd2fc761",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e18c1fd977155116a3cf6",
      "transactionid" : 864225,
      "title" : "Activation levels ",
      "products" : [ "Cortex-M1" ],
      "date" : 1649147045000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Microcontrollers" ],
      "document_id" : "ddi0413:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147045309432605,
      "sysisattachment" : "3478543",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3478543,
      "size" : 1878,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146763358,
      "syssize" : 1878,
      "sysdate" : 1649147045000,
      "haslayout" : "1",
      "topparent" : "3478543",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3478543,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M1 processor.",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147045000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0413/d/exceptions/activation-levels?lang=en",
      "modified" : 1648225535000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147045309432605,
      "uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
      "syscollection" : "default"
    },
    "Title" : "Activation levels",
    "Uri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0413/d/exceptions/activation-levels?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0413/d/en/exceptions/activation-levels",
    "Excerpt" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. ... [2] Supervisor Call.",
    "FirstSentences" : "Activation levels When no exceptions are active, the processor is in Thread mode. When an exception or fault handler is active, the processor enters Handler mode. Table 4.7 lists the stacks and ..."
  }, {
    "title" : "About setup and hold times",
    "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "excerpt" : "T oh Output hold time. ... Figure 17.2. ... Table 17.1. ... The hold time is specific to process and implementation requirements and therefore, are ... About setup and hold times Cortex-A8",
    "firstSentences" : "About setup and hold times The setup and hold times of processor interface signals are necessary timing parameters for analyzing processor performance. This chapter specifies the setup and hold ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "hjJ57gAq0FYN3hQJ",
        "urihash" : "hjJ57gAq0FYN3hQJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "systransactionid" : 864224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147008000,
        "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac088295d1e18d35ce0",
        "transactionid" : 864224,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147008297013853,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2603,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 2603,
        "sysdate" : 1649147008000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 199,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147008297013853,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "excerpt" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI ... AC Characteristics Cortex-A8",
      "firstSentences" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI interfaces APB interface and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A8 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A8 Technical Reference Manual ",
          "document_number" : "ddi0344",
          "document_version" : "k",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3477431",
          "sysurihash" : "hjJ57gAq0FYN3hQJ",
          "urihash" : "hjJ57gAq0FYN3hQJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "systransactionid" : 864224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1275779222000,
          "topparentid" : 3477431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371264000,
          "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
          "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147008000,
          "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ac088295d1e18d35ce0",
          "transactionid" : 864224,
          "title" : "Cortex-A8 Technical Reference Manual ",
          "products" : [ "Cortex-A8" ],
          "date" : 1649147008000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0344:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147008297013853,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2603,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146751813,
          "syssize" : 2603,
          "sysdate" : 1649147008000,
          "haslayout" : "1",
          "topparent" : "3477431",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477431,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
          "wordcount" : 199,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147008000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0344/k/?lang=en",
          "modified" : 1648225859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147008297013853,
          "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A8 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "uktZ1kBEhkAHNsZM",
        "urihash" : "uktZ1kBEhkAHNsZM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "interfaces ; signals ; timing ; L2 MBIST ; AC Characteristics ; setup",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "attachmentparentid" : 3477431,
        "parentitem" : "5e8e1ac088295d1e18d35ce0",
        "concepts" : "interfaces ; signals ; timing ; L2 MBIST ; AC Characteristics ; setup",
        "documenttype" : "html",
        "isattachment" : "3477431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147027000,
        "permanentid" : "c0d7d76e77190ed641741c7ddaac8e066d4ab8920073d3171a90f5e7d232",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac588295d1e18d35eef",
        "transactionid" : 864225,
        "title" : "AC Characteristics ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147027000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147027034786862,
        "sysisattachment" : "3477431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477431,
        "size" : 319,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 319,
        "sysdate" : 1649147027000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147027000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/ac-characteristics?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147027034786862,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics",
      "Excerpt" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI ... AC Characteristics Cortex-A8",
      "FirstSentences" : "Chapter 17. AC Characteristics This chapter describes the timing parameters of the processor signals: About setup and hold times AXI interface ATB and CTI interfaces APB interface and ..."
    }, {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "excerpt" : "Date ... K ... Non-Confidential Unrestricted Access ... Change history ... Change ... First release for r1p0 ... First release for r1p1 ... First release for r2p0 ... First release for r2p1",
      "firstSentences" : "Cortex-A8 Revision: r3p2 Technical Reference Manual Copyright © 2006-2010 ARM Limited. All rights reserved. ARM DDI 0344K (ID060510) ARM DDI 0344K ID060510 Cortex-A8 Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A8 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A8 Technical Reference Manual ",
          "document_number" : "ddi0344",
          "document_version" : "k",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3477431",
          "sysurihash" : "hjJ57gAq0FYN3hQJ",
          "urihash" : "hjJ57gAq0FYN3hQJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "systransactionid" : 864224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1275779222000,
          "topparentid" : 3477431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371264000,
          "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
          "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147008000,
          "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ac088295d1e18d35ce0",
          "transactionid" : 864224,
          "title" : "Cortex-A8 Technical Reference Manual ",
          "products" : [ "Cortex-A8" ],
          "date" : 1649147008000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0344:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147008297013853,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2603,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146751813,
          "syssize" : 2603,
          "sysdate" : 1649147008000,
          "haslayout" : "1",
          "topparent" : "3477431",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477431,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
          "wordcount" : 199,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147008000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0344/k/?lang=en",
          "modified" : 1648225859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147008297013853,
          "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A8 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
        "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
        "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "u1qel3ñ1ZO7QKkjF",
        "urihash" : "u1qel3ñ1ZO7QKkjF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
        "keywords" : "Cortex-A, Cortex-A8 ",
        "systransactionid" : 864225,
        "copyright" : "Copyright ©€2006-2010 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "numberofpages" : 580,
        "sysconcepts" : "instructions ; registers ; shows ; exceptions ; arrangement ; controlling ; reset ; ARM Limited ; Unpredictable ; translation ; privileged modes ; signals ; L2 caches ; reads ; execution ; APB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "attachmentparentid" : 3477431,
        "parentitem" : "5e8e1ac088295d1e18d35ce0",
        "concepts" : "instructions ; registers ; shows ; exceptions ; arrangement ; controlling ; reset ; ARM Limited ; Unpredictable ; translation ; privileged modes ; signals ; L2 caches ; reads ; execution ; APB interface",
        "documenttype" : "pdf",
        "isattachment" : "3477431",
        "sysindexeddate" : 1649147025000,
        "permanentid" : "9daf0bbcecfbe75748b8a0612b45e55a2a4cb65b8ce0576f5bf919a49009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac688295d1e18d35fde",
        "transactionid" : 864225,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "subject" : "ARM Cortex-A8 Technical Reference Manual (TRM). Available as PDF. This guide provides documentation of the instruction set and registers, programmer interface, memory model, cache organization, debug and timing for the processor.",
        "date" : 1649147025000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0344:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147025035844114,
        "sysisattachment" : "3477431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477431,
        "size" : 4508609,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146757504,
        "syssubject" : "ARM Cortex-A8 Technical Reference Manual (TRM). Available as PDF. This guide provides documentation of the instruction set and registers, programmer interface, memory model, cache organization, debug and timing for the processor.",
        "syssize" : 4508609,
        "sysdate" : 1649147025000,
        "topparent" : "3477431",
        "author" : "ARM Limited",
        "label_version" : "r3p2",
        "systopparentid" : 3477431,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 5852,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147025000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147025035844114,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1ac688295d1e18d35fde",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/pdf/DDI0344K_cortex_a8_r3p2_trm.pdf",
      "Excerpt" : "Date ... K ... Non-Confidential Unrestricted Access ... Change history ... Change ... First release for r1p0 ... First release for r1p1 ... First release for r2p0 ... First release for r2p1",
      "FirstSentences" : "Cortex-A8 Revision: r3p2 Technical Reference Manual Copyright © 2006-2010 ARM Limited. All rights reserved. ARM DDI 0344K (ID060510) ARM DDI 0344K ID060510 Cortex-A8 Technical Reference Manual"
    }, {
      "title" : "Cortex-A8 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "firstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A8 Technical Reference Manual ",
        "document_number" : "ddi0344",
        "document_version" : "k",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3477431",
        "sysurihash" : "hjJ57gAq0FYN3hQJ",
        "urihash" : "hjJ57gAq0FYN3hQJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "systransactionid" : 864224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1275779222000,
        "topparentid" : 3477431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371264000,
        "sysconcepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
        "concepts" : "proprietary notice ; ARM ; Standard Testability Method ; described manner ; Integrated Circuits ; Floating-Point Arithmetic ; warranties implied ; continuous developments ; copyright holder ; Non-Confidential ; Confidentiality ; subsidiaries ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147008000,
        "permanentid" : "af543f18d904ad49b38bfe5fbd581f1701b0885f078784525d95f062eb89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ac088295d1e18d35ce0",
        "transactionid" : 864224,
        "title" : "Cortex-A8 Technical Reference Manual ",
        "products" : [ "Cortex-A8" ],
        "date" : 1649147008000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0344:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147008297013853,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2603,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146751813,
        "syssize" : 2603,
        "sysdate" : 1649147008000,
        "haslayout" : "1",
        "topparent" : "3477431",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477431,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
        "wordcount" : 199,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147008000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0344/k/?lang=en",
        "modified" : 1648225859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147008297013853,
        "uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A8 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en",
      "Excerpt" : "ARM Limited shall not be liable for any loss or damage arising from the use of any information in this ... r3p2 Revision K 07 May 2010 Second release for r3p2 Cortex-A8 Technical Reference ...",
      "FirstSentences" : "Cortex-A8 Technical Reference Manual Copyright 2006-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 258,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About setup and hold times ",
      "document_number" : "ddi0344",
      "document_version" : "k",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3477431",
      "sysurihash" : "LtdIaOGK6CAtIlou",
      "urihash" : "LtdIaOGK6CAtIlou",
      "sysuri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
      "systransactionid" : 864225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1275779222000,
      "topparentid" : 3477431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371264000,
      "sysconcepts" : "hold times ; clock edge ; input data ; setup ; signals ; processor interface ; amount ; notation ; operating voltage ; target frequency ; implementor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e" ],
      "attachmentparentid" : 3477431,
      "parentitem" : "5e8e1ac088295d1e18d35ce0",
      "concepts" : "hold times ; clock edge ; input data ; setup ; signals ; processor interface ; amount ; notation ; operating voltage ; target frequency ; implementor",
      "documenttype" : "html",
      "isattachment" : "3477431",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147029000,
      "permanentid" : "feb1d7f42af4e45cc469e2e03819d052138a7333302a048ea46cef9def66",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1ac588295d1e18d35ef0",
      "transactionid" : 864225,
      "title" : "About setup and hold times ",
      "products" : [ "Cortex-A8" ],
      "date" : 1649147029000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "ddi0344:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147029023067624,
      "sysisattachment" : "3477431",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477431,
      "size" : 2049,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146751813,
      "syssize" : 2049,
      "sysdate" : 1649147029000,
      "haslayout" : "1",
      "topparent" : "3477431",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477431,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A8 processor.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A8" ],
      "document_revision" : "k",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147029000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
      "modified" : 1648225859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147029023067624,
      "uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
      "syscollection" : "default"
    },
    "Title" : "About setup and hold times",
    "Uri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0344/k/ac-characteristics/about-setup-and-hold-times?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0344/k/en/ac-characteristics/about-setup-and-hold-times",
    "Excerpt" : "T oh Output hold time. ... Figure 17.2. ... Table 17.1. ... The hold time is specific to process and implementation requirements and therefore, are ... About setup and hold times Cortex-A8",
    "FirstSentences" : "About setup and hold times The setup and hold times of processor interface signals are necessary timing parameters for analyzing processor performance. This chapter specifies the setup and hold ..."
  }, {
    "title" : "About the ITM",
    "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/instrumentation-trace-macrocell-unit/about-the-itm?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "excerpt" : "About the ITM The ITM is a an optional application-driven trace source that supports printf style debugging to trace operating system and application events, and ... About the ITM Cortex-M3",
    "firstSentences" : "About the ITM The ITM is a an optional application-driven trace source that supports printf style debugging to trace operating system and application events, and generates diagnostic system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M3 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
      "excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-M3 Technical Reference Manual ",
        "document_number" : "ddi0337",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4814526",
        "sysurihash" : "ammkwopxTI0fIX4W",
        "urihash" : "ammkwopxTI0fIX4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1269718215000,
        "topparentid" : 4814526,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368638000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084639000,
        "permanentid" : "6ee495741bfeeb22609b82d5a83e5f4a14ef8e570a20819044e82d958869",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107e88295d1e18d34611",
        "transactionid" : 863761,
        "title" : "Cortex-M3 Technical Reference Manual ",
        "products" : [ "Cortex-M3" ],
        "date" : 1649084639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0337:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084639962868116,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523542,
        "syssize" : 2233,
        "sysdate" : 1649084639000,
        "haslayout" : "1",
        "topparent" : "4814526",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4814526,
        "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0337/h/?lang=en",
        "modified" : 1639043703000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084639962868116,
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M3 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
      "Excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "excerpt" : "AHB Trace Macrocell (HTM) interface. ... See Debug port AHB-AP interface. ... You can configure the debug features provided in the DWT independently. Configurable options Cortex-M3",
      "firstSentences" : "Configurable options You can configure your Cortex-M3 implementation to include the following optional components: MPU. See Memory Protection Unit. Flash Patch and Breakpoint Unit (FPB). See Debug.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M3 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M3 Technical Reference Manual ",
          "document_number" : "ddi0337",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4814526",
          "sysurihash" : "ammkwopxTI0fIX4W",
          "urihash" : "ammkwopxTI0fIX4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1269718215000,
          "topparentid" : 4814526,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368638000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084639000,
          "permanentid" : "6ee495741bfeeb22609b82d5a83e5f4a14ef8e570a20819044e82d958869",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107e88295d1e18d34611",
          "transactionid" : 863761,
          "title" : "Cortex-M3 Technical Reference Manual ",
          "products" : [ "Cortex-M3" ],
          "date" : 1649084639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0337:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084639962868116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2233,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523542,
          "syssize" : 2233,
          "sysdate" : 1649084639000,
          "haslayout" : "1",
          "topparent" : "4814526",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4814526,
          "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0337/h/?lang=en",
          "modified" : 1639043703000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084639962868116,
          "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M3 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "Excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0337",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4814526",
        "sysurihash" : "3wKJ0daJuUjmQqhy",
        "urihash" : "3wKJ0daJuUjmQqhy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1269718215000,
        "topparentid" : 4814526,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368638000,
        "sysconcepts" : "trace functionality ; ITM ; ETM ; AHB-AP interface ; Breakpoint Unit ; Flash Patch ; M3 implementation ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "attachmentparentid" : 4814526,
        "parentitem" : "5e8e107e88295d1e18d34611",
        "concepts" : "trace functionality ; ITM ; ETM ; AHB-AP interface ; Breakpoint Unit ; Flash Patch ; M3 implementation ; features",
        "documenttype" : "html",
        "isattachment" : "4814526",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719229000,
        "permanentid" : "006bacdb6e6da8d272c513ecabe9d8d25ce27215e70f0678ed94ffca54d8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107e88295d1e18d3463d",
        "transactionid" : 861292,
        "title" : "Configurable options ",
        "products" : [ "Cortex-M3" ],
        "date" : 1648719229000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0337:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719229834551980,
        "sysisattachment" : "4814526",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4814526,
        "size" : 853,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719226175,
        "syssize" : 853,
        "sysdate" : 1648719229000,
        "haslayout" : "1",
        "topparent" : "4814526",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4814526,
        "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0337/h/introduction/configurable-options?lang=en",
        "modified" : 1639043703000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719229834551980,
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/introduction/configurable-options",
      "Excerpt" : "AHB Trace Macrocell (HTM) interface. ... See Debug port AHB-AP interface. ... You can configure the debug features provided in the DWT independently. Configurable options Cortex-M3",
      "FirstSentences" : "Configurable options You can configure your Cortex-M3 implementation to include the following optional components: MPU. See Memory Protection Unit. Flash Patch and Breakpoint Unit (FPB). See Debug."
    }, {
      "title" : "Architecture and protocol information",
      "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/product-documentation/architecture-and-protocol-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "excerpt" : "Architecture and protocol information The processor complies with, or implements, the specifications ... This book complements architecture reference manuals, architecture specifications, ...",
      "firstSentences" : "Architecture and protocol information The processor complies with, or implements, the specifications described in: ARM architecture Bus architecture Debug Embedded Trace Macrocell. This book ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M3 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M3 Technical Reference Manual ",
          "document_number" : "ddi0337",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4814526",
          "sysurihash" : "ammkwopxTI0fIX4W",
          "urihash" : "ammkwopxTI0fIX4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1269718215000,
          "topparentid" : 4814526,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368638000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084639000,
          "permanentid" : "6ee495741bfeeb22609b82d5a83e5f4a14ef8e570a20819044e82d958869",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107e88295d1e18d34611",
          "transactionid" : 863761,
          "title" : "Cortex-M3 Technical Reference Manual ",
          "products" : [ "Cortex-M3" ],
          "date" : 1649084639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0337:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084639962868116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2233,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523542,
          "syssize" : 2233,
          "sysdate" : 1649084639000,
          "haslayout" : "1",
          "topparent" : "4814526",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4814526,
          "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0337/h/?lang=en",
          "modified" : 1639043703000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084639962868116,
          "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M3 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "Excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Architecture and protocol information ",
        "document_number" : "ddi0337",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4814526",
        "sysurihash" : "lH4nfJwgUZkj5grb",
        "urihash" : "lH4nfJwgUZkj5grb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1269718215000,
        "topparentid" : 4814526,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368638000,
        "sysconcepts" : "Embedded Trace Macrocell ; protocol ; ARM ; interfaces ; external standards ; reference manuals ; v1 ; CoreSight",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "attachmentparentid" : 4814526,
        "parentitem" : "5e8e107e88295d1e18d34611",
        "concepts" : "Embedded Trace Macrocell ; protocol ; ARM ; interfaces ; external standards ; reference manuals ; v1 ; CoreSight",
        "documenttype" : "html",
        "isattachment" : "4814526",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719229000,
        "permanentid" : "cf53c462cd3dfa6438ac50210fb658abfb5122d1a27ec49844af1441a5a5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107e88295d1e18d34644",
        "transactionid" : 861292,
        "title" : "Architecture and protocol information ",
        "products" : [ "Cortex-M3" ],
        "date" : 1648719229000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0337:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719229790150852,
        "sysisattachment" : "4814526",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4814526,
        "size" : 1439,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/product-documentation/architecture-and-protocol-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719226175,
        "syssize" : 1439,
        "sysdate" : 1648719229000,
        "haslayout" : "1",
        "topparent" : "4814526",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4814526,
        "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/product-documentation/architecture-and-protocol-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0337/h/introduction/product-documentation/architecture-and-protocol-information?lang=en",
        "modified" : 1639043703000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719229790150852,
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
        "syscollection" : "default"
      },
      "Title" : "Architecture and protocol information",
      "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/introduction/product-documentation/architecture-and-protocol-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/introduction/product-documentation/architecture-and-protocol-information",
      "Excerpt" : "Architecture and protocol information The processor complies with, or implements, the specifications ... This book complements architecture reference manuals, architecture specifications, ...",
      "FirstSentences" : "Architecture and protocol information The processor complies with, or implements, the specifications described in: ARM architecture Bus architecture Debug Embedded Trace Macrocell. This book ..."
    }, {
      "title" : "NVIC programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/nested-vectored-interrupt-controller/nvic-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "excerpt" : "NVIC programmers model Table 6.1 shows the NVIC registers. ... NVIC registers Address Name Type Reset Description 0xE000E004 ICTR RO - Interrupt Controller ... NVIC programmers model Cortex-M3",
      "firstSentences" : "NVIC programmers model Table 6.1 shows the NVIC registers. Table 6.1. NVIC registers Address Name Type Reset Description 0xE000E004 ICTR RO - Interrupt Controller Type Register, ICTR 0xE000E100 - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-M3 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-M3 Technical Reference Manual ",
          "document_number" : "ddi0337",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4814526",
          "sysurihash" : "ammkwopxTI0fIX4W",
          "urihash" : "ammkwopxTI0fIX4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1269718215000,
          "topparentid" : 4814526,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368638000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084639000,
          "permanentid" : "6ee495741bfeeb22609b82d5a83e5f4a14ef8e570a20819044e82d958869",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e107e88295d1e18d34611",
          "transactionid" : 863761,
          "title" : "Cortex-M3 Technical Reference Manual ",
          "products" : [ "Cortex-M3" ],
          "date" : 1649084639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0337:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084639962868116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2233,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523542,
          "syssize" : 2233,
          "sysdate" : 1649084639000,
          "haslayout" : "1",
          "topparent" : "4814526",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4814526,
          "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084639000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0337/h/?lang=en",
          "modified" : 1639043703000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084639962868116,
          "uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-M3 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en",
        "Excerpt" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-M3 Technical Reference Manual Copyright 2005-2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "NVIC programmers model ",
        "document_number" : "ddi0337",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4814526",
        "sysurihash" : "414fyqñr9rSnhADN",
        "urihash" : "414fyqñr9rSnhADN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1269718215000,
        "topparentid" : 4814526,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368638000,
        "sysconcepts" : "NVIC ; ICTR ; programmers model ; Clear-Pending ; ICPR7 ; ICPR0 ; Set-Pending ; ISPR7 ; Set-Enable",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
        "attachmentparentid" : 4814526,
        "parentitem" : "5e8e107e88295d1e18d34611",
        "concepts" : "NVIC ; ICTR ; programmers model ; Clear-Pending ; ICPR7 ; ICPR0 ; Set-Pending ; ISPR7 ; Set-Enable",
        "documenttype" : "html",
        "isattachment" : "4814526",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719229000,
        "permanentid" : "f6196991c7903a32bf1f35d5b9aa7b58767470d172e632392494357f1c11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e107f88295d1e18d3468c",
        "transactionid" : 861292,
        "title" : "NVIC programmers model ",
        "products" : [ "Cortex-M3" ],
        "date" : 1648719229000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0337:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719229792338406,
        "sysisattachment" : "4814526",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4814526,
        "size" : 952,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/nested-vectored-interrupt-controller/nvic-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719226175,
        "syssize" : 952,
        "sysdate" : 1648719229000,
        "haslayout" : "1",
        "topparent" : "4814526",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4814526,
        "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/nested-vectored-interrupt-controller/nvic-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0337/h/nested-vectored-interrupt-controller/nvic-programmers-model?lang=en",
        "modified" : 1639043703000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719229792338406,
        "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "NVIC programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/nested-vectored-interrupt-controller/nvic-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/nested-vectored-interrupt-controller/nvic-programmers-model",
      "Excerpt" : "NVIC programmers model Table 6.1 shows the NVIC registers. ... NVIC registers Address Name Type Reset Description 0xE000E004 ICTR RO - Interrupt Controller ... NVIC programmers model Cortex-M3",
      "FirstSentences" : "NVIC programmers model Table 6.1 shows the NVIC registers. Table 6.1. NVIC registers Address Name Type Reset Description 0xE000E004 ICTR RO - Interrupt Controller Type Register, ICTR 0xE000E100 - ..."
    } ],
    "totalNumberOfChildResults" : 109,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the ITM ",
      "document_number" : "ddi0337",
      "document_version" : "h",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4814526",
      "sysurihash" : "fLwDO2LSr0S4WB09",
      "urihash" : "fLwDO2LSr0S4WB09",
      "sysuri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
      "systransactionid" : 861292,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1269718215000,
      "topparentid" : 4814526,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368638000,
      "sysconcepts" : "ITM ; printf style ; trace source",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c" ],
      "attachmentparentid" : 4814526,
      "parentitem" : "5e8e107e88295d1e18d34611",
      "concepts" : "ITM ; printf style ; trace source",
      "documenttype" : "html",
      "isattachment" : "4814526",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719229000,
      "permanentid" : "416b642bfdff21e7392f195af4a4e3e33f405b7a375c92dc98ef02769523",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e107f88295d1e18d3469e",
      "transactionid" : 861292,
      "title" : "About the ITM ",
      "products" : [ "Cortex-M3" ],
      "date" : 1648719229000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0337:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719229838956739,
      "sysisattachment" : "4814526",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4814526,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0337/h/instrumentation-trace-macrocell-unit/about-the-itm?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719226189,
      "syssize" : 226,
      "sysdate" : 1648719229000,
      "haslayout" : "1",
      "topparent" : "4814526",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4814526,
      "content_description" : "The Cortex-M3 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require FIQ interrupt response features.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M3" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719229000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0337/h/instrumentation-trace-macrocell-unit/about-the-itm?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0337/h/instrumentation-trace-macrocell-unit/about-the-itm?lang=en",
      "modified" : 1639043703000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719229838956739,
      "uri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
      "syscollection" : "default"
    },
    "Title" : "About the ITM",
    "Uri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0337/h/instrumentation-trace-macrocell-unit/about-the-itm?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0337/h/en/instrumentation-trace-macrocell-unit/about-the-itm",
    "Excerpt" : "About the ITM The ITM is a an optional application-driven trace source that supports printf style debugging to trace operating system and application events, and ... About the ITM Cortex-M3",
    "FirstSentences" : "About the ITM The ITM is a an optional application-driven trace source that supports printf style debugging to trace operating system and application events, and generates diagnostic system ..."
  }, {
    "title" : "Feedback on content",
    "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/preface/feedback/feedback-on-content?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "excerpt" : "Feedback on content If you have comments on content then send an e-mail to errata@arm.com. Give: The title. The number, DDI 0498D. The page numbers to which your comments apply.",
    "firstSentences" : "Feedback on content If you have comments on content then send an e-mail to errata@arm.com. Give: The title. The number, DDI 0498D. The page numbers to which your comments apply. A concise ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
      "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "4ð2KfER5lðX6NxMQ",
        "urihash" : "4ð2KfER5lðX6NxMQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084706000,
        "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078218259fe2368e2acfd",
        "transactionid" : 863762,
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1649084706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084706148693700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084626128,
        "syssize" : 3129,
        "sysdate" : 1649084706000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084706148693700,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
      "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Minimum design settings for daughterboard operation",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/minimum-design-settings-for-daughterboard-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "excerpt" : "Minimum design settings for daughterboard operation The minimum RTL in the LogicTile ... Setting the SMB chip select to the inactive HIGH state. ... Setting nRSTREQ to the inactive HIGH state.",
      "firstSentences" : "Minimum design settings for daughterboard operation The minimum RTL in the LogicTile Express FPGA to operate correctly involves: Setting the SMB_CLKO output to the inactive LOW state. Setting the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Minimum design settings for daughterboard operation ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "sioRCSTtMkTlqQs5",
        "urihash" : "sioRCSTtMkTlqQs5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
        "systransactionid" : 843573,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "HIGH state ; chip ; daughterboard ; motherboard ; stops ; Tie NAND ; nRSTREQ ; reset ; master soft ; memory access ; CLKO output ; Express FPGA ; design settings ; b11111111",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "HIGH state ; chip ; daughterboard ; motherboard ; stops ; Tie NAND ; nRSTREQ ; reset ; master soft ; memory access ; CLKO output ; Express FPGA ; design settings ; b11111111",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647597443000,
        "permanentid" : "305fcf4d9acf7facb8bd978f5a501d78b13db7ea497b4921f18ca2bd7969",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad40",
        "transactionid" : 843573,
        "title" : "Minimum design settings for daughterboard operation ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1647597443000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647597443667884086,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/minimum-design-settings-for-daughterboard-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647597440596,
        "syssize" : 1342,
        "sysdate" : 1647597443000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647597443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/minimum-design-settings-for-daughterboard-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/hardware-description/minimum-design-settings-for-daughterboard-operation?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647597443667884086,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
        "syscollection" : "default"
      },
      "Title" : "Minimum design settings for daughterboard operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/minimum-design-settings-for-daughterboard-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/minimum-design-settings-for-daughterboard-operation",
      "Excerpt" : "Minimum design settings for daughterboard operation The minimum RTL in the LogicTile ... Setting the SMB chip select to the inactive HIGH state. ... Setting nRSTREQ to the inactive HIGH state.",
      "FirstSentences" : "Minimum design settings for daughterboard operation The minimum RTL in the LogicTile Express FPGA to operate correctly involves: Setting the SMB_CLKO output to the inactive LOW state. Setting the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/programmers-model/register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "excerpt" : "Register summary Table 3.1 shows the registers in offset order from the base memory address. ... Register summary Offset Name Type Reset Width Description 0x000-0x0FC DCC_CFGx RW 0xXXXXXXXX[a] ...",
      "firstSentences" : "Register summary Table 3.1 shows the registers in offset order from the base memory address. Table 3.1. Register summary Offset Name Type Reset Width Description 0x000-0x0FC DCC_CFGx RW 0xXXXXXXXX ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "sWjpyA9AswYXqeOb",
        "urihash" : "sWjpyA9AswYXqeOb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
        "systransactionid" : 843573,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "RO 0xXXXXXXXX ; Register summary ; LED ; LOCK ; reset ; offset ; AID ; memory address",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "RO 0xXXXXXXXX ; Register summary ; LED ; LOCK ; reset ; offset ; AID ; memory address",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647597443000,
        "permanentid" : "52bc5054a9ea8e20e52edeef2de06a3d1e1a5674f3b24d078d15cbb4ceeb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad43",
        "transactionid" : 843573,
        "title" : "Register summary ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1647597443000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647597443649101827,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 601,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/programmers-model/register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647597440565,
        "syssize" : 601,
        "sysdate" : 1647597443000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647597443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/programmers-model/register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/programmers-model/register-summary?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647597443649101827,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/programmers-model/register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/programmers-model/register-summary",
      "Excerpt" : "Register summary Table 3.1 shows the registers in offset order from the base memory address. ... Register summary Offset Name Type Reset Width Description 0x000-0x0FC DCC_CFGx RW 0xXXXXXXXX[a] ...",
      "FirstSentences" : "Register summary Table 3.1 shows the registers in offset order from the base memory address. Table 3.1. Register summary Offset Name Type Reset Width Description 0x000-0x0FC DCC_CFGx RW 0xXXXXXXXX ..."
    }, {
      "title" : "FPGA debug and trace",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/fpga-debug-and-trace?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "excerpt" : "FPGA debug and trace This section describes the debug and trace interfaces provided on the ... Figure 2.15 shows a simplified view of the F-JTAG, P-JTAG, and Trace connections with an external ...",
      "firstSentences" : "FPGA debug and trace This section describes the debug and trace interfaces provided on the daughterboard. Figure 2.15 shows a simplified view of the F-JTAG, P-JTAG, and Trace connections with an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FPGA debug and trace ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "cRFuIZoor0edA7Wb",
        "urihash" : "cRFuIZoor0edA7Wb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
        "systransactionid" : 843573,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "trace ; RealView ICE ; interfaces provided ; RVI ; ChipScope ; XChecker ; JTAG ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "trace ; RealView ICE ; interfaces provided ; RVI ; ChipScope ; XChecker ; JTAG ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647597443000,
        "permanentid" : "7ebb1ec95b36460cd146e09a7aad910e567d6dd0d258da8e86c929f5e909",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad3c",
        "transactionid" : 843573,
        "title" : "FPGA debug and trace ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1647597443000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647597443647270396,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 589,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/fpga-debug-and-trace?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647597440596,
        "syssize" : 589,
        "sysdate" : 1647597443000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647597443000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/fpga-debug-and-trace?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/hardware-description/fpga-debug-and-trace?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647597443647270396,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
        "syscollection" : "default"
      },
      "Title" : "FPGA debug and trace",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/fpga-debug-and-trace?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/fpga-debug-and-trace",
      "Excerpt" : "FPGA debug and trace This section describes the debug and trace interfaces provided on the ... Figure 2.15 shows a simplified view of the F-JTAG, P-JTAG, and Trace connections with an external ...",
      "FirstSentences" : "FPGA debug and trace This section describes the debug and trace interfaces provided on the daughterboard. Figure 2.15 shows a simplified view of the F-JTAG, P-JTAG, and Trace connections with an ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Feedback on content ",
      "document_number" : "ddi0498",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3523098",
      "sysurihash" : "cdg4hGRpyPWq5F7b",
      "urihash" : "cdg4hGRpyPWq5F7b",
      "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
      "systransactionid" : 843573,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1400856088000,
      "topparentid" : 3523098,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526241000,
      "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; Give ; errata ; Feedback",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3523098,
      "parentitem" : "5e9078218259fe2368e2acfd",
      "concepts" : "comments ; arm ; welcomes general ; concise explanation ; Give ; errata ; Feedback",
      "documenttype" : "html",
      "isattachment" : "3523098",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647597443000,
      "permanentid" : "80f46e2d9459d06ef380fa8b67e0e212c13a59a55ddc3c2386639d6336a2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9078218259fe2368e2ad19",
      "transactionid" : 843573,
      "title" : "Feedback on content ",
      "products" : [ "Logictile Express", "FPGA" ],
      "date" : 1647597443000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0498:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647597443717486186,
      "sysisattachment" : "3523098",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523098,
      "size" : 348,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/preface/feedback/feedback-on-content?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647597440581,
      "syssize" : 348,
      "sysdate" : 1647597443000,
      "haslayout" : "1",
      "topparent" : "3523098",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523098,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647597443000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/preface/feedback/feedback-on-content?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0498/d/preface/feedback/feedback-on-content?lang=en",
      "modified" : 1647597435000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647597443717486186,
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
      "syscollection" : "default"
    },
    "Title" : "Feedback on content",
    "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/preface/feedback/feedback-on-content?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/preface/feedback/feedback-on-content",
    "Excerpt" : "Feedback on content If you have comments on content then send an e-mail to errata@arm.com. Give: The title. The number, DDI 0498D. The page numbers to which your comments apply.",
    "FirstSentences" : "Feedback on content If you have comments on content then send an e-mail to errata@arm.com. Give: The title. The number, DDI 0498D. The page numbers to which your comments apply. A concise ..."
  }, {
    "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
    "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "firstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "5LqðgHybbNddSTIq",
        "urihash" : "5LqðgHybbNddSTIq",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
        "systransactionid" : 1066718,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1670411375000,
        "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b194a2506b46a5c323cc",
        "transactionid" : 1066718,
        "title" : "Arm  Neoverse N2  Core ",
        "products" : [ "Neoverse N2" ],
        "date" : 1670411375000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670411375911790032,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670411369129,
        "syssize" : 4961,
        "sysdate" : 1670411375000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670411375000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1670411375911790032,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
    },
    "childResults" : [ {
      "title" : "AIDR_EL1, Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066718,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066718,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AIDR_EL1, Auxiliary ID Register ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "2QW0owZzzBFP2Zr2",
        "urihash" : "2QW0owZzzBFP2Zr2",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "configurations ; el1 ; AArch64 ; register ; generic-system-control Reset ; assignments ; aidr ; MIDR ; conjunction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "configurations ; el1 ; AArch64 ; register ; generic-system-control Reset ; assignments ; aidr ; MIDR ; conjunction",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067880000,
        "permanentid" : "1c8c85d7ac51294831fb59c1f8ab671150abbfc82eaaab991c89b2b96dca",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b198a2506b46a5c3245a",
        "transactionid" : 965660,
        "title" : "AIDR_EL1, Auxiliary ID Register ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880789233064,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837153,
        "syssize" : 1259,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880789233064,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
        "syscollection" : "default"
      },
      "Title" : "AIDR_EL1, Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AIDR-EL1--Auxiliary-ID-Register",
      "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
      "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
    }, {
      "title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "excerpt" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides ... Configurations This register is available in all configurations. ... AArch64_amair_el1 bit assignments Table 1.",
      "firstSentences" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL1. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066718,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066718,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "buvkkVWzwwehbShA",
        "urihash" : "buvkkVWzwwehbShA",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067880000,
        "permanentid" : "d931f9e15a6e197465ca716de11b80d3bb9077a1c430f53676a2b183b47b",
        "syslanguage" : [ "English", "Catalan" ],
        "itemid" : "61b8b199a2506b46a5c32461",
        "transactionid" : 965660,
        "title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880697844531,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 3376,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837153,
        "syssize" : 3376,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English", "Catalan" ],
        "sysrowid" : 1663067880697844531,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
        "syscollection" : "default"
      },
      "Title" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-",
      "Excerpt" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides ... Configurations This register is available in all configurations. ... AArch64_amair_el1 bit assignments Table 1.",
      "FirstSentences" : "AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL1. Configurations This ..."
    }, {
      "title" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1)",
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "printableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "clickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "excerpt" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) This register contains ... Attributes Width 64 Functional group generic-system-control Reset value See ... Bit descriptions Figure 1.",
      "firstSentences" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) This register contains control bits that affect the CPU behavior Configurations This register is available in all configurations.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core",
        "uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core ",
          "document_number" : "102099",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4890481",
          "sysurihash" : "5LqðgHybbNddSTIq",
          "urihash" : "5LqðgHybbNddSTIq",
          "sysuri" : "https://developer.arm.com/documentation/102099/0001/en",
          "systransactionid" : 1066718,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4890481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639494036000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1670411375000,
          "permanentid" : "8e02ff3ae250a35f806ee3e473e4ce3d93071b95799961d022a6a064d0b2",
          "syslanguage" : [ "English" ],
          "itemid" : "61b8b194a2506b46a5c323cc",
          "transactionid" : 1066718,
          "title" : "Arm  Neoverse N2  Core ",
          "products" : [ "Neoverse N2" ],
          "date" : 1670411375000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "102099:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670411375911790032,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670411369129,
          "syssize" : 4961,
          "sysdate" : 1670411375000,
          "haslayout" : "1",
          "topparent" : "4890481",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4890481,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670411375000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102099/0001/?lang=en",
          "modified" : 1663067831000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1670411375911790032,
          "uri" : "https://developer.arm.com/documentation/102099/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core",
        "Uri" : "https://developer.arm.com/documentation/102099/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102099/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential First early access release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) ",
        "document_number" : "102099",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4890481",
        "sysurihash" : "t9bfIjLAWTTIxF1S",
        "urihash" : "t9bfIjLAWTTIxF1S",
        "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
        "systransactionid" : 965660,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4890481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639494036000,
        "sysconcepts" : "el1 ; configurations ; register ; control ; cpuactlr3 ; imp ; CPU ; See individual ; generic-system-control Reset ; assignments",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 4890481,
        "parentitem" : "61b8b194a2506b46a5c323cc",
        "concepts" : "el1 ; configurations ; register ; control ; cpuactlr3 ; imp ; CPU ; See individual ; generic-system-control Reset ; assignments",
        "documenttype" : "html",
        "isattachment" : "4890481",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1663067880000,
        "permanentid" : "f55df89fd7993f0e28de18e3e40427fb96ccb1ac399d1e4edeccefa2d3ea",
        "syslanguage" : [ "English" ],
        "itemid" : "61b8b199a2506b46a5c32466",
        "transactionid" : 965660,
        "title" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) ",
        "products" : [ "Neoverse N2" ],
        "date" : 1663067880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "102099:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663067880625996537,
        "sysisattachment" : "4890481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4890481,
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663067837135,
        "syssize" : 1805,
        "sysdate" : 1663067880000,
        "haslayout" : "1",
        "topparent" : "4890481",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4890481,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663067880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102099/0001/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-?lang=en",
        "modified" : 1663067831000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663067880625996537,
        "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
        "syscollection" : "default"
      },
      "Title" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1)",
      "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Generic-system-control-register-summary/IMP-CPUACTLR3-EL1--CPU-Auxiliary-Control-Register-3--EL1-",
      "Excerpt" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) This register contains ... Attributes Width 64 Functional group generic-system-control Reset value See ... Bit descriptions Figure 1.",
      "FirstSentences" : "IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3 (EL1) This register contains control bits that affect the CPU behavior Configurations This register is available in all configurations."
    } ],
    "totalNumberOfChildResults" : 52,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
      "document_number" : "102099",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4890481",
      "sysurihash" : "gHQEjñt9SlYS47FO",
      "urihash" : "gHQEjñt9SlYS47FO",
      "sysuri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "systransactionid" : 965660,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4890481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639494036000,
      "sysconcepts" : "el0 ; AArch64 ; amevtyper11 ; Reset ; configurations ; AMEVCNTR1 ; auxiliary activity ; See individual ; group activity-monitors ; assignments",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 4890481,
      "parentitem" : "61b8b194a2506b46a5c323cc",
      "concepts" : "el0 ; AArch64 ; amevtyper11 ; Reset ; configurations ; AMEVCNTR1 ; auxiliary activity ; See individual ; group activity-monitors ; assignments",
      "documenttype" : "html",
      "isattachment" : "4890481",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1663067880000,
      "permanentid" : "b5feaadacd57835abd329c116d820c805039157c56c8941bb35bb7bf833a",
      "syslanguage" : [ "English" ],
      "itemid" : "61b8b19ba2506b46a5c324ce",
      "transactionid" : 965660,
      "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
      "products" : [ "Neoverse N2" ],
      "date" : 1663067880000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "102099:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663067880871291420,
      "sysisattachment" : "4890481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4890481,
      "size" : 1514,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663067837202,
      "syssize" : 1514,
      "sysdate" : 1663067880000,
      "haslayout" : "1",
      "topparent" : "4890481",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4890481,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Neoverse N2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 115,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663067880000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "modified" : 1663067831000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663067880871291420,
      "uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "syscollection" : "default"
    },
    "Title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
    "Uri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "PrintableUri" : "https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "ClickUri" : "https://developer.arm.com/documentation/102099/0001/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102099/0001/en/AArch64-registers/Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
    "Excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "FirstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "27ñ5t99x03h2yhLH",
        "urihash" : "27ñ5t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rñHwFðrpWUw",
        "urihash" : "vDl14rñHwFðrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVñHD54f7",
        "urihash" : "NvwGt6rrVñHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqñXDsUmz9e3",
        "urihash" : "2PaduqñXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JñZ1xkfzhvh16qOl",
        "urihash" : "JñZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "FIQ interrupt handler",
    "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "excerpt" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\ ...",
    "firstSentences" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\r\\n ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
      "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "Kc2DumyjrfNlZwVu",
        "urihash" : "Kc2DumyjrfNlZwVu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150386000,
        "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37419",
        "transactionid" : 864293,
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
        "products" : [ "PL192" ],
        "date" : 1649150386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150386206225883,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130855,
        "syssize" : 1894,
        "sysdate" : 1649150386000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150386206225883,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
      "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
    },
    "childResults" : [ {
      "title" : "FIQ interrupt initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "excerpt" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. ... ;other FIQs\\r\\n \\r\\n\\r\\n \\r\\n STR r1, [r0, #IntEnableOffset] ;Enable interrupt\\r\\n \\r\\ ...",
      "firstSentences" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt_to_enable>\\r\\n \\r\\n STR r1, [r0, # ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FIQ interrupt initialization ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "ZZQVñ5hInJwBSt2w",
        "urihash" : "ZZQVñ5hInJwBSt2w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150429000,
        "permanentid" : "bdd7b616e60e338631d75c9416ffc1904f9550f86dd9f377a4f62fefb4be",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37479",
        "transactionid" : 864293,
        "title" : "FIQ interrupt initialization ",
        "products" : [ "PL192" ],
        "date" : 1649150429000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150429418464070,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 552,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130855,
        "syssize" : 552,
        "sysdate" : 1649150429000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150429000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150429418464070,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-initialization",
      "Excerpt" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. ... ;other FIQs\\r\\n \\r\\n\\r\\n \\r\\n STR r1, [r0, #IntEnableOffset] ;Enable interrupt\\r\\n \\r\\ ...",
      "FirstSentences" : "FIQ interrupt initialization See Example B.6 for an example of the FIQ interrupt initialization code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt_to_enable>\\r\\n \\r\\n STR r1, [r0, # ..."
    }, {
      "title" : "Generate software interrupt",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/generate-software-interrupt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "excerpt" : "Generate software interrupt See Example B.4 for an example of the generate software interrupt code. \\r\\n ;Generate software interrupt on interrupt request line 1.\\r\\n \\r\\n LDR r0, =IntCntlBase ...",
      "firstSentences" : "Generate software interrupt See Example B.4 for an example of the generate software interrupt code. \\r\\n ;Generate software interrupt on interrupt request line 1.\\r\\n \\r\\n LDR r0, =IntCntlBase\\r\\n ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generate software interrupt ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "2275onbViea3ñ5cN",
        "urihash" : "2275onbViea3ñ5cN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
        "systransactionid" : 864292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150353000,
        "permanentid" : "0231dba1769161a970d9f62a20fe54a719959581d186d2a37f5514703090",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d37477",
        "transactionid" : 864292,
        "title" : "Generate software interrupt ",
        "products" : [ "PL192" ],
        "date" : 1649150353000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150353323432346,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/generate-software-interrupt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130855,
        "syssize" : 354,
        "sysdate" : 1649150353000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150353000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/generate-software-interrupt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/example-code/about-the-example-code/generate-software-interrupt?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150353323432346,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
        "syscollection" : "default"
      },
      "Title" : "Generate software interrupt",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/generate-software-interrupt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/generate-software-interrupt",
      "Excerpt" : "Generate software interrupt See Example B.4 for an example of the generate software interrupt code. \\r\\n ;Generate software interrupt on interrupt request line 1.\\r\\n \\r\\n LDR r0, =IntCntlBase ...",
      "FirstSentences" : "Generate software interrupt See Example B.4 for an example of the generate software interrupt code. \\r\\n ;Generate software interrupt on interrupt request line 1.\\r\\n \\r\\n LDR r0, =IntCntlBase\\r\\n ..."
    }, {
      "title" : "ARM10 FIQ interrupt latency during LDM",
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "excerpt" : "ARM10 FIQ interrupt latency during LDM Table 3.27 shows the typical worst case cycles for FIQ interrupts ... The values in the table are based on the ARM1026EJ-S rev 1 core, with the following ...",
      "firstSentences" : "ARM10 FIQ interrupt latency during LDM Table 3.27 shows the typical worst case cycles for FIQ interrupts. The values in the table are based on the ARM1026EJ-S rev 1 core, with the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "firstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "document_number" : "ddi0273",
          "document_version" : "a",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3484954",
          "sysurihash" : "Kc2DumyjrfNlZwVu",
          "urihash" : "Kc2DumyjrfNlZwVu",
          "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259815000,
          "topparentid" : 3484954,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373003000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150386000,
          "permanentid" : "81ab4bc9d811fd6bb762f39e9fccbb5918e730a18d86df3446a94ef0d74a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e218b88295d1e18d37419",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ",
          "products" : [ "PL192" ],
          "date" : 1649150386000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0273:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150386206225883,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150130855,
          "syssize" : 1894,
          "sysdate" : 1649150386000,
          "haslayout" : "1",
          "topparent" : "3484954",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484954,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150386000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0273/a/?lang=en",
          "modified" : 1639045630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150386206225883,
          "uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en",
        "Excerpt" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "FirstSentences" : "ARM PrimeCell Vectored Interrupt Controller (PL192) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM10 FIQ interrupt latency during LDM ",
        "document_number" : "ddi0273",
        "document_version" : "a",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3484954",
        "sysurihash" : "4MeñHMGpnAF53Gzu",
        "urihash" : "4MeñHMGpnAF53Gzu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
        "systransactionid" : 864292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259815000,
        "topparentid" : 3484954,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373003000,
        "sysconcepts" : "cycles Data ; FIQ ; entry ; state components ; memory system ; shows the typical ; buffer ; considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484954,
        "parentitem" : "5e8e218b88295d1e18d37419",
        "concepts" : "cycles Data ; FIQ ; entry ; state components ; memory system ; shows the typical ; buffer ; considerations",
        "documenttype" : "html",
        "isattachment" : "3484954",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150352000,
        "permanentid" : "8f57ac57b04ab4aa2ac294cf16e5466dfc913e787be3752d00edd622c99d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e218b88295d1e18d3745b",
        "transactionid" : 864292,
        "title" : "ARM10 FIQ interrupt latency during LDM ",
        "products" : [ "PL192" ],
        "date" : 1649150352000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0273:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150352434755155,
        "sysisattachment" : "3484954",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484954,
        "size" : 768,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150130806,
        "syssize" : 768,
        "sysdate" : 1649150352000,
        "haslayout" : "1",
        "topparent" : "3484954",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484954,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150352000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0273/a/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm?lang=en",
        "modified" : 1639045630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150352434755155,
        "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
        "syscollection" : "default"
      },
      "Title" : "ARM10 FIQ interrupt latency during LDM",
      "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/programmer-s-model/example-interrupt-latency-calculations/arm10-fiq-interrupt-latency-during-ldm",
      "Excerpt" : "ARM10 FIQ interrupt latency during LDM Table 3.27 shows the typical worst case cycles for FIQ interrupts ... The values in the table are based on the ARM1026EJ-S rev 1 core, with the following ...",
      "FirstSentences" : "ARM10 FIQ interrupt latency during LDM Table 3.27 shows the typical worst case cycles for FIQ interrupts. The values in the table are based on the ARM1026EJ-S rev 1 core, with the following ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FIQ interrupt handler ",
      "document_number" : "ddi0273",
      "document_version" : "a",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3484954",
      "sysurihash" : "ñ5EIrCZuckkpurbð",
      "urihash" : "ñ5EIrCZuckkpurbð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "systransactionid" : 864293,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259815000,
      "topparentid" : 3484954,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373003000,
      "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3484954,
      "parentitem" : "5e8e218b88295d1e18d37419",
      "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
      "documenttype" : "html",
      "isattachment" : "3484954",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150429000,
      "permanentid" : "27851cf849729c6be1c38cf84d433ff07ff9b9d3e4e9cff0eb4b40d21fa4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e218b88295d1e18d3747a",
      "transactionid" : 864293,
      "title" : "FIQ interrupt handler ",
      "products" : [ "PL192" ],
      "date" : 1649150429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0273:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150429890697604,
      "sysisattachment" : "3484954",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484954,
      "size" : 354,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150130855,
      "syssize" : 354,
      "sysdate" : 1649150429000,
      "haslayout" : "1",
      "topparent" : "3484954",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484954,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150429000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "modified" : 1639045630000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150429890697604,
      "uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "syscollection" : "default"
    },
    "Title" : "FIQ interrupt handler",
    "Uri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0273/a/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0273/a/en/example-code/about-the-example-code/fiq-interrupt-handler",
    "Excerpt" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\ ...",
    "FirstSentences" : "FIQ interrupt handler See Example B.7 for an example of the FIQ interrupt handler code. \\r\\n ;IRQ and FIQ interrupts are automatically masked until return from \\r\\n \\r\\n ;interrupt performed.\\r\\n ..."
  }, {
    "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
    "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Serializing instructions",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "excerpt" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. ... The following exception entry instructions are serializing: SVC. SMC. BKPT. ...",
      "firstSentences" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. Serializing instructions force the Cortex-R8 processor to complete all modifications to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Serializing instructions ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "zgKn2nñdxEoOxxWq",
        "urihash" : "zgKn2nñdxEoOxxWq",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "instructions ; serializing ; control ; handler ; exception ; R8 processor ; Out-of-order execution ; SEV ; registers ; Data-processing ; general-purpose",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "instructions ; serializing ; control ; handler ; exception ; R8 processor ; Out-of-order execution ; SEV ; registers ; Data-processing ; general-purpose",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "04594aeec35d1e7c832584f539e8a087434a1cd251fd5fd7123db787018b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d83",
        "transactionid" : 902343,
        "title" : "Serializing instructions ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660848167044,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 973,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610726,
        "syssize" : 973,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 85,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660848167044,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
        "syscollection" : "default"
      },
      "Title" : "Serializing instructions",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior/serializing-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior/serializing-instructions",
      "Excerpt" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. ... The following exception entry instructions are serializing: SVC. SMC. BKPT. ...",
      "FirstSentences" : "Serializing instructions Out-of-order execution is not always possible. Some instructions are serializing. Serializing instructions force the Cortex-R8 processor to complete all modifications to ..."
    }, {
      "title" : "Embedded Trace Macrocell",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex- ... It contains the following sections: About the ETM. Functional description. Interfaces.",
      "firstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex-R8 processor. It contains the following sections: About the ETM. Functional description. Interfaces.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "eZ9iwgpJmEdknið5",
        "urihash" : "eZ9iwgpJmEdknið5",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "2dd690b816881e5d347f84227935a42de87f6a47620de0498775805cfb78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861cd6",
        "transactionid" : 902343,
        "title" : "Embedded Trace Macrocell ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660409938367,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610707,
        "syssize" : 326,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660409938367,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell",
      "Excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex- ... It contains the following sections: About the ETM. Functional description. Interfaces.",
      "FirstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell for the Cortex-R8 processor. It contains the following sections: About the ETM. Functional description. Interfaces."
    }, {
      "title" : "Cycle Timings and Interlock Behavior",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "excerpt" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of ... It contains the following sections: About instruction cycle timing. Data-processing instructions.",
      "firstSentences" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of integer instructions on Cortex-R8 processor cores. It contains the following sections: About instruction cycle ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cycle Timings and Interlock Behavior ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "M2ODTDq5bDuZB2hx",
        "urihash" : "M2ODTDq5bDuZB2hx",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "cycle timings ; instructions ; processor cores ; Load ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "cycle timings ; instructions ; processor cores ; Load ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "31c8d0938961ed4eac3341529258534f06d8930dca7729d52db8c1206b61",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d7a",
        "transactionid" : 902343,
        "title" : "Cycle Timings and Interlock Behavior ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660274497939,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 382,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 382,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660274497939,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "Cycle Timings and Interlock Behavior",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/cycle-timings-and-interlock-behavior",
      "Excerpt" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of ... It contains the following sections: About instruction cycle timing. Data-processing instructions.",
      "FirstSentences" : "Cycle Timings and Interlock Behavior This appendix describes the cycle timings of integer instructions on Cortex-R8 processor cores. It contains the following sections: About instruction cycle ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "orqTgðñVUNy8z7EJ",
      "urihash" : "orqTgðñVUNy8z7EJ",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114660000,
      "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de012a3736a0d2e861bff",
      "transactionid" : 902343,
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114660000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114660922913481,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4409,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610738,
      "syssize" : 4409,
      "sysdate" : 1655114660000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114660000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114660922913481,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
    "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
  }, {
    "title" : "c2 registers",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "excerpt" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers.",
    "firstSentences" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers. The following table shows the 32-bit wide system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVAñ",
        "urihash" : "MjgOb8RMzkrIzVAñ",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Auxiliary ID Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "excerpt" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "firstSentences" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Auxiliary ID Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "84bKx5LdgdvZFsOW",
        "urihash" : "84bKx5LdgdvZFsOW",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "res0 ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "res0 ; register",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "8dfed5a48df8ae7f9b1f56a46bafa076168c58533b121fd5f8ebc71e76e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca41cbfe76649ba52658",
        "transactionid" : 902340,
        "title" : "Auxiliary ID Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441461213184,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429592,
        "syssize" : 128,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441461213184,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
        "syscollection" : "default"
      },
      "Title" : "Auxiliary ID Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/auxiliary-id-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/auxiliary-id-register",
      "Excerpt" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32",
      "FirstSentences" : "Auxiliary ID Register AIDR The processor does not implement AIDR. This register is always res0. Auxiliary ID Register Cortex-A32"
    }, {
      "title" : "ID Register 11",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "excerpt" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "firstSentences" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special P1 right-hand keys that the trace unit can use. Usage constraints There are no usage constraints.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID Register 11 ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "G0QzkP7rs9XkFqMN",
        "urihash" : "G0QzkP7rs9XkFqMN",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "right-hand keys ; special P1 ; usage constraints ; trace unit ; TRCIDR11 ; configurations ; assignments NUMP1SPC ; Figure C10 ; register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "right-hand keys ; special P1 ; usage constraints ; trace unit ; TRCIDR11 ; configurations ; assignments NUMP1SPC ; Figure C10 ; register summary",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "b967c2e32066bc40ff61b1b94187fd6b847ad6f095f760efd8887d390de5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba52738",
        "transactionid" : 902340,
        "title" : "ID Register 11 ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441439743136,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429826,
        "syssize" : 542,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/id-register-11?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441439743136,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
        "syscollection" : "default"
      },
      "Title" : "ID Register 11",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/id-register-11?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/id-register-11",
      "Excerpt" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special ... Usage constraints There are no usage constraints. Configurations Available in all configurations.",
      "FirstSentences" : "ID Register 11 The TRCIDR11 characteristics are: Purpose Returns the number of special P1 right-hand keys that the trace unit can use. Usage constraints There are no usage constraints."
    }, {
      "title" : "Encoding for tag and data in the L1 instruction cache",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "excerpt" : "Encoding for tag and data in the L1 instruction cache The following table shows the format ... The set-index range parameter (S) is determined by the following formula: S = log2( ... [30:29]",
      "firstSentences" : "Encoding for tag and data in the L1 instruction cache The following table shows the format of the Instruction Cache Tag Read Operation Register and the Instruction Cache Data Read Operation Register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Encoding for tag and data in the L1 instruction cache ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "YokU9ñWgJ97BLtA6",
        "urihash" : "YokU9ñWgJ97BLtA6",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "instruction cache ; Tag Read Operation ; format ; T32 state ; fields combined ; A32 ; entries ; Unused",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "instruction cache ; Tag Read Operation ; format ; T32 state ; fields combined ; A32 ; entries ; Unused",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "090647c1522befcd00f38e4811241b377612597ff8191d6f64051774a29d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba526d6",
        "transactionid" : 902340,
        "title" : "Encoding for tag and data in the L1 instruction cache ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441427775053,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 1344,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429889,
        "syssize" : 1344,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441427775053,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
        "syscollection" : "default"
      },
      "Title" : "Encoding for tag and data in the L1 instruction cache",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/direct-access-to-internal-memory/encoding-for-tag-and-data-in-the-l1-instruction-cache",
      "Excerpt" : "Encoding for tag and data in the L1 instruction cache The following table shows the format ... The set-index range parameter (S) is determined by the following formula: S = log2( ... [30:29]",
      "FirstSentences" : "Encoding for tag and data in the L1 instruction cache The following table shows the format of the Instruction Cache Tag Read Operation Register and the Instruction Cache Data Read Operation Register."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "c2 registers ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "btLgV2idnYZ0N1Tp",
      "urihash" : "btLgV2idnYZ0N1Tp",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "registers ; UNK Translation ; Base Control ; reset ; Non-secure ; boot sequence ; summary Op1 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "registers ; UNK Translation ; Base Control ; reset ; Non-secure ; boot sequence ; summary Op1 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114442000,
      "permanentid" : "2ac0a8a2367f3add2a2e1273b27577d2efea057b5830452165378e9ec962",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca41cbfe76649ba5263a",
      "transactionid" : 902340,
      "title" : "c2 registers ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441456762141,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 906,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429592,
      "syssize" : 906,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 73,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114442000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441456762141,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
      "syscollection" : "default"
    },
    "Title" : "c2 registers",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c2-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c2-registers",
    "Excerpt" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers.",
    "FirstSentences" : "c2 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value two are called c2 registers. The following table shows the 32-bit wide system ..."
  }, {
    "title" : "Performance monitoring events",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu/performance-monitoring-events?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "excerpt" : "0xC2 - - - Linefill because of prefetch. ... 0xCB - - - Indirect branch that is mispredicted because of address miscompare. 0xCC - - - Conditional branch that is mispredicted.",
    "firstSentences" : "Performance monitoring events The PMU monitors events in the processor and uses reference numbers for significant ones. The following table shows the bit position of each event on the event bus.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Hyp Syndrome Register",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-syndrome-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "excerpt" : "Hyp Syndrome Register The HSR characteristics are: Purpose Holds syndrome information for an exception ... Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) EL1 (NS) ...",
      "firstSentences" : "Hyp Syndrome Register The HSR characteristics are: Purpose Holds syndrome information for an exception taken to Hyp mode. Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hyp Syndrome Register ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "i8L5nAZLpKvoakih",
        "urihash" : "i8L5nAZLpKvoakih",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "Hyp mode ; exception ; register ; EL2 ; Reference Manual Armv8 ; Arm Architecture ; Instruction ; EC ; Purpose Holds ; interpretation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "Hyp mode ; exception ; register ; EL2 ; Reference Manual Armv8 ; Arm Architecture ; Instruction ; EC ; Purpose Holds ; interpretation",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "96e653ce026feef0d27b4216ebaa125552ad8900b0b113c388b3ef03b086",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b00",
        "transactionid" : 902337,
        "title" : "Hyp Syndrome Register ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348741692861,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-syndrome-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326659,
        "syssize" : 1131,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-syndrome-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/hyp-syndrome-register?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348741692861,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
        "syscollection" : "default"
      },
      "Title" : "Hyp Syndrome Register",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/hyp-syndrome-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/hyp-syndrome-register",
      "Excerpt" : "Hyp Syndrome Register The HSR characteristics are: Purpose Holds syndrome information for an exception ... Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) EL1 (NS) ...",
      "FirstSentences" : "Hyp Syndrome Register The HSR characteristics are: Purpose Holds syndrome information for an exception taken to Hyp mode. Usage constraints This register is accessible as follows: EL0 (NS) EL0 (S) ..."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/introduction/features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "excerpt" : "TrustZone. ... Armv8 debug logic. Performance Monitoring Unit (PMU). ... Generic Timers supporting 64-bit count input from an external system counter. Features Cortex-A35",
      "firstSentences" : "Features The Cortex-A35 processor includes the following features: Full implementation of the Armv8-A A64, A32, and T32 instruction sets. Both the AArch32 and AArch64 execution states at all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "uUIFaiDWeTcWQtOH",
        "urihash" : "uUIFaiDWeTcWQtOH",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "cache protection ; Optional L2 ; memory ; data engine ; Generic Timers ; extension ; RAM ; count input ; external distributor ; CPU interface ; architecture support ; Advanced SIMD ; Correction Code ; branch prediction ; In-order pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "cache protection ; Optional L2 ; memory ; data engine ; Generic Timers ; extension ; RAM ; count input ; external distributor ; CPU interface ; architecture support ; Advanced SIMD ; Correction Code ; branch prediction ; In-order pipeline",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "07c525aaeefb31473cbe7a107e24ab2c60b3e4145f91bb0cc4a1c889ef9c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a68",
        "transactionid" : 902337,
        "title" : "Features ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348732313207,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1243,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/introduction/features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326819,
        "syssize" : 1243,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/introduction/features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/functional-description/introduction/features?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348732313207,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/introduction/features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/introduction/features",
      "Excerpt" : "TrustZone. ... Armv8 debug logic. Performance Monitoring Unit (PMU). ... Generic Timers supporting 64-bit count input from an external system counter. Features Cortex-A35",
      "FirstSentences" : "Features The Cortex-A35 processor includes the following features: Full implementation of the Armv8-A A64, A32, and T32 instruction sets. Both the AArch32 and AArch64 execution states at all ..."
    }, {
      "title" : "c7 registers",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "excerpt" : "c7 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value seven are called c7 registers.",
      "firstSentences" : "c7 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value seven are called c7 registers. The following table shows the 32-bit wide system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "c7 registers ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "VgyqQSTZIY00WVk1",
        "urihash" : "VgyqQSTZIY00WVk1",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "registers ; c7 ; AArch32 state",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "registers ; c7 ; AArch32 state",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "85dd6b76066e9402f6e0e9b8bb9b81195c15111a83695279d0e9807e69e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4ac5",
        "transactionid" : 902337,
        "title" : "c7 registers ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348727590357,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326706,
        "syssize" : 414,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/c7-registers?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348727590357,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
        "syscollection" : "default"
      },
      "Title" : "c7 registers",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c7-registers",
      "Excerpt" : "c7 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value seven are called c7 registers.",
      "FirstSentences" : "c7 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value seven are called c7 registers. The following table shows the 32-bit wide system ..."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Performance monitoring events ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "R9zFjqn2ñHDn3iOm",
      "urihash" : "R9zFjqn2ñHDn3iOm",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "Software increment ; reference ; awaiting load ; Stall cycles ; instructions ; Advanced SIMD ; pre-decode error ; empty ; architecturally retired",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "Software increment ; reference ; awaiting load ; Stall cycles ; instructions ; Advanced SIMD ; pre-decode error ; empty ; architecturally retired",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "e9df1620dbd18b634ac5390e86e119a0b4d8561f54f714c96e998a47b520",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd0407158f500bd5c4bbb",
      "transactionid" : 902337,
      "title" : "Performance monitoring events ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348740472911,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 5954,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu/performance-monitoring-events?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326877,
      "syssize" : 5954,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 279,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu/performance-monitoring-events?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/debug/pmu/performance-monitoring-events?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348740472911,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
      "syscollection" : "default"
    },
    "Title" : "Performance monitoring events",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/debug/pmu/performance-monitoring-events?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/debug/pmu/performance-monitoring-events",
    "Excerpt" : "0xC2 - - - Linefill because of prefetch. ... 0xCB - - - Indirect branch that is mispredicted because of address miscompare. 0xCC - - - Conditional branch that is mispredicted.",
    "FirstSentences" : "Performance monitoring events The PMU monitors events in the processor and uses reference numbers for significant ones. The following table shows the bit position of each event on the event bus."
  }, {
    "title" : "Cycle Timings and Interlock Behavior",
    "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "excerpt" : "Appendix B. Cycle Timings and Interlock Behavior This appendix describes the cycle timings and interlock ... It contains the following sections: About cycle timings and interlock behavior ...",
    "firstSentences" : "Appendix B. Cycle Timings and Interlock Behavior This appendix describes the cycle timings and interlock behavior of instructions on the processor. It contains the following sections: About cycle ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory ... The timings described in this chapter are accurate in most cases. ... Assembler language syntax.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "aOxTodyo0c5vðNeu",
        "urihash" : "aOxTodyo0c5vðNeu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4885934",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177759000,
        "permanentid" : "e400b2c00896a52f2446314113da26960835a74c22c2dadc6560eb9f75f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd8935",
        "transactionid" : 885012,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177759000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177759902239695,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 995,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 995,
        "sysdate" : 1652177759000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177759902239695,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior/About-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory ... The timings described in this chapter are accurate in most cases. ... Assembler language syntax.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f04288cdbdee951c1cd8969",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "excerpt" : "Product Status The information in this document is final, that is for a developed ... Non-Confidential ii ... Contents ... Cortex-R5 Technical Reference Manual ... Chapter 1 ... Chapter 2",
      "firstSentences" : "Cortex-R5 Revision: r1p2 Technical Reference Manual Copyright © 2010-2011 ARM. All rights reserved. ARM DDI 0460D (ID092411) ARM DDI 0460D ID092411 Cortex-R5 Technical Reference Manual Copyright © ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-R5 Technical Reference Manual ",
          "document_number" : "ddi0460",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4885934",
          "sysurihash" : "R9KDorBM6aqIHkD2",
          "urihash" : "R9KDorBM6aqIHkD2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "systransactionid" : 885012,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316899650000,
          "topparentid" : 4885934,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594108040000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1652177757000,
          "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f042888dbdee951c1cd879b",
          "transactionid" : 885012,
          "title" : "Cortex-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1652177757000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Functional Safety" ],
          "document_id" : "ddi0460:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1652177757653944642,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1928,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1652177737775,
          "syssize" : 1928,
          "sysdate" : 1652177757000,
          "haslayout" : "1",
          "topparent" : "4885934",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4885934,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for Cortex-R5 processors.",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1652177757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0460/d/?lang=en",
          "modified" : 1652177731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1652177757653944642,
          "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
        "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "rLEPitu1PoOtaTOB",
        "urihash" : "rLEPitu1PoOtaTOB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
        "keywords" : "Cortex-R5, Cortex-R",
        "systransactionid" : 885012,
        "copyright" : "Copyright ©€2010-2011 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "numberofpages" : 468,
        "sysconcepts" : "instructions ; registers ; shows ; assignments ; interfacing ; memory ; exceptions ; controlling ; signals ; architectures ; write-through ; caches ; transactions ; accesses ; Privileged modes ; maintenance operations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 4885934,
        "parentitem" : "5f042888dbdee951c1cd879b",
        "concepts" : "instructions ; registers ; shows ; assignments ; interfacing ; memory ; exceptions ; controlling ; signals ; architectures ; write-through ; caches ; transactions ; accesses ; Privileged modes ; maintenance operations",
        "documenttype" : "pdf",
        "isattachment" : "4885934",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "b210f09e6d7e3f9efab36806c9c0a6a42a3961e10dd1e61b1cd2e1cfebc8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04288cdbdee951c1cd8969",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "subject" : "Cortex-R5 and Cortex-R5F Technical Reference Manual. A processor for use in embedded real-time systems. Uses Thumb 2. Has an Accelerator Coherency Port, Tightly Coupled Memory ports, Error Checking and Correction. Cortex-R5 provides Floating Point operations. Debug features are included. ",
        "date" : 1652177756000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0460:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177756245271056,
        "sysisattachment" : "4885934",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4885934,
        "size" : 3268393,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f04288cdbdee951c1cd8969",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177743170,
        "syssubject" : "Cortex-R5 and Cortex-R5F Technical Reference Manual. A processor for use in embedded real-time systems. Uses Thumb 2. Has an Accelerator Coherency Port, Tightly Coupled Memory ports, Error Checking and Correction. Cortex-R5 provides Floating Point operations. Debug features are included. ",
        "syssize" : 3268393,
        "sysdate" : 1652177756000,
        "topparent" : "4885934",
        "author" : "ARM Limited",
        "label_version" : "r1p2",
        "systopparentid" : 4885934,
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 4923,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f04288cdbdee951c1cd8969",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177756245271056,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f04288cdbdee951c1cd8969",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/pdf/DDI0460D_cortex_r5_r1p2_trm.pdf",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed ... Non-Confidential ii ... Contents ... Cortex-R5 Technical Reference Manual ... Chapter 1 ... Chapter 2",
      "FirstSentences" : "Cortex-R5 Revision: r1p2 Technical Reference Manual Copyright © 2010-2011 ARM. All rights reserved. ARM DDI 0460D (ID092411) ARM DDI 0460D ID092411 Cortex-R5 Technical Reference Manual Copyright © ..."
    }, {
      "title" : "Cortex-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-R5 Technical Reference Manual ",
        "document_number" : "ddi0460",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4885934",
        "sysurihash" : "R9KDorBM6aqIHkD2",
        "urihash" : "R9KDorBM6aqIHkD2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "systransactionid" : 885012,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316899650000,
        "topparentid" : 4885934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594108040000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652177757000,
        "permanentid" : "6c7477e3994d26e16bee7cc5b9b0613370b0a5b909b240a1b1b545b3a1e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f042888dbdee951c1cd879b",
        "transactionid" : 885012,
        "title" : "Cortex-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1652177757000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Functional Safety" ],
        "document_id" : "ddi0460:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652177757653944642,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652177737775,
        "syssize" : 1928,
        "sysdate" : 1652177757000,
        "haslayout" : "1",
        "topparent" : "4885934",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4885934,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for Cortex-R5 processors.",
        "wordcount" : 149,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652177757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0460/d/?lang=en",
        "modified" : 1652177731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652177757653944642,
        "uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en",
      "Excerpt" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Cortex-R5 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    } ],
    "totalNumberOfChildResults" : 304,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cycle Timings and Interlock Behavior ",
      "document_number" : "ddi0460",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4885934",
      "sysurihash" : "Z70SxAH65QZXKrIx",
      "urihash" : "Z70SxAH65QZXKrIx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
      "systransactionid" : 885012,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316899650000,
      "topparentid" : 4885934,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594108040000,
      "sysconcepts" : "cycle timings",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 4885934,
      "parentitem" : "5f042888dbdee951c1cd879b",
      "concepts" : "cycle timings",
      "documenttype" : "html",
      "isattachment" : "4885934",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1652177761000,
      "permanentid" : "018a4d890926bec0341a301a56ba0eac397b4c1015d6a40144f36f87693e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04288cdbdee951c1cd8934",
      "transactionid" : 885012,
      "title" : "Cycle Timings and Interlock Behavior ",
      "products" : [ "Cortex-R5" ],
      "date" : 1652177761000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Functional Safety" ],
      "document_id" : "ddi0460:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652177761314330412,
      "sysisattachment" : "4885934",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4885934,
      "size" : 982,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652177737775,
      "syssize" : 982,
      "sysdate" : 1652177761000,
      "haslayout" : "1",
      "topparent" : "4885934",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4885934,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for Cortex-R5 processors.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652177761000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0460/d/Cycle-Timings-and-Interlock-Behavior?lang=en",
      "modified" : 1652177731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652177761314330412,
      "uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
      "syscollection" : "default"
    },
    "Title" : "Cycle Timings and Interlock Behavior",
    "Uri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0460/d/Cycle-Timings-and-Interlock-Behavior?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0460/d/en/Cycle-Timings-and-Interlock-Behavior",
    "Excerpt" : "Appendix B. Cycle Timings and Interlock Behavior This appendix describes the cycle timings and interlock ... It contains the following sections: About cycle timings and interlock behavior ...",
    "FirstSentences" : "Appendix B. Cycle Timings and Interlock Behavior This appendix describes the cycle timings and interlock behavior of instructions on the processor. It contains the following sections: About cycle ..."
  }, {
    "title" : "Product Revisions",
    "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "firstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "e81kGafqy7jAkxLs",
        "urihash" : "e81kGafqy7jAkxLs",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149640000,
        "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9a4",
        "transactionid" : 864276,
        "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149639979994808,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4969,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 4969,
        "sysdate" : 1649149639000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 321,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149639979994808,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "XPay6dOEh5J8sSkN",
        "urihash" : "XPay6dOEh5J8sSkN",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "undefined exception ; cryptographic instruction",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "undefined exception ; cryptographic instruction",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149696000,
        "permanentid" : "3c8ad7142a656aaa54da2252c6a79187224ce18e52ed98ae1721bb38b967",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ad",
        "transactionid" : 864277,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149696048627672,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 514,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 514,
        "sysdate" : 1649149696000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149696048627672,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to the Neoverse\\u2122 N2 core. To disable the Cryptographic Extension, assert CRYPTODISABLE. When ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "dWs7JvfU2UOp3KPð",
        "urihash" : "dWs7JvfU2UOp3KPð",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149693000,
        "permanentid" : "1253d17520d9a718b3189a38b1267b9c7e494a59eb700697d26b3d1dafb2",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9b1",
        "transactionid" : 864277,
        "title" : "Document revisions ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149693224776280,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 125,
        "sysdate" : 1649149693000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Document-revisions?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149693224776280,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions Neoverse N2"
    }, {
      "title" : "Cryptographic Extensions register summary",
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "firstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "document_number" : "102101",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5045246",
          "sysurihash" : "e81kGafqy7jAkxLs",
          "urihash" : "e81kGafqy7jAkxLs",
          "sysuri" : "https://developer.arm.com/documentation/102101/0001/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045246,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639483766000,
          "sysconcepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
          "concepts" : "documentation ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149640000,
          "permanentid" : "0c0ca61dcf5c304672881562228f636a5748688067a2cecd4d5096cfa8b4",
          "syslanguage" : [ "English" ],
          "itemid" : "61b88976503be65e4e3ae9a4",
          "transactionid" : 864276,
          "title" : "Arm  Neoverse N2  Core Cryptographic Extension ",
          "products" : [ "Neoverse N2" ],
          "date" : 1649149639000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102101:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149639979994808,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149583580,
          "syssize" : 4969,
          "sysdate" : 1649149639000,
          "haslayout" : "1",
          "topparent" : "5045246",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045246,
          "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 321,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
          "document_revision" : "0001-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102101/0001/?lang=en",
          "modified" : 1645008999000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149639979994808,
          "uri" : "https://developer.arm.com/documentation/102101/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N2 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/102101/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102101/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N2 Core Cryptographic Extension Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-02 16 October 2020 Non-Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptographic Extensions register summary ",
        "document_number" : "102101",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5045246",
        "sysurihash" : "Wu9xC3zB8zgibEZW",
        "urihash" : "Wu9xC3zB8zgibEZW",
        "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045246,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639483766000,
        "sysconcepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
        "attachmentparentid" : 5045246,
        "parentitem" : "61b88976503be65e4e3ae9a4",
        "concepts" : "N2 core ; Cryptographic Extensions ; Neoverse ; instructions ; registers ; summary Software",
        "documenttype" : "html",
        "isattachment" : "5045246",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149689000,
        "permanentid" : "832c1506c810d801b4547941b9da03bc92ec823bf3b2328140481ac6d9cf",
        "syslanguage" : [ "English" ],
        "itemid" : "61b88976503be65e4e3ae9ae",
        "transactionid" : 864277,
        "title" : "Cryptographic Extensions register summary ",
        "products" : [ "Neoverse N2" ],
        "date" : 1649149689000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102101:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149689431719565,
        "sysisattachment" : "5045246",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045246,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149583580,
        "syssize" : 614,
        "sysdate" : 1649149689000,
        "haslayout" : "1",
        "topparent" : "5045246",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045246,
        "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
        "document_revision" : "0001-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149689000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
        "modified" : 1645008999000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149689431719565,
        "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cryptographic Extensions register summary",
      "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Cryptographic-Extensions-register-summary",
      "Excerpt" : "Cryptographic Extensions register summary Software can identify the cryptographic ... The following table shows the instruction identification registers for the Neoverse\\u2122 N2 ... Table 1.",
      "FirstSentences" : "Cryptographic Extensions register summary Software can identify the cryptographic instructions that are implemented in the Neoverse\\u2122 N2 core by reading identification registers. The following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product Revisions ",
      "document_number" : "102101",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5045246",
      "sysurihash" : "Bq7ioPVfc6rb5wb4",
      "urihash" : "Bq7ioPVfc6rb5wb4",
      "sysuri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 5045246,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639483766000,
      "sysconcepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c" ],
      "attachmentparentid" : 5045246,
      "parentitem" : "61b88976503be65e4e3ae9a4",
      "concepts" : "product revisions ; r0p1 ; functionality ; documentation ; r0p0",
      "documenttype" : "html",
      "isattachment" : "5045246",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149696000,
      "permanentid" : "69325f04df9d1f35543caaedbcaaa2ed72a1bbf3511c442f6bca4497ee3f",
      "syslanguage" : [ "English" ],
      "itemid" : "61b88976503be65e4e3ae9ac",
      "transactionid" : 864277,
      "title" : "Product Revisions ",
      "products" : [ "Neoverse N2" ],
      "date" : 1649149696000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102101:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149696075518076,
      "sysisattachment" : "5045246",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045246,
      "size" : 341,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149583580,
      "syssize" : 341,
      "sysdate" : 1649149696000,
      "haslayout" : "1",
      "topparent" : "5045246",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045246,
      "content_description" : "This manual is for the Neoverse N2 core. It describes the optional cryptographic features of the Neoverse N2 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N2" ],
      "document_revision" : "0001-05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149696000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
      "modified" : 1645008999000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149696075518076,
      "uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
      "syscollection" : "default"
    },
    "Title" : "Product Revisions",
    "Uri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/102101/0001/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102101/0001/en/Cryptographic-extension-support-in-the-Neoverse-N2--core--/Product-Revisions",
    "Excerpt" : "Product Revisions The following table indicates the main differences in functionality ... Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First release for r0p1 ...",
    "FirstSentences" : "Product Revisions The following table indicates the main differences in functionality between product revisions. Table 1. Product revisions Revision Notes r0p0 First release for r0p0 r0p1 First ..."
  }, {
    "title" : "Does my ARM core support FEAT_LPA ?",
    "uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004900/1-0/en",
    "excerpt" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, ... addressing (> 32b) for a core, this feature is supported by recent ARM Cortex-A CPUs. ... KBA",
    "firstSentences" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Does my ARM core support FEAT_LPA ? ",
      "document_number" : "ka004900",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4864601",
      "sysurihash" : "Qibgaal9VFA3ñEg2",
      "urihash" : "Qibgaal9VFA3ñEg2",
      "sysuri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
      "systransactionid" : 861314,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1636550377000,
      "topparentid" : 4864601,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1636550440000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648720313000,
      "permanentid" : "c9edcf8427d3006873d67e65a689f6ad3d32415b8efe1d99f6868bf965f4",
      "syslanguage" : [ "English" ],
      "itemid" : "618bc72883e60c5c768e263f",
      "transactionid" : 861314,
      "title" : "Does my ARM core support FEAT_LPA ? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A65", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78C", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "MP164", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1648720313000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004900:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720313438259644,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1124,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720305610,
      "syssize" : 1124,
      "sysdate" : 1648720313000,
      "haslayout" : "1",
      "topparent" : "4864601",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4864601,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720313000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004900/1-0/?lang=en",
      "modified" : 1636550440000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720313438259644,
      "uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does my ARM core support FEAT_LPA ?",
    "Uri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004900/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004900/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004900/1-0/en",
    "Excerpt" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, ... addressing (> 32b) for a core, this feature is supported by recent ARM Cortex-A CPUs. ... KBA",
    "FirstSentences" : "Article ID: KA004900 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ..."
  }, {
    "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
    "uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... ARM Limited. ... Product Status The information in this document is final, that is for a developed ... iii",
    "firstSentences" : "ARM Cortex-A Series Version: 1.0 Programmer’s Guide for ARMv8-A Copyright © 2015 ARM. All rights reserved. ARM DEN0024A (ID050815) ARM DEN0024A ID050815 ARM Cortex-A Series Programmer’s Guide for ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "gMkUAHcfaxD5V5Hð",
        "urihash" : "gMkUAHcfaxD5V5Hð",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26ee71eff94ef49c6ed7",
        "transactionid" : 861312,
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720181462947281,
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "size" : 3975,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 3975,
        "sysdate" : 1648720181000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 264,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720181462947281,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "Synchronous and asynchronous exceptions",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "excerpt" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either ... An exception is described as synchronous if it is generated as a result of execution or ... Debug exceptions.",
      "firstSentences" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either synchronous, or asynchronous. An exception is described as synchronous if it is generated as a result of execution or ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous and asynchronous exceptions ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "RrIyVS8k5HCQ2d2y",
        "urihash" : "RrIyVS8k5HCQ2d2y",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "asynchronous exceptions ; instructions ; System errors ; execution ; MMU ; memory ; reading translation ; location marked",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "asynchronous exceptions ; instructions ; System errors ; execution ; MMU ; memory ; reading translation ; location marked",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "b634eef863ca8167a31342b4a364fa93111891f08101cc869fac5bc7f428",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f39",
        "transactionid" : 861312,
        "title" : "Synchronous and asynchronous exceptions ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182363930461,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 1256,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 1256,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182363930461,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Synchronous and asynchronous exceptions",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Synchronous-and-asynchronous-exceptions",
      "Excerpt" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either ... An exception is described as synchronous if it is generated as a result of execution or ... Debug exceptions.",
      "FirstSentences" : "Synchronous and asynchronous exceptions In AArch64, exceptions may be either synchronous, or asynchronous. An exception is described as synchronous if it is generated as a result of execution or ..."
    }, {
      "title" : "Interrupt handling",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "excerpt" : "\\/\\/ the C interrupt handler\\r\\n ... the frame + 16 bytes\\r\\n . ... However (unlike in ARMv7-A), as the link register for subroutine calls is different to the ... Interrupt handling Armv8-A",
      "firstSentences" : "Interrupt handling ARM commonly uses interrupt to mean interrupt signal. On ARM A-profile and R-profile processors, that means an external IRQ or FIQ interrupt signal. The architecture does not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt handling ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "th1knB7ke2S09k6a",
        "urihash" : "th1knB7ke2S09k6a",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "exceptions ; priority ; handling ; FIQ ; architecture ; signals ; EL1 ; subroutine calls ; extra code ; set automatically ; execution state ; ARM commonly ; immediate ; instruction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "exceptions ; priority ; handling ; FIQ ; architecture ; signals ; EL1 ; subroutine calls ; extra code ; set automatically ; execution state ; ARM commonly ; immediate ; instruction",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "08618a2f94ac66f563aaeebad93e51e5f354dfcd4fb23e63635629ef8aaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f42",
        "transactionid" : 861312,
        "title" : "Interrupt handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182325831715,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 3462,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 3462,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 193,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182325831715,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
        "syscollection" : "default"
      },
      "Title" : "Interrupt handling",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Interrupt-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Interrupt-handling",
      "Excerpt" : "\\/\\/ the C interrupt handler\\r\\n ... the frame + 16 bytes\\r\\n . ... However (unlike in ARMv7-A), as the link register for subroutine calls is different to the ... Interrupt handling Armv8-A",
      "FirstSentences" : "Interrupt handling ARM commonly uses interrupt to mean interrupt signal. On ARM A-profile and R-profile processors, that means an external IRQ or FIQ interrupt signal. The architecture does not ..."
    }, {
      "title" : "Exception handling registers",
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "printableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "clickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "excerpt" : "Figure 10.2. ... Additionally, in the case of a synchronous or SError exception, ESR_ELn is also ... For some exceptions, this is the address of the next instruction after the one which ...",
      "firstSentences" : "Exception handling registers describes how the current state of the processor is stored within separate PSTATE fields. If an exception is taken, the PSTATE information is saved in the Saved ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "printableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "clickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "document_number" : "den0024",
          "document_version" : "a",
          "content_type" : "Programmer's Guide",
          "systopparent" : "3526972",
          "sysurihash" : "gMkUAHcfaxD5V5Hð",
          "urihash" : "gMkUAHcfaxD5V5Hð",
          "sysuri" : "https://developer.arm.com/documentation/den0024/a/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1431075105000,
          "topparentid" : 3526972,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1606231790000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720182000,
          "permanentid" : "dc07817bf273de93c0730879ab29675f663a49f0f4f8821d07c5001555e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5fbd26ee71eff94ef49c6ed7",
          "transactionid" : 861312,
          "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
          "products" : [ "Armv8-A" ],
          "date" : 1648720181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "den0024:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720181462947281,
          "navigationhierarchiescontenttype" : "Programmer's Guide",
          "size" : 3975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720175287,
          "syssize" : 3975,
          "sysdate" : 1648720181000,
          "haslayout" : "1",
          "topparent" : "3526972",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3526972,
          "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
          "wordcount" : 264,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720182000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/den0024/a/?lang=en",
          "modified" : 1645019785000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720181462947281,
          "uri" : "https://developer.arm.com/documentation/den0024/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
        "Uri" : "https://developer.arm.com/documentation/den0024/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/den0024/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Revision History Revision A 24 March 2015 First release ARM Cortex-A Series ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A Series Programmer's Guide for ARMv8-A Version: 1.0 Copyright \\u00A9 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception handling registers ",
        "document_number" : "den0024",
        "document_version" : "a",
        "content_type" : "Programmer's Guide",
        "systopparent" : "3526972",
        "sysurihash" : "RRQcNrLGnGohS2cl",
        "urihash" : "RRQcNrLGnGohS2cl",
        "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1431075105000,
        "topparentid" : 3526972,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1606231790000,
        "sysconcepts" : "exceptions ; registers ; execution ; AArch32 ; AArch64 ; separate ; instruction ; ELn ; Handler code ; Stack Pointer ; returning ; compatibility reasons ; piece of memory ; aborting ; settings",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3526972,
        "parentitem" : "5fbd26ee71eff94ef49c6ed7",
        "concepts" : "exceptions ; registers ; execution ; AArch32 ; AArch64 ; separate ; instruction ; ELn ; Handler code ; Stack Pointer ; returning ; compatibility reasons ; piece of memory ; aborting ; settings",
        "documenttype" : "html",
        "isattachment" : "3526972",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720182000,
        "permanentid" : "7b17fcf0c967cd0f71995336c0674ec05197600cf7e51e52eb7a783f2602",
        "syslanguage" : [ "English" ],
        "itemid" : "5fbd26f071eff94ef49c6f38",
        "transactionid" : 861312,
        "title" : "Exception handling registers ",
        "products" : [ "Armv8-A" ],
        "date" : 1648720182000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0024:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720182202504394,
        "sysisattachment" : "3526972",
        "navigationhierarchiescontenttype" : "Programmer's Guide",
        "sysattachmentparentid" : 3526972,
        "size" : 5852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720175287,
        "syssize" : 5852,
        "sysdate" : 1648720182000,
        "haslayout" : "1",
        "topparent" : "3526972",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3526972,
        "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720182000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
        "modified" : 1645019785000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720182202504394,
        "uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
        "syscollection" : "default"
      },
      "Title" : "Exception handling registers",
      "Uri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "ClickUri" : "https://developer.arm.com/documentation/den0024/a/AArch64-Exception-Handling/Exception-handling-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/AArch64-Exception-Handling/Exception-handling-registers",
      "Excerpt" : "Figure 10.2. ... Additionally, in the case of a synchronous or SError exception, ESR_ELn is also ... For some exceptions, this is the address of the next instruction after the one which ...",
      "FirstSentences" : "Exception handling registers describes how the current state of the processor is stored within separate PSTATE fields. If an exception is taken, the PSTATE information is saved in the Saved ..."
    } ],
    "totalNumberOfChildResults" : 170,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
      "document_number" : "den0024",
      "document_version" : "a",
      "content_type" : "Programmer's Guide",
      "systopparent" : "3526972",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sJFwHqmñ2Pyxkcñf",
      "urihash" : "sJFwHqmñ2Pyxkcñf",
      "sysuri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
      "keywords" : "Cortex-A, Cortex-A50, Cortex-A53, Cortex-A57, ARMv8",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2015 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1431075105000,
      "topparentid" : 3526972,
      "numberofpages" : 296,
      "sysconcepts" : "instructions ; registers ; architectures ; cores ; memory ; arm ; operating systems ; translations ; applications ; exception level ; execution states ; hypervisors ; ARMv8 ; exceptions ; clusters ; hardware",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3526972,
      "parentitem" : "5fbd26ee71eff94ef49c6ed7",
      "concepts" : "instructions ; registers ; architectures ; cores ; memory ; arm ; operating systems ; translations ; applications ; exception level ; execution states ; hypervisors ; ARMv8 ; exceptions ; clusters ; hardware",
      "documenttype" : "pdf",
      "isattachment" : "3526972",
      "sysindexeddate" : 1648720186000,
      "permanentid" : "4d84c9ca8b1a33c56f025afaf9f46e79953d6fcdf7710881a89ff7c262a8",
      "syslanguage" : [ "English" ],
      "itemid" : "5fbd26f271eff94ef49c7020",
      "transactionid" : 861312,
      "title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A ",
      "date" : 1648720185000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0024:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720185882267870,
      "sysisattachment" : "3526972",
      "navigationhierarchiescontenttype" : "Programmer's Guide",
      "sysattachmentparentid" : 3526972,
      "size" : 4472641,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720179253,
      "syssize" : 4472641,
      "sysdate" : 1648720185000,
      "topparent" : "3526972",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3526972,
      "content_description" : "This book provides a single guide for programmers who want to use the Cortex-A series processors that implement the ARMv8 architecture. The guide brings together information from a wide variety of sources that is useful to both ARM assembly language and C programmers.",
      "wordcount" : 5151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720186000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720185882267870,
      "uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A Series Programmer's Guide for ARMv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0024/a/en/pdf/DEN0024A_v8_architecture_PG.pdf",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... ARM Limited. ... Product Status The information in this document is final, that is for a developed ... iii",
    "FirstSentences" : "ARM Cortex-A Series Version: 1.0 Programmer’s Guide for ARMv8-A Copyright © 2015 ARM. All rights reserved. ARM DEN0024A (ID050815) ARM DEN0024A ID050815 ARM Cortex-A Series Programmer’s Guide for ..."
  }, {
    "title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem?",
    "uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004817/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem? ",
      "document_number" : "ka004817",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806148",
      "sysurihash" : "TbðgbKxUkedejduE",
      "urihash" : "TbðgbKxUkedejduE",
      "sysuri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
      "systransactionid" : 861311,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1629810834000,
      "topparentid" : 4806148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1629810886000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c5|5eec6e98e24a5e02d07b25c8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2592", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e60e24a5e02d07b2586|60b9f562237e4e09d0d3cd1f", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648720165000,
      "permanentid" : "82eb3cf690e29557347a7220176d1347809df4c38c9c6da7782377f19ac6",
      "syslanguage" : [ "English" ],
      "itemid" : "6124f0c6d5c3af0155493257",
      "transactionid" : 861311,
      "title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AS134", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT420", "AT421", "AT422", "AT423", "AT424", "AT425", "AT425-GRP", "AT426", "AT427", "AT427-GRP", "AT428", "AT428-PRU", "AT428-TRM", "AT430", "AT440", "AT470", "AT470-PRU", "AT471", "AT472", "AT475", "AT480", "AT481", "AT490", "AT497", "AT510-GRP", "AT511", "AT512", "AT513", "AT514", "AT520", "AT521", "AT521-GRP", "AT522", "AT527", "AT527-GRP", "AT528", "AT528-PRU", "AT528-TRM", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "AT590", "AT590-GRP", "AT597", "AT597-GRP", "AT598", "AT598-PRU", "AT598-TRM", "AT610", "AT611", "AT611-GRP", "AT617", "AT617-GRP", "AT621", "AT621-GRP", "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT626", "AT626-GRP", "AT627", "AT628", "AT629", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "AT639", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A34", "Cortex-A510", "Cortex-A65", "Cortex-A710", "Cortex-A76", "Cortex-A77", "Cortex-A78", "Cortex-A78C", "Cortex-M0+", "Cortex-M4", "Cortex-M55", "Cortex-R5", "Cortex-R52", "Cortex-R52+", "Cortex-R82", "DynamIQ Shared Unit 110", "FA110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP098", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "MP164", "PL460", "PL460-PRU", "PL460-TRM", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "TM891", "TM892", "TM932", "TM976", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA065", "ZA076", "ZA077", "ZA323", "ZA324", "ZA557", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA641", "ZA644", "ZA645", "ZA647", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA699", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA818", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA839", "ZA840", "ZA841", "ZA842", "ZA845", "ZA846", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA896", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA929", "ZA930", "ZA933", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA980", "ZA981", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB104", "ZB107", "ZB108", "ZB109", "ZB115", "ZB116", "ZB132", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB146", "ZB147", "ZB148", "ZB149", "ZB156", "ZB157", "ZB158", "ZB159", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB182", "ZB183", "ZB184", "ZB185", "ZB186", "ZB187", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB211", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB292", "ZB305", "ZB322", "ZB330", "ZB358", "ZB359", "ZB360", "ZB361", "ZB362", "ZB363", "ZB365", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB503", "ZB504", "ZB509", "ZB510", "ZB511", "ZB512", "ZB516", "ZB517", "ZB518", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542", "ZB543", "ZB544", "ZB545", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB725", "ZB726", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB787", "ZB804", "ZB810", "ZB811", "ZB812", "ZB813", "ZB814", "ZB816", "ZB835", "ZB876", "ZB877", "ZB878", "ZB891", "ZB892", "ZB893", "ZB897", "ZB898", "ZB900", "ZB901", "ZB903", "ZB904", "ZB905", "ZB906" ],
      "date" : 1648720165000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004817:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720165942491838,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720147345,
      "syssize" : 63,
      "sysdate" : 1648720165000,
      "haslayout" : "1",
      "topparent" : "4806148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806148,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M35P", "Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R52+", "Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|Processors|Cortex-R|Cortex-R82", "IP Products|Processors|Cortex-R|Cortex-R52+", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M35P", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M1", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|DesignStart|FPGA", "IP Products|DesignStart|FPGA|FPGA Xilinx", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720165000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004817/1-0/?lang=en",
      "modified" : 1629810886000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720165942491838,
      "uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to connect the TSVALUEB and CNTVALUEB inputs of CPUs in a multi-core system? How to create the Timestamp infrastructure of the CoreSight subsystem?",
    "Uri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004817/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004817/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004817/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why are CoreSight Narrow Timestamp (NTS) components unsuitable for delivering the System Count value (CNTVALUEB) to processors?",
    "uri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001287/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001287/1-0/en",
    "excerpt" : "KBA Article ID: KA001287 Applies To: CoreSight SoC-400-PRP, CoreSight SoC-600-PRP ... Scenario This knowledge article is relevant for SoC designers who have access to ... Example No example.",
    "firstSentences" : "KBA Article ID: KA001287 Applies To: CoreSight SoC-400-PRP, CoreSight SoC-600-PRP Confidentiality: Customer non-confidential Problem\\/Question Why are CoreSight Narrow Timestamp (NTS) IP ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why are CoreSight Narrow Timestamp (NTS) components unsuitable for delivering the System Count value (CNTVALUEB) to processors? ",
      "document_number" : "ka001287",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3801630",
      "sysurihash" : "kgKc2pAMqQjP9KEI",
      "urihash" : "kgKc2pAMqQjP9KEI",
      "sysuri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
      "systransactionid" : 861243,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594981673000,
      "topparentid" : 3801630,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594981698000,
      "sysconcepts" : "System Count ; trace timestamps ; IP ; routing ; wires ; designers ; workaround ; Timer functions ; accurate timebase ; Arm architecture",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "concepts" : "System Count ; trace timestamps ; IP ; routing ; wires ; designers ; workaround ; Timer functions ; accurate timebase ; Arm architecture",
      "documenttype" : "html",
      "sysindexeddate" : 1648716776000,
      "permanentid" : "a23743d4b9389e071d2bee1b0239256355c5a07ed64150aebe9990793103",
      "syslanguage" : [ "English" ],
      "itemid" : "5f117d420daa596235e83cad",
      "transactionid" : 861243,
      "title" : "Why are CoreSight Narrow Timestamp (NTS) components unsuitable for delivering the System Count value (CNTVALUEB) to processors? ",
      "products" : [ "TM100", "TM200" ],
      "date" : 1648716776000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001287:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716776512068673,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1303,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001287/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716765299,
      "syssize" : 1303,
      "sysdate" : 1648716776000,
      "haslayout" : "1",
      "topparent" : "3801630",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3801630,
      "wordcount" : 105,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716776000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001287/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001287/1-0/?lang=en",
      "modified" : 1594981698000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716776512068673,
      "uri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why are CoreSight Narrow Timestamp (NTS) components unsuitable for delivering the System Count value (CNTVALUEB) to processors?",
    "Uri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001287/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001287/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001287/1-0/en",
    "Excerpt" : "KBA Article ID: KA001287 Applies To: CoreSight SoC-400-PRP, CoreSight SoC-600-PRP ... Scenario This knowledge article is relevant for SoC designers who have access to ... Example No example.",
    "FirstSentences" : "KBA Article ID: KA001287 Applies To: CoreSight SoC-400-PRP, CoreSight SoC-600-PRP Confidentiality: Customer non-confidential Problem\\/Question Why are CoreSight Narrow Timestamp (NTS) IP ..."
  }, {
    "title" : "How does AHB-lite differ from AHB ?",
    "uri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001315/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001315/1-0/en",
    "excerpt" : "KBA Article ID: KA001315 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This removes the need for AHB arbitration signals, HBUSREQ and HGRANT, and HRESP only ...",
    "firstSentences" : "KBA Article ID: KA001315 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer AHB-lite (AMBA 3 AHB-lite) is a simplified version of the original AHB (AMBA 2 AHB) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How does AHB-lite differ from AHB ? ",
      "document_number" : "ka001315",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228687",
      "sysurihash" : "IYnucFAlOtkJ6DñD",
      "urihash" : "IYnucFAlOtkJ6DñD",
      "sysuri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
      "systransactionid" : 863741,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602058262000,
      "topparentid" : 4228687,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602058295000,
      "sysconcepts" : "signals ; AHB ; arbitration ; removes ; address phase ; multi-master support ; slave responses ; HRESP",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "signals ; AHB ; arbitration ; removes ; address phase ; multi-master support ; slave responses ; HRESP",
      "documenttype" : "html",
      "sysindexeddate" : 1649083756000,
      "permanentid" : "01c4ed77336833fc294ed40efe8af11c65108bb78398194a2d0fc2d70b8c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d7837d3be967f7be46d65",
      "transactionid" : 863741,
      "title" : "How does AHB-lite differ from AHB ? ",
      "products" : [ "AR500" ],
      "date" : 1649083756000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001315:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083756057066381,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 715,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001315/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083613355,
      "syssize" : 715,
      "sysdate" : 1649083756000,
      "haslayout" : "1",
      "topparent" : "4228687",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228687,
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083756000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001315/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001315/1-0/?lang=en",
      "modified" : 1602058295000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083756057066381,
      "uri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does AHB-lite differ from AHB ?",
    "Uri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001315/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001315/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001315/1-0/en",
    "Excerpt" : "KBA Article ID: KA001315 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This removes the need for AHB arbitration signals, HBUSREQ and HGRANT, and HRESP only ...",
    "FirstSentences" : "KBA Article ID: KA001315 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer AHB-lite (AMBA 3 AHB-lite) is a simplified version of the original AHB (AMBA 2 AHB) ..."
  }, {
    "title" : "AXI Internal Memory Interface (BP140) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed12483ca06a95ce53f90af",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "excerpt" : "The documents number ... BP140-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 04 ... Contents ... 7 ... 8",
    "firstSentences" : "Date of Issue: 16 Dec 04 ARM Errata Notice AXI Internal Memory Interface (BP140) Document Revision 1.0 ARM Infrastructure PrimeCell AXI Internal Memory Interface (BP140) Errata Notice This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI Internal Memory Interface (BP140) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en",
      "excerpt" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Internal Memory Interface (BP140) Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Internal Memory Interface (BP140) Errata Notice ",
        "document_number" : "ebp140",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947984",
        "sysurihash" : "HIS9SjOIfkñ0krt5",
        "urihash" : "HIS9SjOIfkñ0krt5",
        "sysuri" : "https://developer.arm.com/documentation/ebp140/a/en",
        "systransactionid" : 864261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 4947984,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590764675000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148900000,
        "permanentid" : "663e2c2de3e1a0b696e80828bad1cddcf58b943fd7f57f47441144d4ec1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed12483ca06a95ce53f90ad",
        "transactionid" : 864261,
        "title" : "AXI Internal Memory Interface (BP140) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649148900000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp140:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148900612453402,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148745877,
        "syssize" : 181,
        "sysdate" : 1649148900000,
        "haslayout" : "1",
        "topparent" : "4947984",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947984,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148900000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ebp140/a/?lang=en",
        "modified" : 1642435551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148900612453402,
        "uri" : "https://developer.arm.com/documentation/ebp140/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI Internal Memory Interface (BP140) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en",
      "Excerpt" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Internal Memory Interface (BP140) Errata Notice AXI"
    },
    "childResults" : [ {
      "title" : "AXI Internal Memory Interface (BP140) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en",
      "excerpt" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Internal Memory Interface (BP140) Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Internal Memory Interface (BP140) Errata Notice ",
        "document_number" : "ebp140",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947984",
        "sysurihash" : "HIS9SjOIfkñ0krt5",
        "urihash" : "HIS9SjOIfkñ0krt5",
        "sysuri" : "https://developer.arm.com/documentation/ebp140/a/en",
        "systransactionid" : 864261,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 4947984,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590764675000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148900000,
        "permanentid" : "663e2c2de3e1a0b696e80828bad1cddcf58b943fd7f57f47441144d4ec1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed12483ca06a95ce53f90ad",
        "transactionid" : 864261,
        "title" : "AXI Internal Memory Interface (BP140) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649148900000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp140:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148900612453402,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148745877,
        "syssize" : 181,
        "sysdate" : 1649148900000,
        "haslayout" : "1",
        "topparent" : "4947984",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947984,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148900000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ebp140/a/?lang=en",
        "modified" : 1642435551000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148900612453402,
        "uri" : "https://developer.arm.com/documentation/ebp140/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI Internal Memory Interface (BP140) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp140/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ebp140/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en",
      "Excerpt" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI Internal Memory Interface (BP140) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Internal Memory Interface (BP140) Errata Notice AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI Internal Memory Interface (BP140) Errata Notice ",
      "document_number" : "ebp140",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "4947984",
      "sysauthor" : "�",
      "sysurihash" : "tys4lCYt3ceJ5utW",
      "urihash" : "tys4lCYt3ceJ5utW",
      "sysuri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
      "systransactionid" : 864261,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 4947984,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 4947984,
      "parentitem" : "5ed12483ca06a95ce53f90ad",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "4947984",
      "sysindexeddate" : 1649148917000,
      "permanentid" : "33c248bcbd9ef3f72b1bc7059150d2219e9270c3deef68b35728754b2a97",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed12483ca06a95ce53f90af",
      "transactionid" : 864261,
      "title" : "AXI Internal Memory Interface (BP140) Errata Notice ",
      "date" : 1649148917000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp140:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148917073271163,
      "sysisattachment" : "4947984",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "company" : "ARM",
      "sysattachmentparentid" : 4947984,
      "size" : 59203,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed12483ca06a95ce53f90af",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148746935,
      "syssize" : 59203,
      "sysdate" : 1649148917000,
      "topparent" : "4947984",
      "author" : "�",
      "label_version" : "r0p0",
      "systopparentid" : 4947984,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
      "wordcount" : 253,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148917000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed12483ca06a95ce53f90af",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148917073271163,
      "uri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI Internal Memory Interface (BP140) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed12483ca06a95ce53f90af",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp140/a/en/pdf/BP140-DC-11001_r0p0_00rel0_Errata.pdf",
    "Excerpt" : "The documents number ... BP140-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 04 ... Contents ... 7 ... 8",
    "FirstSentences" : "Date of Issue: 16 Dec 04 ARM Errata Notice AXI Internal Memory Interface (BP140) Document Revision 1.0 ARM Infrastructure PrimeCell AXI Internal Memory Interface (BP140) Errata Notice This ..."
  }, {
    "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp133/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ebp133/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en",
    "excerpt" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Downwards-Synchronizing Bridge (BP133) Errata Notice AXI",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed11d94ca06a95ce53f9050",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "excerpt" : "The documents number ... BP133-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "firstSentences" : "Date of Issue: 16 Dec 2004 AXI Downwards-Synchronizing Bridge (BP133) ARM Errata Notice Document Revision 1.0 ARM Infrastructure PrimeCell AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/ebp133/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ebp133/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en",
        "excerpt" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Downwards-Synchronizing Bridge (BP133) Errata Notice AXI",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
          "document_number" : "ebp133",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "3686176",
          "sysurihash" : "DTdolf5mdx8zeoVo",
          "urihash" : "DTdolf5mdx8zeoVo",
          "sysuri" : "https://developer.arm.com/documentation/ebp133/a/en",
          "systransactionid" : 864259,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1168390861000,
          "topparentid" : 3686176,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590762900000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649148870000,
          "permanentid" : "158e18e37dc51068b562502a92efaa331acc9115372463838987051d2663",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed11d94ca06a95ce53f904e",
          "transactionid" : 864259,
          "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
          "products" : [ "AXI" ],
          "date" : 1649148870000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ebp133:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148870155449180,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 191,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148673427,
          "syssize" : 191,
          "sysdate" : 1649148870000,
          "haslayout" : "1",
          "topparent" : "3686176",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3686176,
          "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148870000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ebp133/a/?lang=en",
          "modified" : 1642435896000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148870155449180,
          "uri" : "https://developer.arm.com/documentation/ebp133/a/en",
          "syscollection" : "default"
        },
        "Title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/ebp133/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ebp133/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en",
        "Excerpt" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Downwards-Synchronizing Bridge (BP133) Errata Notice AXI"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
        "document_number" : "ebp133",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686176",
        "sysauthor" : "�",
        "sysurihash" : "zv7Og5ñD64H2l0qx",
        "urihash" : "zv7Og5ñD64H2l0qx",
        "sysuri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
        "systransactionid" : 864259,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3686176,
        "numberofpages" : 12,
        "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "syscompany" : "ARM",
        "attachmentparentid" : 3686176,
        "parentitem" : "5ed11d94ca06a95ce53f904e",
        "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "documenttype" : "pdf",
        "isattachment" : "3686176",
        "sysindexeddate" : 1649148869000,
        "permanentid" : "acbb9b91fcd417d7c3c8883a70af0ae89b54a64f3f0429096f80f800e2ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d94ca06a95ce53f9050",
        "transactionid" : 864259,
        "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
        "date" : 1649148869000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp133:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148869324300559,
        "sysisattachment" : "3686176",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "company" : "ARM",
        "sysattachmentparentid" : 3686176,
        "size" : 60987,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed11d94ca06a95ce53f9050",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148674700,
        "syssize" : 60987,
        "sysdate" : 1649148869000,
        "topparent" : "3686176",
        "author" : "�",
        "label_version" : "r0p0",
        "systopparentid" : 3686176,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
        "wordcount" : 252,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148869000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d94ca06a95ce53f9050",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148869324300559,
        "uri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed11d94ca06a95ce53f9050",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en/pdf/BP133-DC-11001_r0p0_00rel0_Errata.pdf",
      "Excerpt" : "The documents number ... BP133-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "FirstSentences" : "Date of Issue: 16 Dec 2004 AXI Downwards-Synchronizing Bridge (BP133) ARM Errata Notice Document Revision 1.0 ARM Infrastructure PrimeCell AXI Downwards-Synchronizing Bridge (BP133) Errata Notice"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
      "document_number" : "ebp133",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3686176",
      "sysurihash" : "DTdolf5mdx8zeoVo",
      "urihash" : "DTdolf5mdx8zeoVo",
      "sysuri" : "https://developer.arm.com/documentation/ebp133/a/en",
      "systransactionid" : 864259,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1168390861000,
      "topparentid" : 3686176,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590762900000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649148870000,
      "permanentid" : "158e18e37dc51068b562502a92efaa331acc9115372463838987051d2663",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d94ca06a95ce53f904e",
      "transactionid" : 864259,
      "title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice ",
      "products" : [ "AXI" ],
      "date" : 1649148870000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp133:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148870155449180,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 191,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148673427,
      "syssize" : 191,
      "sysdate" : 1649148870000,
      "haslayout" : "1",
      "topparent" : "3686176",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3686176,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148870000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ebp133/a/?lang=en",
      "modified" : 1642435896000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148870155449180,
      "uri" : "https://developer.arm.com/documentation/ebp133/a/en",
      "syscollection" : "default"
    },
    "Title" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp133/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp133/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ebp133/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp133/a/en",
    "Excerpt" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AXI Downwards-Synchronizing Bridge (BP133) Errata Notice This document is only available in a PDF version. Click Download to view. AXI Downwards-Synchronizing Bridge (BP133) Errata Notice AXI"
  }, {
    "title" : "Can you provide more information about the length of the compressed data in Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004778/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004778/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can you provide more information about the length of the compressed data in Ethos-N78?  ",
      "document_number" : "ka004778",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4706291",
      "sysurihash" : "WqCkñxqX6uDVAQO9",
      "urihash" : "WqCkñxqX6uDVAQO9",
      "sysuri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
      "systransactionid" : 864257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1627393157000,
      "topparentid" : 4706291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627393254000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148721000,
      "permanentid" : "e717d6b9ec662b5cb7599fccbf44f3b0299e21731626b2464b92a3209af6",
      "syslanguage" : [ "English" ],
      "itemid" : "61000ce63d73a34b640e1daa",
      "transactionid" : 864257,
      "title" : "Can you provide more information about the length of the compressed data in Ethos-N78?  ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649148721000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004778:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148721396668742,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004778/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148480473,
      "syssize" : 63,
      "sysdate" : 1649148721000,
      "haslayout" : "1",
      "topparent" : "4706291",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706291,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004778/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004778/1-0/?lang=en",
      "modified" : 1627393254000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148721396668742,
      "uri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you provide more information about the length of the compressed data in Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004778/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004778/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004778/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "CoreSight SoC verification suite execution problem: Unexpected abort",
    "uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001062/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight SoC verification suite execution problem: Unexpected abort ",
      "document_number" : "ka001062",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701221",
      "sysurihash" : "ðmzdDzfwCtYLNaYi",
      "urihash" : "ðmzdDzfwCtYLNaYi",
      "sysuri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
      "systransactionid" : 863739,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589978076000,
      "topparentid" : 3701221,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589978087000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649083660000,
      "permanentid" : "9be839d3a4d32d62ad76f1449c4201b942b6d24ba7e8d96a1e38adf0427a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ec523e79c42c40e855ae0f6",
      "transactionid" : 863739,
      "title" : "CoreSight SoC verification suite execution problem: Unexpected abort ",
      "products" : [ "TM100-GRP", "TM100", "TM200-GRP", "TM200" ],
      "date" : 1649083660000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001062:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083660900071829,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083350892,
      "syssize" : 63,
      "sysdate" : 1649083660000,
      "haslayout" : "1",
      "topparent" : "3701221",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701221,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083660000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001062/1-0/?lang=en",
      "modified" : 1589978087000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083660900071829,
      "uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC verification suite execution problem: Unexpected abort",
    "Uri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001062/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001062/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001062/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script?",
    "uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004656/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script? ",
      "document_number" : "ka004656",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4709698",
      "sysurihash" : "cgBPVUFB9uNSHYIA",
      "urihash" : "cgBPVUFB9uNSHYIA",
      "sysuri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
      "systransactionid" : 863739,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1624605012000,
      "topparentid" : 4709698,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624605099000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649083658000,
      "permanentid" : "41c2a4a319405b959a7dbf745e831174e27b125293830ba603c3ae7d3f04",
      "syslanguage" : [ "English" ],
      "itemid" : "60d581ab677cf7536a55c232",
      "transactionid" : 863739,
      "title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script? ",
      "products" : [ "TM100", "TM100-GRP", "TM150", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA980", "ZA981", "ZB725", "ZB726", "ZB811", "ZB812" ],
      "date" : 1649083658000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004656:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083658381832670,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083482717,
      "syssize" : 63,
      "sysdate" : 1649083658000,
      "haslayout" : "1",
      "topparent" : "4709698",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4709698,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004656/1-0/?lang=en",
      "modified" : 1624605099000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083658381832670,
      "uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I fully decode the trace when using a CoreSight SoC ETMv4 trace comparison script?",
    "Uri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004656/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004656/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004656/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "AXI File Reader Master (BP144) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
    "excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AXI File Reader Master (BP144) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "excerpt" : "The documents number ... BP144-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "firstSentences" : "Date of Issue: 16 Dec 2004 ARM Errata Notice AXI File Reader Master (BP144) Document Revision 1.0 ARM Infrastructure PrimeCell AXI File Reader Master (BP144) Errata Notice This document contains ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AXI File Reader Master (BP144) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
        "excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
          "document_number" : "ebp144",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "4947986",
          "sysurihash" : "N50lcðñfinIozM2I",
          "urihash" : "N50lcðñfinIozM2I",
          "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en",
          "systransactionid" : 863690,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1168390861000,
          "topparentid" : 4947986,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590767775000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649081250000,
          "permanentid" : "a3aa969d34dcbcda65c0beee3094c69c151c516114b2602e729fe51dea55",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed1309fca06a95ce53f90ef",
          "transactionid" : 863690,
          "title" : "AXI File Reader Master (BP144) Errata Notice ",
          "products" : [ "AXI" ],
          "date" : 1649081250000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ebp144:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081250237359422,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 167,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080958323,
          "syssize" : 167,
          "sysdate" : 1649081250000,
          "haslayout" : "1",
          "topparent" : "4947986",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4947986,
          "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
          "wordcount" : 20,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
          "document_revision" : "1.0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081250000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ebp144/a/?lang=en",
          "modified" : 1642435641000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081250237359422,
          "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
          "syscollection" : "default"
        },
        "Title" : "AXI File Reader Master (BP144) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
        "Excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
        "document_number" : "ebp144",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947986",
        "sysauthor" : "�",
        "sysurihash" : "hyfynGebaroxbsaq",
        "urihash" : "hyfynGebaroxbsaq",
        "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 4947986,
        "numberofpages" : 12,
        "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; BP144 ; reader ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "syscompany" : "ARM",
        "attachmentparentid" : 4947986,
        "parentitem" : "5ed1309fca06a95ce53f90ef",
        "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; BP144 ; reader ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
        "documenttype" : "pdf",
        "isattachment" : "4947986",
        "sysindexeddate" : 1649081250000,
        "permanentid" : "635611472f14c54d92543b27a015c2ca7c432addccf551035c2cab24b4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1309fca06a95ce53f90f1",
        "transactionid" : 863690,
        "title" : "AXI File Reader Master (BP144) Errata Notice ",
        "date" : 1649081250000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp144:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081250086076596,
        "sysisattachment" : "4947986",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "company" : "ARM",
        "sysattachmentparentid" : 4947986,
        "size" : 60628,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080959269,
        "syssize" : 60628,
        "sysdate" : 1649081250000,
        "topparent" : "4947986",
        "author" : "�",
        "label_version" : "r0p0",
        "systopparentid" : 4947986,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
        "wordcount" : 251,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081250000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081250086076596,
        "uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
        "syscollection" : "default"
      },
      "Title" : "AXI File Reader Master (BP144) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed1309fca06a95ce53f90f1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en/pdf/BP144-DC-11001_r0p0_00rel0_Errata.pdf",
      "Excerpt" : "The documents number ... BP144-DC-11001 ... Non Confidential ... © Copyright ARM Limited 2004. All rights reserved. Page 3 of 12 ... Date of Issue: 16 Dec 2004 ... Contents ... 7 ... 8",
      "FirstSentences" : "Date of Issue: 16 Dec 2004 ARM Errata Notice AXI File Reader Master (BP144) Document Revision 1.0 ARM Infrastructure PrimeCell AXI File Reader Master (BP144) Errata Notice This document contains ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI File Reader Master (BP144) Errata Notice ",
      "document_number" : "ebp144",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "4947986",
      "sysurihash" : "N50lcðñfinIozM2I",
      "urihash" : "N50lcðñfinIozM2I",
      "sysuri" : "https://developer.arm.com/documentation/ebp144/a/en",
      "systransactionid" : 863690,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1168390861000,
      "topparentid" : 4947986,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590767775000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649081250000,
      "permanentid" : "a3aa969d34dcbcda65c0beee3094c69c151c516114b2602e729fe51dea55",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1309fca06a95ce53f90ef",
      "transactionid" : 863690,
      "title" : "AXI File Reader Master (BP144) Errata Notice ",
      "products" : [ "AXI" ],
      "date" : 1649081250000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp144:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081250237359422,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 167,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080958323,
      "syssize" : 167,
      "sysdate" : 1649081250000,
      "haslayout" : "1",
      "topparent" : "4947986",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4947986,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "document_revision" : "1.0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081250000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ebp144/a/?lang=en",
      "modified" : 1642435641000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081250237359422,
      "uri" : "https://developer.arm.com/documentation/ebp144/a/en",
      "syscollection" : "default"
    },
    "Title" : "AXI File Reader Master (BP144) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp144/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ebp144/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp144/a/en",
    "Excerpt" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AXI File Reader Master (BP144) Errata Notice This document is only available in a PDF version. Click Download to view. AXI File Reader Master (BP144) Errata Notice AXI"
  }, {
    "title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits?",
    "uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002199/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits? ",
      "document_number" : "ka002199",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4587026",
      "sysurihash" : "SEZUMV9l2iZW0Kñ5",
      "urihash" : "SEZUMV9l2iZW0Kñ5",
      "sysuri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
      "systransactionid" : 864226,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1614784380000,
      "topparentid" : 4587026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614784445000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649147079000,
      "permanentid" : "4b1b8263bae366ceeafc1f50a67879d8c1bf0c2134cda0cd0a37ef5c121e",
      "syslanguage" : [ "English" ],
      "itemid" : "603fa7bdee937942ba3004c0",
      "transactionid" : 864226,
      "title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits? ",
      "products" : [ "ML007" ],
      "date" : 1649147079000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002199:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147079620435867,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146885658,
      "syssize" : 63,
      "sysdate" : 1649147079000,
      "haslayout" : "1",
      "topparent" : "4587026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4587026,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147079000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002199/1-0/?lang=en",
      "modified" : 1614784445000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147079620435867,
      "uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can the Ethos-N78 ACE-Lite data bus width be configured to 256-bits?",
    "Uri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002199/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002199/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002199/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can you give me an example of power down and power up?",
    "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can you give me an example of power down and power up? ",
      "document_number" : "ka004763",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4800570",
      "sysurihash" : "vLrbTyKbKubm3PfC",
      "urihash" : "vLrbTyKbKubm3PfC",
      "sysuri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "systransactionid" : 861297,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634829657000,
      "topparentid" : 4800570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634829664000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "18298e8f9beeafc76b2864ea4f02a89f5bc40686e87f3ac5d92fb69f158e",
      "syslanguage" : [ "English" ],
      "itemid" : "61718560ac265639eac5ace7",
      "transactionid" : 861297,
      "title" : "Can you give me an example of power down and power up? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1648719404000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004763:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404754465750,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719403738,
      "syssize" : 63,
      "sysdate" : 1648719404000,
      "haslayout" : "1",
      "topparent" : "4800570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4800570,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004763/1-0/?lang=en",
      "modified" : 1634829664000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404754465750,
      "uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you give me an example of power down and power up?",
    "Uri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004763/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004763/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004763/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "firstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    },
    "childResults" : [ {
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "firstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "document_number" : "pfl0307",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687017",
        "sysurihash" : "dXH80zs8wPSñwñWc",
        "urihash" : "dXH80zs8wPSñwñWc",
        "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687017,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998607000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146863000,
        "permanentid" : "ef85713e23466427eebbd48e9410dab145f47ef0e7d571f8487ccce7f062",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b64fca06a95ce53f914f",
        "transactionid" : 864222,
        "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
        "products" : [ "Platform design" ],
        "date" : 1649146863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0307:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146863104053455,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146592627,
        "syssize" : 351,
        "sysdate" : 1649146863000,
        "haslayout" : "1",
        "topparent" : "3687017",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687017,
        "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0307/a/?lang=en",
        "modified" : 1642686536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146863104053455,
        "uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0307/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en",
      "Excerpt" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available ... Click Download to view.",
      "FirstSentences" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process This document is only available in a PDF version. Click Download ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "document_number" : "pfl0307",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "3687017",
      "sysurihash" : "jFE42xADbwxSðESX",
      "urihash" : "jFE42xADbwxSðESX",
      "sysuri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 3687017,
      "numberofpages" : 4,
      "sysconcepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 3687017,
      "parentitem" : "5ed4b64fca06a95ce53f914f",
      "concepts" : "low power ; leakage ; applications ; ULL ; ARM ; High Density ; battery life ; documentation ; libraries ; supporting ; implementations ; optimization",
      "documenttype" : "pdf",
      "isattachment" : "3687017",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "8b107f539d5cd8c3721ad073c075d9511fe4afaeea90501c9e512769ef87",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4b64fca06a95ce53f9153",
      "transactionid" : 864222,
      "title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process ",
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0307:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864328464352,
      "sysisattachment" : "3687017",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 3687017,
      "size" : 551750,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146593974,
      "syssize" : 551750,
      "sysdate" : 1649146864000,
      "topparent" : "3687017",
      "label_version" : "1.0",
      "systopparentid" : 3687017,
      "content_description" : "The ARM Ultra Low Power Platform enables best-in-class, energy efficient 32-bit MCU processor implementations.",
      "wordcount" : 660,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864328464352,
      "uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 180nm Ultra Low Power Platform Targeting ARM Cortex-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4b64fca06a95ce53f9153",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0307/a/en/pdf/PIPD_Platform_TSMC_180ULL_BR_NC.pdf",
    "Excerpt" : "These low power memories support multiple power management modes such as active ... designs. ... mode, users can shutdown the periphery, powering only the core, to retain data and ... 0.7",
    "FirstSentences" : "ARM®180nm Ultra Low Power Platform Targeting ARM Cortex™-M Series Processors and optimized for the TSMC CE018FG (180nm ULL) Process The ARM® Ultra Low Power Platform enables best-in-class, energy ..."
  }, {
    "title" : "AMBA Arbiter Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e13a5fd977155116a31d2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "excerpt" : "http://www.arm.com ... Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0041C Contents ... Chapter 1 ... ARM DDI 0041C ... AMBA Arbiter Data Sheet ... 1.2 ... 1.3 ... iv",
    "firstSentences" : "AMBA Arbiter Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0041C Data Sheet ii AMBA Arbiter Data Sheet Copyright © 1995-1997 ARM Limited. All rights reserved. Release Information",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Arbiter Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
      "excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
      "firstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Arbiter Data Sheet ",
        "document_number" : "ddi0041",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876887",
        "sysurihash" : "J80SsN6eo3h3owVe",
        "urihash" : "J80SsN6eo3h3owVe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111823000,
        "topparentid" : 4876887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369445000,
        "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085764000,
        "permanentid" : "d07ad78b9b283e5ee993f9e91999a239c728c8a3c3195209ee550f75bdd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a5fd977155116a31cb",
        "transactionid" : 863782,
        "title" : "AMBA Arbiter Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649085764000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0041:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085764914770717,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1615,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085669568,
        "syssize" : 1615,
        "sysdate" : 1649085764000,
        "haslayout" : "1",
        "topparent" : "4876887",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876887,
        "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085764000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0041/c/?lang=en",
        "modified" : 1638963481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085764914770717,
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Arbiter Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
      "Excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
      "FirstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd."
    },
    "childResults" : [ {
      "title" : "Signal Description",
      "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "excerpt" : "This signal must be set up to the falling edge of BCLK. AREQ002 In Request from a bus ... If BWAIT is LOW, the transfer may complete in the current bus cycle. ... Signal Description AMBA",
      "firstSentences" : "Signal Description Name Type Description AGNTARM Out Grant signal to the ARM processor. When HIGH, this signal indicates that the ARM bus master is currently the highest priority master requesting ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Arbiter Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "firstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Arbiter Data Sheet ",
          "document_number" : "ddi0041",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876887",
          "sysurihash" : "J80SsN6eo3h3owVe",
          "urihash" : "J80SsN6eo3h3owVe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111823000,
          "topparentid" : 4876887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369445000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085764000,
          "permanentid" : "d07ad78b9b283e5ee993f9e91999a239c728c8a3c3195209ee550f75bdd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a5fd977155116a31cb",
          "transactionid" : 863782,
          "title" : "AMBA Arbiter Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085764000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0041:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085764914770717,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1615,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085669568,
          "syssize" : 1615,
          "sysdate" : 1649085764000,
          "haslayout" : "1",
          "topparent" : "4876887",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876887,
          "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
          "wordcount" : 130,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085764000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0041/c/?lang=en",
          "modified" : 1638963481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085764914770717,
          "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Arbiter Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "Excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "FirstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal Description ",
        "document_number" : "ddi0041",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876887",
        "sysurihash" : "vtaðLx6XmheMBDEv",
        "urihash" : "vtaðLx6XmheMBDEv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111823000,
        "topparentid" : 4876887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369445000,
        "sysconcepts" : "LOW phase ; bus masters ; interface controller ; signal changes ; ARM ; falling edge ; transfers ; BWAIT ; indicating ; unused AREQxxx ; low-power",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876887,
        "parentitem" : "5e8e13a5fd977155116a31cb",
        "concepts" : "LOW phase ; bus masters ; interface controller ; signal changes ; ARM ; falling edge ; transfers ; BWAIT ; indicating ; unused AREQxxx ; low-power",
        "documenttype" : "html",
        "isattachment" : "4876887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085775000,
        "permanentid" : "5fb330ed73406944f294dec9b5c139e83c728fc0634f7e31a84246140b66",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a5fd977155116a31cf",
        "transactionid" : 863782,
        "title" : "Signal Description ",
        "products" : [ "AMBA" ],
        "date" : 1649085775000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0041:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085775509194314,
        "sysisattachment" : "4876887",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876887,
        "size" : 2962,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085669568,
        "syssize" : 2962,
        "sysdate" : 1649085775000,
        "haslayout" : "1",
        "topparent" : "4876887",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876887,
        "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085775000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0041/c/amba-arbiter-data-sheet/signal-description?lang=en",
        "modified" : 1638963481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085775509194314,
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
        "syscollection" : "default"
      },
      "Title" : "Signal Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-description",
      "Excerpt" : "This signal must be set up to the falling edge of BCLK. AREQ002 In Request from a bus ... If BWAIT is LOW, the transfer may complete in the current bus cycle. ... Signal Description AMBA",
      "FirstSentences" : "Signal Description Name Type Description AGNTARM Out Grant signal to the ARM processor. When HIGH, this signal indicates that the ARM bus master is currently the highest priority master requesting ..."
    }, {
      "title" : "Signal Timing",
      "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "excerpt" : "Signal Timing The arbitration signal timing is shown in Figure 1.2 below. ... Arbitration timing Note that the arbiter produces grant signals on a cycle-by-cycle basis, ... Signal Timing AMBA",
      "firstSentences" : "Signal Timing The arbitration signal timing is shown in Figure 1.2 below. Figure 1.2. Arbitration timing Note that the arbiter produces grant signals on a cycle-by-cycle basis, showing which bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Arbiter Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "firstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Arbiter Data Sheet ",
          "document_number" : "ddi0041",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876887",
          "sysurihash" : "J80SsN6eo3h3owVe",
          "urihash" : "J80SsN6eo3h3owVe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111823000,
          "topparentid" : 4876887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369445000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085764000,
          "permanentid" : "d07ad78b9b283e5ee993f9e91999a239c728c8a3c3195209ee550f75bdd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a5fd977155116a31cb",
          "transactionid" : 863782,
          "title" : "AMBA Arbiter Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085764000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0041:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085764914770717,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1615,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085669568,
          "syssize" : 1615,
          "sysdate" : 1649085764000,
          "haslayout" : "1",
          "topparent" : "4876887",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876887,
          "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
          "wordcount" : 130,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085764000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0041/c/?lang=en",
          "modified" : 1638963481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085764914770717,
          "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Arbiter Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "Excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "FirstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal Timing ",
        "document_number" : "ddi0041",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876887",
        "sysurihash" : "HBA5jQDjX91fYuFD",
        "urihash" : "HBA5jQDjX91fYuFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111823000,
        "topparentid" : 4876887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369445000,
        "sysconcepts" : "bus master ; highest priority ; signals ; indicating ; timing ; arbitration ; cycle-by-cycle basis ; BWAIT",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876887,
        "parentitem" : "5e8e13a5fd977155116a31cb",
        "concepts" : "bus master ; highest priority ; signals ; indicating ; timing ; arbitration ; cycle-by-cycle basis ; BWAIT",
        "documenttype" : "html",
        "isattachment" : "4876887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085773000,
        "permanentid" : "af07a072c2338353777661f6dcd4231d24ca1ea563888709c9ee23bf7e0c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a5fd977155116a31d0",
        "transactionid" : 863782,
        "title" : "Signal Timing ",
        "products" : [ "AMBA" ],
        "date" : 1649085773000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0041:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085773942980702,
        "sysisattachment" : "4876887",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876887,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085669568,
        "syssize" : 614,
        "sysdate" : 1649085773000,
        "haslayout" : "1",
        "topparent" : "4876887",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876887,
        "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085773000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0041/c/amba-arbiter-data-sheet/signal-timing?lang=en",
        "modified" : 1638963481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085773942980702,
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
        "syscollection" : "default"
      },
      "Title" : "Signal Timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet/signal-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet/signal-timing",
      "Excerpt" : "Signal Timing The arbitration signal timing is shown in Figure 1.2 below. ... Arbitration timing Note that the arbiter produces grant signals on a cycle-by-cycle basis, ... Signal Timing AMBA",
      "FirstSentences" : "Signal Timing The arbitration signal timing is shown in Figure 1.2 below. Figure 1.2. Arbitration timing Note that the arbiter produces grant signals on a cycle-by-cycle basis, showing which bus ..."
    }, {
      "title" : "AMBA Arbiter Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "excerpt" : "Chapter 1. AMBA Arbiter Data Sheet The following sections provide information on the function of the AMBA bus arbiter. Overview Signal Description Signal Timing Arbitration Priorities.",
      "firstSentences" : "Chapter 1. AMBA Arbiter Data Sheet The following sections provide information on the function of the AMBA bus arbiter. Overview Signal Description Signal Timing Arbitration Priorities. AMBA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Arbiter Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "firstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Arbiter Data Sheet ",
          "document_number" : "ddi0041",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876887",
          "sysurihash" : "J80SsN6eo3h3owVe",
          "urihash" : "J80SsN6eo3h3owVe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111823000,
          "topparentid" : 4876887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369445000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085764000,
          "permanentid" : "d07ad78b9b283e5ee993f9e91999a239c728c8a3c3195209ee550f75bdd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a5fd977155116a31cb",
          "transactionid" : 863782,
          "title" : "AMBA Arbiter Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085764000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0041:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085764914770717,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1615,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085669568,
          "syssize" : 1615,
          "sysdate" : 1649085764000,
          "haslayout" : "1",
          "topparent" : "4876887",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876887,
          "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
          "wordcount" : 130,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085764000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0041/c/?lang=en",
          "modified" : 1638963481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085764914770717,
          "uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Arbiter Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en",
        "Excerpt" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "FirstSentences" : "AMBA Arbiter Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Arbiter Data Sheet ",
        "document_number" : "ddi0041",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876887",
        "sysurihash" : "jññGlO52zFck1dIJ",
        "urihash" : "jññGlO52zFck1dIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111823000,
        "topparentid" : 4876887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369445000,
        "sysconcepts" : "arbiter ; AMBA",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876887,
        "parentitem" : "5e8e13a5fd977155116a31cb",
        "concepts" : "arbiter ; AMBA",
        "documenttype" : "html",
        "isattachment" : "4876887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085766000,
        "permanentid" : "d8c6be18a91632d427f2d3628399a81443a91cd353054ffe012c14074d4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a5fd977155116a31cd",
        "transactionid" : 863782,
        "title" : "AMBA Arbiter Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649085766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0041:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085766590414707,
        "sysisattachment" : "4876887",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876887,
        "size" : 213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085669568,
        "syssize" : 213,
        "sysdate" : 1649085766000,
        "haslayout" : "1",
        "topparent" : "4876887",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876887,
        "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0041/c/amba-arbiter-data-sheet?lang=en",
        "modified" : 1638963481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085766590414707,
        "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
        "syscollection" : "default"
      },
      "Title" : "AMBA Arbiter Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0041/c/amba-arbiter-data-sheet?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/amba-arbiter-data-sheet",
      "Excerpt" : "Chapter 1. AMBA Arbiter Data Sheet The following sections provide information on the function of the AMBA bus arbiter. Overview Signal Description Signal Timing Arbitration Priorities.",
      "FirstSentences" : "Chapter 1. AMBA Arbiter Data Sheet The following sections provide information on the function of the AMBA bus arbiter. Overview Signal Description Signal Timing Arbitration Priorities. AMBA ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Arbiter Data Sheet ",
      "document_number" : "ddi0041",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876887",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "b1qGg0ZYUJF1yEtm",
      "urihash" : "b1qGg0ZYUJF1yEtm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
      "systransactionid" : 863782,
      "copyright" : "Copyright © 1995-1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1178111823000,
      "topparentid" : 4876887,
      "numberofpages" : 10,
      "sysconcepts" : "bus masters ; highest priority ; test interface ; LOW phase ; signals ; falling edge ; turnaround cycle ; ARM ; transfers ; indicating ; warranties",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876887,
      "parentitem" : "5e8e13a5fd977155116a31cb",
      "concepts" : "bus masters ; highest priority ; test interface ; LOW phase ; signals ; falling edge ; turnaround cycle ; ARM ; transfers ; indicating ; warranties",
      "documenttype" : "pdf",
      "isattachment" : "4876887",
      "sysindexeddate" : 1649085785000,
      "permanentid" : "6eaeebfacdfbb2d3919b70e6ef44d3d9da7c6deb479ba822328c21c3ffcb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13a5fd977155116a31d2",
      "transactionid" : 863782,
      "title" : "AMBA Arbiter Data Sheet ",
      "date" : 1649085785000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0041:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085785905629557,
      "sysisattachment" : "4876887",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876887,
      "size" : 85296,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e13a5fd977155116a31d2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085670588,
      "syssize" : 85296,
      "sysdate" : 1649085785000,
      "topparent" : "4876887",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876887,
      "content_description" : "Datasheet providing key information for the AMBA Arbiter.",
      "wordcount" : 318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085785000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e13a5fd977155116a31d2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085785905629557,
      "uri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Arbiter Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e13a5fd977155116a31d2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0041/c/en/pdf/DDI0041C.pdf",
    "Excerpt" : "http://www.arm.com ... Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0041C Contents ... Chapter 1 ... ARM DDI 0041C ... AMBA Arbiter Data Sheet ... 1.2 ... 1.3 ... iv",
    "FirstSentences" : "AMBA Arbiter Copyright © 1995-1997 ARM Limited. All rights reserved. ARM DDI 0041C Data Sheet ii AMBA Arbiter Data Sheet Copyright © 1995-1997 ARM Limited. All rights reserved. Release Information"
  }, {
    "title" : "Block diagram",
    "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description/block-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "excerpt" : "Block diagram Figure 3.1 shows the Keyboard\\/Mouse Interface block diagram. ... Keyboard\\/Mouse Interface block diagram Block diagram AMBA",
    "firstSentences" : "Block diagram Figure 3.1 shows the Keyboard\\/Mouse Interface block diagram. Figure 3.1. Keyboard\\/Mouse Interface block diagram Block diagram AMBA",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "Qc9ñjhXsvEGufAVK",
        "urihash" : "Qc9ñjhXsvEGufAVK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085766000,
        "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36dff",
        "transactionid" : 863782,
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "products" : [ "AMBA" ],
        "date" : 1649085766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085766626254646,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672964,
        "syssize" : 1747,
        "sysdate" : 1649085766000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085766626254646,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1fc688295d1e18d36e23",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "excerpt" : "B ... AMBA Keyboard/Mouse PS/2 Interface ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0096B ... About this Datasheet ... x Feedback ... xiv ... Introduction ... 1.1 ... Overview",
      "firstSentences" : "AMBA Keyboard/Mouse PS/2 Interface Copyright © 1996-1998 ARM Limited. All rights reserved. ARM DDI 0096B Datasheet ii AMBA Keyboard/Mouse PS/2 Interface Datasheet Copyright © 1996-1998 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "document_number" : "ddi0096",
          "document_version" : "b",
          "content_type" : "Datasheet",
          "systopparent" : "4877195",
          "sysurihash" : "Qc9ñjhXsvEGufAVK",
          "urihash" : "Qc9ñjhXsvEGufAVK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190215943000,
          "topparentid" : 4877195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372550000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085766000,
          "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc688295d1e18d36dff",
          "transactionid" : 863782,
          "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0096:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085766626254646,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085672964,
          "syssize" : 1747,
          "sysdate" : 1649085766000,
          "haslayout" : "1",
          "topparent" : "4877195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877195,
          "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0096/b/?lang=en",
          "modified" : 1638964771000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085766626254646,
          "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UOe6EO32Uz7Dd3qm",
        "urihash" : "UOe6EO32Uz7Dd3qm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
        "systransactionid" : 863782,
        "copyright" : "Copyright © 1996-1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "numberofpages" : 40,
        "sysconcepts" : "interface ; transmissions ; ARM ; keyboard device ; signals ; control register ; documentation ; test harness ; diagrams ; eight-bit ; commands ; conventions ; KbdRXInt ; active-LOW ; abbreviation ; programmers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877195,
        "parentitem" : "5e8e1fc688295d1e18d36dff",
        "concepts" : "interface ; transmissions ; ARM ; keyboard device ; signals ; control register ; documentation ; test harness ; diagrams ; eight-bit ; commands ; conventions ; KbdRXInt ; active-LOW ; abbreviation ; programmers",
        "documenttype" : "pdf",
        "isattachment" : "4877195",
        "sysindexeddate" : 1649085768000,
        "permanentid" : "000d09f274c34ede833329033f27cd1dea6ca8ff9839a9fd5ea04759afa4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36e23",
        "transactionid" : 863782,
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "date" : 1649085768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085768838561506,
        "sysisattachment" : "4877195",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877195,
        "size" : 227177,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1fc688295d1e18d36e23",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085674217,
        "syssize" : 227177,
        "sysdate" : 1649085768000,
        "topparent" : "4877195",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 803,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085768000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1fc688295d1e18d36e23",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085768838561506,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1fc688295d1e18d36e23",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/pdf/DDI0096.pdf",
      "Excerpt" : "B ... AMBA Keyboard/Mouse PS/2 Interface ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0096B ... About this Datasheet ... x Feedback ... xiv ... Introduction ... 1.1 ... Overview",
      "FirstSentences" : "AMBA Keyboard/Mouse PS/2 Interface Copyright © 1996-1998 ARM Limited. All rights reserved. ARM DDI 0096B Datasheet ii AMBA Keyboard/Mouse PS/2 Interface Datasheet Copyright © 1996-1998 ARM Limited."
    }, {
      "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "Qc9ñjhXsvEGufAVK",
        "urihash" : "Qc9ñjhXsvEGufAVK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085766000,
        "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36dff",
        "transactionid" : 863782,
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
        "products" : [ "AMBA" ],
        "date" : 1649085766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085766626254646,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672964,
        "syssize" : 1747,
        "sysdate" : 1649085766000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085766626254646,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
      "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "APB Signals",
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/signal-descriptions/apb-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "excerpt" : "APB Signals The Keyboard and Mouse Interface peripheral is connected to the APB bus ... Table 2.1: APB signal descriptions describes the APB signals used. ... Write when HIGH, read when LOW.",
      "firstSentences" : "APB Signals The Keyboard and Mouse Interface peripheral is connected to the APB bus as a slave. Table 2.1: APB signal descriptions describes the APB signals used. Name Type Source\\/Destination ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "document_number" : "ddi0096",
          "document_version" : "b",
          "content_type" : "Datasheet",
          "systopparent" : "4877195",
          "sysurihash" : "Qc9ñjhXsvEGufAVK",
          "urihash" : "Qc9ñjhXsvEGufAVK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "systransactionid" : 863782,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190215943000,
          "topparentid" : 4877195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372550000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085766000,
          "permanentid" : "b219559c7e0529988c1b61c7b5859d2a13620092f66f4fd549855bd35263",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc688295d1e18d36dff",
          "transactionid" : 863782,
          "title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet ",
          "products" : [ "AMBA" ],
          "date" : 1649085766000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0096:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085766626254646,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085672964,
          "syssize" : 1747,
          "sysdate" : 1649085766000,
          "haslayout" : "1",
          "topparent" : "4877195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877195,
          "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085766000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0096/b/?lang=en",
          "modified" : 1638964771000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085766626254646,
          "uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Keyboard/Mouse PS/2 Interface Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en",
        "Excerpt" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "AMBA Keyboard\\/Mouse PS\\/2 Interface Datasheet Copyright 1996-1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB Signals ",
        "document_number" : "ddi0096",
        "document_version" : "b",
        "content_type" : "Datasheet",
        "systopparent" : "4877195",
        "sysurihash" : "9O3MKMcXEq1fcN89",
        "urihash" : "9O3MKMcXEq1fcN89",
        "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190215943000,
        "topparentid" : 4877195,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372550000,
        "sysconcepts" : "APB bus ; reset ; reads ; slave ; Strobe Times ; register map ; PSEL ; BnRES ; Destination ; Keyboard",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877195,
        "parentitem" : "5e8e1fc688295d1e18d36dff",
        "concepts" : "APB bus ; reset ; reads ; slave ; Strobe Times ; register map ; PSEL ; BnRES ; Destination ; Keyboard",
        "documenttype" : "html",
        "isattachment" : "4877195",
        "sysindexeddate" : 1649085766000,
        "permanentid" : "ac11e03b98abb565f99f2411af1cefc92ccef92c9357ed3cbdb898c6b616",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc688295d1e18d36e0e",
        "transactionid" : 863782,
        "title" : "APB Signals ",
        "products" : [ "AMBA" ],
        "date" : 1649085766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0096:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085766516828128,
        "sysisattachment" : "4877195",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877195,
        "size" : 733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/signal-descriptions/apb-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085672944,
        "syssize" : 733,
        "sysdate" : 1649085766000,
        "haslayout" : "1",
        "topparent" : "4877195",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877195,
        "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/signal-descriptions/apb-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0096/b/signal-descriptions/apb-signals?lang=en",
        "modified" : 1638964771000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085766516828128,
        "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
        "syscollection" : "default"
      },
      "Title" : "APB Signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/signal-descriptions/apb-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/signal-descriptions/apb-signals",
      "Excerpt" : "APB Signals The Keyboard and Mouse Interface peripheral is connected to the APB bus ... Table 2.1: APB signal descriptions describes the APB signals used. ... Write when HIGH, read when LOW.",
      "FirstSentences" : "APB Signals The Keyboard and Mouse Interface peripheral is connected to the APB bus as a slave. Table 2.1: APB signal descriptions describes the APB signals used. Name Type Source\\/Destination ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Block diagram ",
      "document_number" : "ddi0096",
      "document_version" : "b",
      "content_type" : "Datasheet",
      "systopparent" : "4877195",
      "sysurihash" : "ñKD2vðSZW1ñHgð9K",
      "urihash" : "ñKD2vðSZW1ñHgð9K",
      "sysuri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1190215943000,
      "topparentid" : 4877195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372550000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4877195,
      "parentitem" : "5e8e1fc688295d1e18d36dff",
      "documenttype" : "html",
      "isattachment" : "4877195",
      "sysindexeddate" : 1649085783000,
      "permanentid" : "7da96f50735a5c4633334a508c78c528cfb3702611a7761393bf145f2f56",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1fc688295d1e18d36e11",
      "transactionid" : 863782,
      "title" : "Block diagram ",
      "products" : [ "AMBA" ],
      "date" : 1649085783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0096:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085783152381259,
      "sysisattachment" : "4877195",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4877195,
      "size" : 146,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description/block-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085672964,
      "syssize" : 146,
      "sysdate" : 1649085783000,
      "haslayout" : "1",
      "topparent" : "4877195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4877195,
      "content_description" : "Datasheet providing key information for the AMBA Keyboard/Mouse PS/2 Interface.",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description/block-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0096/b/functional-description/block-diagram?lang=en",
      "modified" : 1638964771000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085783152381259,
      "uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
      "syscollection" : "default"
    },
    "Title" : "Block diagram",
    "Uri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0096/b/functional-description/block-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0096/b/en/functional-description/block-diagram",
    "Excerpt" : "Block diagram Figure 3.1 shows the Keyboard\\/Mouse Interface block diagram. ... Keyboard\\/Mouse Interface block diagram Block diagram AMBA",
    "FirstSentences" : "Block diagram Figure 3.1 shows the Keyboard\\/Mouse Interface block diagram. Figure 3.1. Keyboard\\/Mouse Interface block diagram Block diagram AMBA"
  }, {
    "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
    "uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
    "printableUri" : "https://developer.arm.com/documentation/pfl0302/a/en",
    "clickUri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en",
    "excerpt" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view. ARM Performance Mobile ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
      "uri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "printableUri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed4b4beca06a95ce53f913e",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "excerpt" : "SoC pad ring. ... To address the challenges of sub-micron dynamic leakage power, the ARM Logic IP ... These Multi-Channel length libraries allow significant leakage power savings by replacing ...",
      "firstSentences" : "ARM® Performance Mobile Physical IP Platform Optimized for Common Platform™ 32/28nm LP Process The ARM®32/28nm Performance Mobile Physical IP Platform delivers process-optimized IP, for best-in- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
        "uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
        "printableUri" : "https://developer.arm.com/documentation/pfl0302/a/en",
        "clickUri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en",
        "excerpt" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view. ARM Performance Mobile ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
          "document_number" : "pfl0302",
          "document_version" : "a",
          "content_type" : "White Paper",
          "systopparent" : "3687011",
          "sysurihash" : "bUmDðljHJhHNC1ww",
          "urihash" : "bUmDðljHJhHNC1ww",
          "sysuri" : "https://developer.arm.com/documentation/pfl0302/a/en",
          "systransactionid" : 864213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1253754061000,
          "topparentid" : 3687011,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590998206000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649146412000,
          "permanentid" : "487f0603e95f4d6685fa7df10af44aad8561116c539b077d0225cd54e61a",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed4b4beca06a95ce53f913c",
          "transactionid" : 864213,
          "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
          "products" : [ "Platform design" ],
          "date" : 1649146412000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "pfl0302:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146412120249139,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 276,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146028107,
          "syssize" : 276,
          "sysdate" : 1649146412000,
          "haslayout" : "1",
          "topparent" : "3687011",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3687011,
          "content_description" : "The ARM 32/28nm Performance Mobile Physical IP Platform delivers process-optimized IP, for best-in-class processor implementations.",
          "wordcount" : 27,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
          "document_revision" : "-1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146412000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/pfl0302/a/?lang=en",
          "modified" : 1642686446000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146412120249139,
          "uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
        "Uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/pfl0302/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en",
        "Excerpt" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view. ARM Performance Mobile ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
        "document_number" : "pfl0302",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687011",
        "sysurihash" : "SðdGhSKL7s3DfEpY",
        "urihash" : "SðdGhSKL7s3DfEpY",
        "sysuri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
        "systransactionid" : 864213,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 3687011,
        "numberofpages" : 4,
        "sysconcepts" : "interface IP ; designers ; memories ; platform ; logic libraries ; SoC ; manufacturability ; ARM ; foundry customers ; validation procedures ; comprehensive QA ; applications ; supporting ; technologies ; collaboration ; Multi-channel",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "attachmentparentid" : 3687011,
        "parentitem" : "5ed4b4beca06a95ce53f913c",
        "concepts" : "interface IP ; designers ; memories ; platform ; logic libraries ; SoC ; manufacturability ; ARM ; foundry customers ; validation procedures ; comprehensive QA ; applications ; supporting ; technologies ; collaboration ; Multi-channel",
        "documenttype" : "pdf",
        "isattachment" : "3687011",
        "sysindexeddate" : 1649146411000,
        "permanentid" : "fe3dba6637ca55039e922e2d0c283384e5e0e029937336cbbc485c403dfb",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b4beca06a95ce53f913e",
        "transactionid" : 864213,
        "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
        "date" : 1649146411000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0302:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146411865614012,
        "sysisattachment" : "3687011",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 3687011,
        "size" : 415009,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed4b4beca06a95ce53f913e",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146029116,
        "syssize" : 415009,
        "sysdate" : 1649146411000,
        "topparent" : "3687011",
        "label_version" : "1.0",
        "systopparentid" : 3687011,
        "content_description" : "The ARM 32/28nm Performance Mobile Physical IP Platform delivers process-optimized IP, for best-in-class processor implementations.",
        "wordcount" : 660,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146411000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4b4beca06a95ce53f913e",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146411865614012,
        "uri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed4b4beca06a95ce53f913e",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en/pdf/PIPD_Platform_CP_32LP_BR_NC.pdf",
      "Excerpt" : "SoC pad ring. ... To address the challenges of sub-micron dynamic leakage power, the ARM Logic IP ... These Multi-Channel length libraries allow significant leakage power savings by replacing ...",
      "FirstSentences" : "ARM® Performance Mobile Physical IP Platform Optimized for Common Platform™ 32/28nm LP Process The ARM®32/28nm Performance Mobile Physical IP Platform delivers process-optimized IP, for best-in- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
      "document_number" : "pfl0302",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "3687011",
      "sysurihash" : "bUmDðljHJhHNC1ww",
      "urihash" : "bUmDðljHJhHNC1ww",
      "sysuri" : "https://developer.arm.com/documentation/pfl0302/a/en",
      "systransactionid" : 864213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 3687011,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590998206000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649146412000,
      "permanentid" : "487f0603e95f4d6685fa7df10af44aad8561116c539b077d0225cd54e61a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4b4beca06a95ce53f913c",
      "transactionid" : 864213,
      "title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process ",
      "products" : [ "Platform design" ],
      "date" : 1649146412000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0302:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146412120249139,
      "navigationhierarchiescontenttype" : "White Paper",
      "size" : 276,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146028107,
      "syssize" : 276,
      "sysdate" : 1649146412000,
      "haslayout" : "1",
      "topparent" : "3687011",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3687011,
      "content_description" : "The ARM 32/28nm Performance Mobile Physical IP Platform delivers process-optimized IP, for best-in-class processor implementations.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "document_revision" : "-1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146412000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/pfl0302/a/?lang=en",
      "modified" : 1642686446000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146412120249139,
      "uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32/28nm LP Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0302/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0302/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/pfl0302/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0302/a/en",
    "Excerpt" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM Performance Mobile Physical IP Platform Optimized for Common Platform 32\\/28nm LP Process This document is only available in a PDF version. Click Download to view. ARM Performance Mobile ..."
  }, {
    "title" : "How to pause system level timers while CPU execution is halted",
    "uri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001473/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001473/1-0/en",
    "excerpt" : "If some or certain CPUs are being halted, other CPUs may still be relying on the ... But if any part of the system still requires access to the system counter, for example, if some CPUs are ...",
    "firstSentences" : "KBA Article ID: KA001473 Applies To: CoreSight SoC-400-PRP Confidentiality: Customer non-confidential Problem\\/Question How can I pause system level timers while CPU execution is halted? Scenario ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to pause system level timers while CPU execution is halted ",
      "document_number" : "ka001473",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3801633",
      "sysurihash" : "bsSD5AysIvmPEexW",
      "urihash" : "bsSD5AysIvmPEexW",
      "sysuri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
      "systransactionid" : 864212,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1594981865000,
      "topparentid" : 3801633,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594981912000,
      "sysconcepts" : "timers ; CPU execution ; pausing ; means ; operating ; timeouts ; system-level ; DBGACK outputs ; CoreSight ; timestamp generator ; Trigger Interface ; cross-trigger",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "concepts" : "timers ; CPU execution ; pausing ; means ; operating ; timeouts ; system-level ; DBGACK outputs ; CoreSight ; timestamp generator ; Trigger Interface ; cross-trigger",
      "documenttype" : "html",
      "sysindexeddate" : 1649146346000,
      "permanentid" : "9f09dac932c4697458ab6b88d237de596a7f75dc2c06483938d74c1278d5",
      "syslanguage" : [ "English" ],
      "itemid" : "5f117e180daa596235e83cbc",
      "transactionid" : 864212,
      "title" : "How to pause system level timers while CPU execution is halted ",
      "products" : [ "TM100" ],
      "date" : 1649146346000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001473:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146346948874404,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4593,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001473/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146031185,
      "syssize" : 4593,
      "sysdate" : 1649146346000,
      "haslayout" : "1",
      "topparent" : "3801633",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3801633,
      "wordcount" : 251,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146346000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001473/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001473/1-0/?lang=en",
      "modified" : 1594981912000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146346948874404,
      "uri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to pause system level timers while CPU execution is halted",
    "Uri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001473/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001473/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001473/1-0/en",
    "Excerpt" : "If some or certain CPUs are being halted, other CPUs may still be relying on the ... But if any part of the system still requires access to the system counter, for example, if some CPUs are ...",
    "FirstSentences" : "KBA Article ID: KA001473 Applies To: CoreSight SoC-400-PRP Confidentiality: Customer non-confidential Problem\\/Question How can I pause system level timers while CPU execution is halted? Scenario ..."
  }, {
    "title" : "How do I load debug symbol for UEFI modules on Arm reference platform?",
    "uri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004818/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004818/1-0/en",
    "excerpt" : "Then, stop the CPU at 0xE0000000, and use the following command at Arm DS to dump the memory ... Step 3. ... Calculate the offset the address by using the following formula: Offset = ... KBA",
    "firstSentences" : "Article ID: KA004818 Applies To: Arm Development Studio, Armv8-A, Neoverse, Neoverse E1, Neoverse N1, Neoverse N2, Neoverse Performance, Neoverse V1 Confidentiality: Customer Non-confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I load debug symbol for UEFI modules on Arm reference platform? ",
      "document_number" : "ka004818",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949007",
      "sysurihash" : "GjMLñObF2a6kAFmu",
      "urihash" : "GjMLñObF2a6kAFmu",
      "sysuri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
      "systransactionid" : 864211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1630375539000,
      "topparentid" : 4949007,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1630375617000,
      "sysconcepts" : "efi ; Arm ; reference platform ; offset ; PeiCore ; ZeroVector ; assembly code ; optimization flags ; breakpoint ; instruction",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38" ],
      "concepts" : "efi ; Arm ; reference platform ; offset ; PeiCore ; ZeroVector ; assembly code ; optimization flags ; breakpoint ; instruction",
      "documenttype" : "html",
      "sysindexeddate" : 1649146289000,
      "permanentid" : "fa0c206bc377de1be1ffc46c01e69bf0a9bb0ad6609bdf350ea894d48ab8",
      "syslanguage" : [ "English" ],
      "itemid" : "612d8ec1674a052ae36c99f4",
      "transactionid" : 864211,
      "title" : "How do I load debug symbol for UEFI modules on Arm reference platform? ",
      "products" : [ "Arm Development Studio", "Armv8-A", "DS000", "DS100", "KLMKT-QS-00044", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP076", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP128", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZB692", "ZB693", "ZB695", "ZB696" ],
      "date" : 1649146289000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004818:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146289336802465,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4898,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004818/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146059292,
      "syssize" : 4898,
      "sysdate" : 1649146289000,
      "haslayout" : "1",
      "topparent" : "4949007",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949007,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 264,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146289000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004818/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004818/1-0/?lang=en",
      "modified" : 1630375617000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146289336802465,
      "uri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I load debug symbol for UEFI modules on Arm reference platform?",
    "Uri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004818/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004818/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004818/1-0/en",
    "Excerpt" : "Then, stop the CPU at 0xE0000000, and use the following command at Arm DS to dump the memory ... Step 3. ... Calculate the offset the address by using the following formula: Offset = ... KBA",
    "FirstSentences" : "Article ID: KA004818 Applies To: Arm Development Studio, Armv8-A, Neoverse, Neoverse E1, Neoverse N1, Neoverse N2, Neoverse Performance, Neoverse V1 Confidentiality: Customer Non-confidential ..."
  }, {
    "title" : "The specification mentions that AxPROT[2] information is just a hint. Is the information given by the other AxPROT bits always accurate?",
    "uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001906/1-0/en",
    "excerpt" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This can also be true where a write-back cache line holds both privileged and user ...",
    "firstSentences" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The use of a cache can be cause of misleading information on the AxPROT signals where ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "The specification mentions that AxPROT[2] information is just a hint.  Is the information given by the other AxPROT bits always accurate? ",
      "document_number" : "ka001906",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235088",
      "sysurihash" : "9XeKAwO6Op0EPOrñ",
      "urihash" : "9XeKAwO6Op0EPOrñ",
      "sysuri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602173563000,
      "topparentid" : 4235088,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602173592000,
      "sysconcepts" : "AxPROT ; cache ; security ; specification mentions ; Customer non-confidential ; Set Confidentiality ; Article ID ; hint ; instruction",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "AxPROT ; cache ; security ; specification mentions ; Customer non-confidential ; Set Confidentiality ; Article ID ; hint ; instruction",
      "documenttype" : "html",
      "sysindexeddate" : 1649146212000,
      "permanentid" : "3f255a2f2cd574c2cf3b1d006af2ef15ef996060e7b0c596ad46203d814a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3a98bcda971b145681e0",
      "transactionid" : 864209,
      "title" : "The specification mentions that AxPROT[2] information is just a hint.  Is the information given by the other AxPROT bits always accurate? ",
      "products" : [ "AR500" ],
      "date" : 1649146212000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001906:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146212512993095,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 853,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145901961,
      "syssize" : 853,
      "sysdate" : 1649146212000,
      "haslayout" : "1",
      "topparent" : "4235088",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235088,
      "wordcount" : 83,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146212000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001906/1-0/?lang=en",
      "modified" : 1602173592000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146212512993095,
      "uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "The specification mentions that AxPROT[2] information is just a hint. Is the information given by the other AxPROT bits always accurate?",
    "Uri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001906/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001906/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001906/1-0/en",
    "Excerpt" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This can also be true where a write-back cache line holds both privileged and user ...",
    "FirstSentences" : "KBA Article ID: KA001906 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The use of a cache can be cause of misleading information on the AxPROT signals where ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "excerpt" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart ... It contains the following sections: Example MCU system level design and design ...",
    "firstSentences" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart Eval. It contains the following sections: Example MCU system level design and design heirarchy.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "zEtoeHvFmErYEvGB",
        "urihash" : "zEtoeHvFmErYEvGB",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032529931941038e00d31",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083848805828,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 3986,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 3986,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083848805828,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Clock and reset",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
      "firstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock and reset ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "wiLsg9aRXBzLtZxP",
        "urihash" : "wiLsg9aRXBzLtZxP",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "de17925574150183304fb4a78ef002f3334ca71f6682b60b15a2fd15e1ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d5d",
        "transactionid" : 861290,
        "title" : "Clock and reset ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087788756926,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 1699,
        "sysdate" : 1648719087000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/functional-description/clock-and-reset?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087788756926,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clock and reset",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "Excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
      "FirstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ..."
    }, {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "A5o8OhqoBPwy6gtð",
        "urihash" : "A5o8OhqoBPwy6gtð",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "keywords" : "Cortex-M",
        "systransactionid" : 861290,
        "copyright" : "Copyright ©€2017 Arm Limited (or its affiliates). All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "numberofpages" : 59,
        "sysconcepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "documenttype" : "pdf",
        "isattachment" : "3678425",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "8f3f8094c49cfc2984c84bd4b9b8115c8124e5e2504c17a11bc0d09c244c",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d77",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "subject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087139002685,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 553924,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719054657,
        "syssubject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "syssize" : 553924,
        "sysdate" : 1648719087000,
        "topparent" : "3678425",
        "author" : "ARM Limited",
        "label_version" : "r2p0",
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 1751,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087139002685,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "Excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright © 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval"
    }, {
      "title" : "Platform",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "firstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "ESQX2bfm2WtXaaHN",
        "urihash" : "ESQX2bfm2WtXaaHN",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "926baf931458023864262a7d6fee99a9218d3a98655d92ac930c8c77fad7",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d45",
        "transactionid" : 861290,
        "title" : "Platform ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083006750695,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051956,
        "syssize" : 1038,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/introduction/limitations/platform?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083006750695,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "syscollection" : "default"
      },
      "Title" : "Platform",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "Excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "FirstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "dui0926",
      "document_version" : "b",
      "content_type" : "User Guide",
      "systopparent" : "3678425",
      "sysurihash" : "5yMWFH25tñLYlwVh",
      "urihash" : "5yMWFH25tñLYlwVh",
      "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1508244647000,
      "topparentid" : 3678425,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588605522000,
      "sysconcepts" : "design heirarchy ; event functions ; Configuration options ; reset ; Clock ; pins",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
      "attachmentparentid" : 3678425,
      "parentitem" : "5eb032529931941038e00d31",
      "concepts" : "design heirarchy ; event functions ; Configuration options ; reset ; Clock ; pins",
      "documenttype" : "html",
      "isattachment" : "3678425",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719088000,
      "permanentid" : "129fb67d5b92d342f5032addc8dce6bbf5740003b7a776a670f22ed4ed9b",
      "syslanguage" : [ "English" ],
      "itemid" : "5eb032539931941038e00d46",
      "transactionid" : 861290,
      "title" : "Functional Description ",
      "products" : [ "Cortex-M0" ],
      "date" : 1648719088000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0926:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719088271008220,
      "sysisattachment" : "3678425",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3678425,
      "size" : 456,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719051983,
      "syssize" : 456,
      "sysdate" : 1648719088000,
      "haslayout" : "1",
      "topparent" : "3678425",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3678425,
      "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
      "wordcount" : 44,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719088000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0926/b/functional-description?lang=en",
      "modified" : 1645437304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719088271008220,
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description",
    "Excerpt" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart ... It contains the following sections: Example MCU system level design and design ...",
    "FirstSentences" : "Chapter 2. Functional Description This chapter describes the design and layout of Cortex-M0 DesignStart Eval. It contains the following sections: Example MCU system level design and design heirarchy."
  }, {
    "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "firstSentences" : "Arm® Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "QPX3skJ8C5eiMv7z",
        "urihash" : "QPX3skJ8C5eiMv7z",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10ceca7b6a3399376a4b",
        "transactionid" : 905562,
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901285990336,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5120,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873824,
        "syssize" : 5120,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 334,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901285990336,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    }, {
      "title" : "Threads [ALPHA]",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "firstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Threads [ALPHA] ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "9ðmðAknQhXXhtqUh",
        "urihash" : "9ðmðAknQhXXhtqUh",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "ARM ; resources accessible ; non-zero ; calling ; rem ; execution ; underlying ; sole ; initialization ; storage created ; nanosleep",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "18c1649f3f8644b8d0c34428567d6bfba2003370dc4c569d58d5ea6d9d6a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376a6d",
        "transactionid" : 905562,
        "title" : "Threads [ALPHA] ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901292253578,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 5531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873734,
        "syssize" : 5531,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901292253578,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
        "syscollection" : "default"
      },
      "Title" : "Threads [ALPHA]",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/The-Arm-C-and-C---Libraries/Multithreaded-support-in-Arm-C---libraries--ALPHA-/Threads--ALPHA-",
      "Excerpt" : "This function must return zero on success or non-zero if not successful. ... There is no requirement for the initialization of *__key to be thread safe. ... Threads [ALPHA] ARM Compiler 6",
      "FirstSentences" : "Threads [ALPHA] The C++ Thread Porting API provides thread function prototypes in the <arm-tpl.h> header file. Note This topic describes an [ALPHA] feature. See Support level definitions. Types ..."
    }, {
      "title" : "mathlib double and single-precision floating-point functions",
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "clickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "firstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "dui0808",
          "document_version" : "k",
          "content_type" : "User Guide",
          "systopparent" : "3870761",
          "sysurihash" : "QPX3skJ8C5eiMv7z",
          "urihash" : "QPX3skJ8C5eiMv7z",
          "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "systransactionid" : 905562,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1598545871000,
          "topparentid" : 3870761,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598951630000,
          "sysconcepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
          "concepts" : "written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655724901000,
          "permanentid" : "cae9f99ca4bfcd6c77da3b0a6aa16629ac63e6c7a8a9c3b45dea168f8764",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e10ceca7b6a3399376a4b",
          "transactionid" : 905562,
          "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
          "date" : 1655724901000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "dui0808:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655724901285990336,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5120,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655724873824,
          "syssize" : 5120,
          "sysdate" : 1655724901000,
          "haslayout" : "1",
          "topparent" : "3870761",
          "label_version" : "6.6.4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3870761,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 334,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655724901000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0808/k/?lang=en",
          "modified" : 1655724867000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655724901285990336,
          "uri" : "https://developer.arm.com/documentation/dui0808/k/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Compiler Arm C and C++ Libraries and Floating-Point Support User Guide Version 6.6 Copyright \\u00A9 2014-2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "mathlib double and single-precision floating-point functions ",
        "document_number" : "dui0808",
        "document_version" : "k",
        "content_type" : "User Guide",
        "systopparent" : "3870761",
        "sysurihash" : "tgDvkcWFQkCEzfQq",
        "urihash" : "tgDvkcWFQkCEzfQq",
        "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "systransactionid" : 905562,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1598545871000,
        "topparentid" : 3870761,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598951630000,
        "sysconcepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
        "attachmentparentid" : 3870761,
        "parentitem" : "5f4e10ceca7b6a3399376a4b",
        "concepts" : "math ; single-precision ; floating-point ; mathlib ; Arm implementation ; mathematical calculations ; type of selection ; floatargument",
        "documenttype" : "html",
        "isattachment" : "3870761",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655724901000,
        "permanentid" : "f1dcbbe95cae7881b98b7af12df0310efac6d79e1fa4e8bb7fcf7fbbc780",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e10cfca7b6a3399376ac9",
        "transactionid" : 905562,
        "title" : "mathlib double and single-precision floating-point functions ",
        "products" : [ "ARM Compiler 6", "Arm Compiler for Embedded FuSa" ],
        "date" : 1655724901000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "dui0808:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655724901228169685,
        "sysisattachment" : "3870761",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3870761,
        "size" : 832,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655724873792,
        "syssize" : 832,
        "sysdate" : 1655724901000,
        "haslayout" : "1",
        "topparent" : "3870761",
        "label_version" : "6.6.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3870761,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655724901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
        "modified" : 1655724867000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655724901228169685,
        "uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
        "syscollection" : "default"
      },
      "Title" : "mathlib double and single-precision floating-point functions",
      "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "ClickUri" : "https://developer.arm.com/documentation/dui0808/k/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/Floating-point-Support/mathlib-double-and-single-precision-floating-point-functions",
      "Excerpt" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides ... For example, to calculate a cube root, you can use cbrt() (double-precision) or cbrtf() ( ...",
      "FirstSentences" : "mathlib double and single-precision floating-point functions The math library, mathlib, provides double and single-precision functions for mathematical calculations. For example, to calculate a ..."
    } ],
    "totalNumberOfChildResults" : 200,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "document_number" : "dui0808",
      "document_version" : "k",
      "content_type" : "User Guide",
      "systopparent" : "3870761",
      "sysauthor" : "ARM",
      "sysurihash" : "ZBe7GNdmStJIg7v1",
      "urihash" : "ZBe7GNdmStJIg7v1",
      "sysuri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "keywords" : "Software Development Tools, Compilers, ARM Compiler 6, Software Developers, Embedded Software Developers, Compilation, LLVM",
      "systransactionid" : 905562,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1598545871000,
      "topparentid" : 3870761,
      "numberofpages" : 218,
      "sysconcepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9" ],
      "attachmentparentid" : 3870761,
      "parentitem" : "5f4e10ceca7b6a3399376a4b",
      "concepts" : "libraries ; Arm compiler ; Related references ; floating-point ; implementations ; re-implementing ; assembler macros ; command-line option ; IEEE ; architectures ; functionality ; environments ; initializations ; Arm Limited ; semihosting ; AArch64 states",
      "documenttype" : "pdf",
      "isattachment" : "3870761",
      "sysindexeddate" : 1655724902000,
      "permanentid" : "fde8424ad3c6892988d93f4c14b992613e42bc0c8abe9a6d325d97f364d6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e10d0ca7b6a3399376b21",
      "transactionid" : 905562,
      "title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "subject" : "Arm® Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "date" : 1655724901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0808:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655724901955779662,
      "sysisattachment" : "3870761",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3870761,
      "size" : 1168227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655724877968,
      "syssubject" : "Arm® Compiler Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support. It is also available as a PDF.",
      "syssize" : 1168227,
      "sysdate" : 1655724901000,
      "topparent" : "3870761",
      "author" : "ARM",
      "label_version" : "6.6.4",
      "systopparentid" : 3870761,
      "content_description" : "This manual provides user information for the Arm libraries and floating-point support.",
      "wordcount" : 3709,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655724902000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655724901955779662,
      "uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler Arm C and C++ Libraries and Floating-Point Support User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f4e10d0ca7b6a3399376b21",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0808/k/en/pdf/DUI0808K_libraries_user_guide.pdf",
    "Excerpt" : "Confidentiality ... Non-Confidential ... Change ... Document History ... Arm Compiler v6.00 Release ... Arm Compiler v6.01 Release ... Arm Compiler v6.02 Release ... Arm Compiler v6.3 Release",
    "FirstSentences" : "Arm® Compiler Version 6.6 Arm C and C++ Libraries and Floating-Point Support User Guide Copyright © 2014–2017, 2019, 2020 Arm Limited or its affiliates. All rights reserved. DUI0808K DUI0808K Arm® ..."
  }, {
    "title" : "SVE Programming Examples",
    "uri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6329987e2541e15bcc229bd3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "excerpt" : "LES-PRE-20349 ... ARM-DAI-0548 ... REL-01.1 ... Copyright © 2019-2021 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential iii ... Contents ... SVE Programming Examples",
    "firstSentences" : "SVE Programming Examples Copyright © 2019-2021 Arm Limited or its afﬁliates. All rights reserved. ARM-DAI-0548 REL-01.1 Release information Date 2021/Feb/01 2020/Jul/24 ARM-DAI-0548 REL-01.1 Version",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SVE Programming Examples",
      "uri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en",
      "excerpt" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here.",
      "firstSentences" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here. SVE Programming Examples SVE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE Programming Examples ",
        "document_number" : "dai0548",
        "document_version" : "b",
        "content_type" : "Application Note",
        "systopparent" : "4588132",
        "sysurihash" : "qGðqpSJMSa13vXdw",
        "urihash" : "qGðqpSJMSa13vXdw",
        "sysuri" : "https://developer.arm.com/documentation/dai0548/b/en",
        "systransactionid" : 970935,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1619049600000,
        "topparentid" : 4588132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663670397000,
        "sysconcepts" : "SVE Programming",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "concepts" : "SVE Programming",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663670471000,
        "permanentid" : "f10a63b73312d706a9d8c49f2d3fac3001646126a7a5fe9b214f2fe8ce0d",
        "syslanguage" : [ "English" ],
        "itemid" : "6329987d2541e15bcc229bd1",
        "transactionid" : 970935,
        "title" : "SVE Programming Examples ",
        "products" : [ "Learn the architecture", "SVE", "Armv9-A", "A64" ],
        "date" : 1663670471000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "dai0548:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663670471499693158,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663670420374,
        "syssize" : 194,
        "sysdate" : 1663670471000,
        "haslayout" : "1",
        "topparent" : "4588132",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4588132,
        "content_description" : "This guide provides an introduction to SVE and SVE2, illustrated with extensive code examples. It is useful for software developers looking to explain SVE/SVE2 in their software.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663670471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0548/b/?lang=en",
        "modified" : 1663670397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663670471499693158,
        "uri" : "https://developer.arm.com/documentation/dai0548/b/en",
        "syscollection" : "default"
      },
      "Title" : "SVE Programming Examples",
      "Uri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en",
      "Excerpt" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here.",
      "FirstSentences" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here. SVE Programming Examples SVE"
    },
    "childResults" : [ {
      "title" : "SVE Programming Examples",
      "uri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en",
      "excerpt" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here.",
      "firstSentences" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here. SVE Programming Examples SVE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SVE Programming Examples ",
        "document_number" : "dai0548",
        "document_version" : "b",
        "content_type" : "Application Note",
        "systopparent" : "4588132",
        "sysurihash" : "qGðqpSJMSa13vXdw",
        "urihash" : "qGðqpSJMSa13vXdw",
        "sysuri" : "https://developer.arm.com/documentation/dai0548/b/en",
        "systransactionid" : 970935,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1619049600000,
        "topparentid" : 4588132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663670397000,
        "sysconcepts" : "SVE Programming",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
        "concepts" : "SVE Programming",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663670471000,
        "permanentid" : "f10a63b73312d706a9d8c49f2d3fac3001646126a7a5fe9b214f2fe8ce0d",
        "syslanguage" : [ "English" ],
        "itemid" : "6329987d2541e15bcc229bd1",
        "transactionid" : 970935,
        "title" : "SVE Programming Examples ",
        "products" : [ "Learn the architecture", "SVE", "Armv9-A", "A64" ],
        "date" : 1663670471000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "dai0548:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1663670471499693158,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663670420374,
        "syssize" : 194,
        "sysdate" : 1663670471000,
        "haslayout" : "1",
        "topparent" : "4588132",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4588132,
        "content_description" : "This guide provides an introduction to SVE and SVE2, illustrated with extensive code examples. It is useful for software developers looking to explain SVE/SVE2 in their software.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Instruction Sets|Base ISAs|A64" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663670471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0548/b/?lang=en",
        "modified" : 1663670397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663670471499693158,
        "uri" : "https://developer.arm.com/documentation/dai0548/b/en",
        "syscollection" : "default"
      },
      "Title" : "SVE Programming Examples",
      "Uri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0548/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0548/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en",
      "Excerpt" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here.",
      "FirstSentences" : "SVE Programming Examples This document is only available in a PDF version. Click Download to view. The example files needed for this document can be downloaded here. SVE Programming Examples SVE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SVE Programming Examples ",
      "document_number" : "dai0548",
      "document_version" : "b",
      "content_type" : "Application Note",
      "systopparent" : "4588132",
      "sysurihash" : "jhkR0goKohjVLfrn",
      "urihash" : "jhkR0goKohjVLfrn",
      "sysuri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
      "systransactionid" : 970935,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1619049600000,
      "topparentid" : 4588132,
      "numberofpages" : 122,
      "sysconcepts" : "instructions ; predication ; vector registerz0 ; inner loop ; vectorizations ; implementations ; accumulations ; FIR filtering ; SVE implementation ; SVE2 implementation ; applications ; optimization ; dot product ; input operands ; loop iterations ; rotation parameter",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|6005c26510877d1c9c77e9ef", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|61682f87f92c6012fcff4bdb", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799" ],
      "attachmentparentid" : 4588132,
      "parentitem" : "6329987d2541e15bcc229bd1",
      "concepts" : "instructions ; predication ; vector registerz0 ; inner loop ; vectorizations ; implementations ; accumulations ; FIR filtering ; SVE implementation ; SVE2 implementation ; applications ; optimization ; dot product ; input operands ; loop iterations ; rotation parameter",
      "documenttype" : "pdf",
      "isattachment" : "4588132",
      "sysindexeddate" : 1663670472000,
      "permanentid" : "dd48bba20e43932da8a18af58437de0b459b30d87e0ebb9fc44b92abbda0",
      "syslanguage" : [ "English" ],
      "itemid" : "6329987e2541e15bcc229bd3",
      "transactionid" : 970935,
      "title" : "SVE Programming Examples ",
      "date" : 1663670472000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0548:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "audience" : [ "Embedded Software Developers", "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663670472026581958,
      "sysisattachment" : "4588132",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 4588132,
      "size" : 2185941,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6329987e2541e15bcc229bd3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663670422932,
      "syssize" : 2185941,
      "sysdate" : 1663670472000,
      "topparent" : "4588132",
      "label_version" : "1.1",
      "systopparentid" : 4588132,
      "content_description" : "This guide provides an introduction to SVE and SVE2, illustrated with extensive code examples. It is useful for software developers looking to explain SVE/SVE2 in their software.",
      "wordcount" : 2444,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Learn the architecture", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|Instruction Sets|Base ISAs|A64" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|SVE", "Architectures|Learn the architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663670472000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6329987e2541e15bcc229bd3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663670472026581958,
      "uri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "SVE Programming Examples",
    "Uri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6329987e2541e15bcc229bd3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0548/b/en/pdf/SVE-SVE2-programming-examples-REL-01.1.pdf",
    "Excerpt" : "LES-PRE-20349 ... ARM-DAI-0548 ... REL-01.1 ... Copyright © 2019-2021 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential iii ... Contents ... SVE Programming Examples",
    "FirstSentences" : "SVE Programming Examples Copyright © 2019-2021 Arm Limited or its afﬁliates. All rights reserved. ARM-DAI-0548 REL-01.1 Release information Date 2021/Feb/01 2020/Jul/24 ARM-DAI-0548 REL-01.1 Version"
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "excerpt" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access ...",
    "firstSentences" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access wait ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Static Memory Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Static Memory Interface Data Sheet ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "wSPñQbWfXlutvDKW",
        "urihash" : "wSPñQbWfXlutvDKW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719050000,
        "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d70",
        "transactionid" : 861289,
        "title" : "AMBA Static Memory Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648719050000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719050055169817,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 1877,
        "sysdate" : 1648719050000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719050055169817,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Static Memory Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "System test access",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "excerpt" : "System test access During system test the SMI is controlled by three active LOW signals from the Test ... For more information on system test, refer to the AMBA Specification (ARM IHI 0001).",
      "firstSentences" : "System test access During system test the SMI is controlled by three active LOW signals from the Test Interface Controller (TIC); Ticinen (test data in enable), Ticouten (test data out enable) and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System test access ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "SojADrJFwcDgKSZp",
        "urihash" : "SojADrJFwcDgKSZp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "signals ; TIC ; test mode ; bus drivers ; operation of the interface ; done ; latch ; TBUS",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "signals ; TIC ; test mode ; bus drivers ; operation of the interface ; done ; latch ; TBUS",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719069000,
        "permanentid" : "092075009433bd8d1f26ba64d9dd4141019a11c6f756e40d62a1c6ea4e59",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d7a",
        "transactionid" : 861290,
        "title" : "System test access ",
        "products" : [ "AMBA" ],
        "date" : 1648719069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719069170900949,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 591,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 591,
        "sysdate" : 1648719069000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719069170900949,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
        "syscollection" : "default"
      },
      "Title" : "System test access",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/system-test-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/system-test-access",
      "Excerpt" : "System test access During system test the SMI is controlled by three active LOW signals from the Test ... For more information on system test, refer to the AMBA Specification (ARM IHI 0001).",
      "FirstSentences" : "System test access During system test the SMI is controlled by three active LOW signals from the Test Interface Controller (TIC); Ticinen (test data in enable), Ticouten (test data out enable) and ..."
    }, {
      "title" : "AMBA Static Memory Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "excerpt" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for ... Overview Signal Description Functional Description.",
      "firstSentences" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for an AMBA external bus interface. Overview Signal Description ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Static Memory Interface ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "OðSTSngEZSv19SRW",
        "urihash" : "OðSTSngEZSv19SRW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "Memory Interface ; u2014an",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "Memory Interface ; u2014an",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719069000,
        "permanentid" : "dcbe244c3144fbeb60e28b2a0ad35abef5fb97f7ca7436febd4128911946",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d72",
        "transactionid" : 861290,
        "title" : "AMBA Static Memory Interface ",
        "products" : [ "AMBA" ],
        "date" : 1648719069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719069042514822,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 249,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 249,
        "sysdate" : 1648719069000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719069042514822,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA Static Memory Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface",
      "Excerpt" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for ... Overview Signal Description Functional Description.",
      "FirstSentences" : "Chapter 1. AMBA Static Memory Interface The following sections describe the AMBA Static Memory Interface\\u2014an example design for an AMBA external bus interface. Overview Signal Description ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "excerpt" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements ... It is not intended to be an \\\"off-the-shelf\\\" EBI for a real system. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements of an External Bus Interface (EBI) in an AMBA system. It is not intended to be an \\\"off-the- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPñQbWfXlutvDKW",
          "urihash" : "wSPñQbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "oRAF3jxd0bñGo9lz",
        "urihash" : "oRAF3jxd0bñGo9lz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "memory ; bus ; design ; EBI ; AMBA ; banks ; state counter ; functional blocks ; Interface Controller ; test access ; drivers the clock ; connection ; off-the-shelf",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "memory ; bus ; design ; EBI ; AMBA ; banks ; state counter ; functional blocks ; Interface Controller ; test access ; drivers the clock ; connection ; off-the-shelf",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719068000,
        "permanentid" : "09265bd295dfd1757b6c6df3bfc3541a475f730f45a979393427c92d1f9f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d73",
        "transactionid" : 861290,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648719068000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719068632745931,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 865,
        "sysdate" : 1648719068000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface/overview?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719068632745931,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/overview",
      "Excerpt" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements ... It is not intended to be an \\\"off-the-shelf\\\" EBI for a real system. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Static Memory Interface (SMI) is an example design which shows the basic requirements of an External Bus Interface (EBI) in an AMBA system. It is not intended to be an \\\"off-the- ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "ddi0052",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876966",
      "sysurihash" : "LñlnPsG5z5RQQDnH",
      "urihash" : "LñlnPsG5z5RQQDnH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365936000,
      "topparentid" : 4876966,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370908000,
      "sysconcepts" : "memory ; control ; wait states ; bank select ; SMI ; Functional",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876966,
      "parentitem" : "5e8e195cfd977155116a3d70",
      "concepts" : "memory ; control ; wait states ; bank select ; SMI ; Functional",
      "documenttype" : "html",
      "isattachment" : "4876966",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719069000,
      "permanentid" : "56a4f670b59e1a0e7fcb506d9952678f060e2e126eecce0699c414fbe4e2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e195cfd977155116a3d75",
      "transactionid" : 861290,
      "title" : "Functional Description ",
      "products" : [ "AMBA" ],
      "date" : 1648719069000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0052:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719069201328495,
      "sysisattachment" : "4876966",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876966,
      "size" : 248,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719012275,
      "syssize" : 248,
      "sysdate" : 1648719069000,
      "haslayout" : "1",
      "topparent" : "4876966",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876966,
      "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719069000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
      "modified" : 1638963765000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719069201328495,
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description",
    "Excerpt" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access ...",
    "FirstSentences" : "Functional Description The SMI has five main functions in the example system. They are described in: External bus control Memory bank select Memory write control Configurable memory access wait ..."
  }, {
    "title" : "Upper Panel Palette Test Read",
    "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "excerpt" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the ... Figure 1.30. Upper Panel Palette Test Read register Bit Name Description 11-0 UPPalData Upper ...",
    "firstSentences" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the data in the location is the data in the Upper panel Palette at the corresponding address. Figure 1.30.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Color LCD Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
      "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
      "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Color LCD Controller Data Sheet ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "AH0D3w3RcWZ4CwGb",
        "urihash" : "AH0D3w3RcWZ4CwGb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080827000,
        "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21ba88295d1e18d37493",
        "transactionid" : 863681,
        "title" : "AMBA Color LCD Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080827019638252,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1647,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648950,
        "syssize" : 1647,
        "sysdate" : 1649080827000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080827019638252,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Color LCD Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
      "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
      "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
    },
    "childResults" : [ {
      "title" : "Gray Scaler Test Read Row Phase Register",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "excerpt" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row ... Figure 1.28. GS Test Mode Read Row Accumulator register Bit Name Description 11-0 GSUTRDRAD GS ...",
      "firstSentences" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row Phase Accumulator is read, the data returned in this register is the data out of the Gray Scaler's Row Phase ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Gray Scaler Test Read Row Phase Register ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "tPGzSmtvjLj2SH5Y",
        "urihash" : "tPGzSmtvjLj2SH5Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "Gray Scaler Test Read Row Phase ; register",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "Gray Scaler Test Read Row Phase ; register",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "b15e4c6729e39f39bc53e6c562c26a77a5141b8cf7597c3f5463fbf536df",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d374ce",
        "transactionid" : 863680,
        "title" : "Gray Scaler Test Read Row Phase Register ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762944857234,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 679,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648950,
        "syssize" : 679,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762944857234,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
        "syscollection" : "default"
      },
      "Title" : "Gray Scaler Test Read Row Phase Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/gray-scaler-test-read-row-phase-register",
      "Excerpt" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row ... Figure 1.28. GS Test Mode Read Row Accumulator register Bit Name Description 11-0 GSUTRDRAD GS ...",
      "FirstSentences" : "Gray Scaler Test Read Row Phase Register If the Gray Scaler Test mode read of the Row Phase Accumulator is read, the data returned in this register is the data out of the Gray Scaler's Row Phase ..."
    }, {
      "title" : "Module overview",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "excerpt" : "Asserted while the DRAM transaction is incomplete. ... The transfer will always be a supervisor mode. ... UPLcdData[3:0] is used for single-panel monochrome displays; UPLcdData is used for ...",
      "firstSentences" : "Module overview The LCD controller provides all the necessary control signals to interface directly to an ARM AMBA bus as a bus master controller. The LCD controller can operate in single-panel or ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Module overview ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "IMgE9GLu5pScgnHF",
        "urihash" : "IMgE9GLu5pScgnHF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "display modes ; bus ; controller ; master ; single-panel ; resolution ; FIFO ; panel ; pixel clocks ; dither logic ; signalling ; transfers ; palette entries ; system address ; transitions ; UPLcdData",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "display modes ; bus ; controller ; master ; single-panel ; resolution ; FIFO ; panel ; pixel clocks ; dither logic ; signalling ; transfers ; palette entries ; system address ; transitions ; UPLcdData",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "9b6081fd94e601fea0f37157d5b8cf2826fc643f52afa8ed80c1223d9992",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d37496",
        "transactionid" : 863680,
        "title" : "Module overview ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762869785173,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 9767,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648919,
        "syssize" : 9767,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 418,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762869785173,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
        "syscollection" : "default"
      },
      "Title" : "Module overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/module-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/module-overview",
      "Excerpt" : "Asserted while the DRAM transaction is incomplete. ... The transfer will always be a supervisor mode. ... UPLcdData[3:0] is used for single-panel monochrome displays; UPLcdData is used for ...",
      "FirstSentences" : "Module overview The LCD controller provides all the necessary control signals to interface directly to an ARM AMBA bus as a bus master controller. The LCD controller can operate in single-panel or ..."
    }, {
      "title" : "Input FIFO",
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "excerpt" : "When the counter wraps around to zero, the data input from the DMA is switched back to the FIFO. ... When four entries are read, a service request is issued to the DMA. Input FIFO AMBA",
      "firstSentences" : "Input FIFO Data from the LCD's DMA is directed either to the palette or the input FIFO. The direction of data flow is switched whenever the LCD controller is first enabled by each frame pulse.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Color LCD Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "firstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Color LCD Controller Data Sheet ",
          "document_number" : "ddi0121",
          "document_version" : "d",
          "content_type" : "Datasheet",
          "systopparent" : "4877362",
          "sysurihash" : "AH0D3w3RcWZ4CwGb",
          "urihash" : "AH0D3w3RcWZ4CwGb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206928422000,
          "topparentid" : 4877362,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373050000,
          "sysconcepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "Proprietary notices ; ARM ; warranties ; copyright holder ; written permission ; material form ; RISC Machines ; Powered logo ; terms of the agreement ; Non-Confidential ; Confidentiality ; merchantability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080827000,
          "permanentid" : "e61154a9e94def9697058b78dd13c3684adbe4d60c3c62d37321977c5748",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e21ba88295d1e18d37493",
          "transactionid" : 863681,
          "title" : "AMBA Color LCD Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0121:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080827019638252,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1647,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080648950,
          "syssize" : 1647,
          "sysdate" : 1649080827000,
          "haslayout" : "1",
          "topparent" : "4877362",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4877362,
          "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0121/d/?lang=en",
          "modified" : 1638971756000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080827019638252,
          "uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Color LCD Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en",
        "Excerpt" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of ...",
        "FirstSentences" : "AMBA Color LCD Controller Data Sheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM and the ARM Powered logo are trademarks of Advanced RISC ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Input FIFO ",
        "document_number" : "ddi0121",
        "document_version" : "d",
        "content_type" : "Datasheet",
        "systopparent" : "4877362",
        "sysurihash" : "gBdeFVfO74PdYY6z",
        "urihash" : "gBdeFVfO74PdYY6z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206928422000,
        "topparentid" : 4877362,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373050000,
        "sysconcepts" : "input FIFO ; pixels ; frame ; palette ; DMA ; controller ; pulse ; entries ; dither logic ; four-word blast ; holding latch ; passive mode ; half-words ; bits-per-pixel",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4877362,
        "parentitem" : "5e8e21ba88295d1e18d37493",
        "concepts" : "input FIFO ; pixels ; frame ; palette ; DMA ; controller ; pulse ; entries ; dither logic ; four-word blast ; holding latch ; passive mode ; half-words ; bits-per-pixel",
        "documenttype" : "html",
        "isattachment" : "4877362",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080762000,
        "permanentid" : "4ad9ef43d313f8d4eb2609290b33e76bf4668c9bda5a5727d45a6170526f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e21bb88295d1e18d374a1",
        "transactionid" : 863680,
        "title" : "Input FIFO ",
        "products" : [ "AMBA" ],
        "date" : 1649080762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0121:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080762791375760,
        "sysisattachment" : "4877362",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4877362,
        "size" : 1866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080648938,
        "syssize" : 1866,
        "sysdate" : 1649080762000,
        "haslayout" : "1",
        "topparent" : "4877362",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4877362,
        "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
        "modified" : 1638971756000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080762791375760,
        "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
        "syscollection" : "default"
      },
      "Title" : "Input FIFO",
      "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/lcd-controller-operation/input-fifo?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/lcd-controller-operation/input-fifo",
      "Excerpt" : "When the counter wraps around to zero, the data input from the DMA is switched back to the FIFO. ... When four entries are read, a service request is issued to the DMA. Input FIFO AMBA",
      "FirstSentences" : "Input FIFO Data from the LCD's DMA is directed either to the palette or the input FIFO. The direction of data flow is switched whenever the LCD controller is first enabled by each frame pulse."
    } ],
    "totalNumberOfChildResults" : 65,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Upper Panel Palette Test Read ",
      "document_number" : "ddi0121",
      "document_version" : "d",
      "content_type" : "Datasheet",
      "systopparent" : "4877362",
      "sysurihash" : "EEOBXñbABx7B4eFi",
      "urihash" : "EEOBXñbABx7B4eFi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
      "systransactionid" : 863680,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206928422000,
      "topparentid" : 4877362,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373050000,
      "sysconcepts" : "panel Palette",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4877362,
      "parentitem" : "5e8e21ba88295d1e18d37493",
      "concepts" : "panel Palette",
      "documenttype" : "html",
      "isattachment" : "4877362",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080763000,
      "permanentid" : "918720021ca19af029d8cc3d11db7a133afc1b33903c38576ca993459158",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e21bb88295d1e18d374d0",
      "transactionid" : 863680,
      "title" : "Upper Panel Palette Test Read ",
      "products" : [ "AMBA" ],
      "date" : 1649080762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0121:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080763000080188,
      "sysisattachment" : "4877362",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4877362,
      "size" : 575,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080648919,
      "syssize" : 575,
      "sysdate" : 1649080762000,
      "haslayout" : "1",
      "topparent" : "4877362",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4877362,
      "content_description" : "Datasheet providing key information for the AMBA Color LCD Controller.",
      "wordcount" : 37,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080763000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
      "modified" : 1638971756000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080763000080188,
      "uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
      "syscollection" : "default"
    },
    "Title" : "Upper Panel Palette Test Read",
    "Uri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0121/d/amba-color-lcd-controller/upper-panel-palette-test-read?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0121/d/en/amba-color-lcd-controller/upper-panel-palette-test-read",
    "Excerpt" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the ... Figure 1.30. Upper Panel Palette Test Read register Bit Name Description 11-0 UPPalData Upper ...",
    "FirstSentences" : "Upper Panel Palette Test Read If the Upper Panel Palette test locations are read then the data in the location is the data in the Upper panel Palette at the corresponding address. Figure 1.30."
  }, {
    "title" : "Master state machine",
    "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "excerpt" : "The state machine will therefore enter the IdleHld state. ... This is handled by the XferHld and XfrGnt states. ... L_dbefix)) Mabe = Granted BTRAN = (!nMREQ, SEQ) dbefix = (!nMREQ & !",
    "firstSentences" : "Master state machine The following paragraphs provide an overview of the state machine functionality, and a description in terms of a state diagram. The state machine provides the control for the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "kVliFceYwHKw6I4U",
        "urihash" : "kVliFceYwHKw6I4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080661000,
        "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfa",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661682713414,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1732,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1732,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080661000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661682713414,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "excerpt" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a ... It contains the following sections: Overview Hardware interface and signal ...",
      "firstSentences" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a microprocessor core to an Advanced System Bus (ASB) bus master. It contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "7xMZBULr2cTjYsMF",
        "urihash" : "7xMZBULr2cTjYsMF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "bus ; interface ; ARM710a ; operation block ; Overview Hardware ; Advanced System ; microprocessor core ; Data Sheet",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "bus ; interface ; ARM710a ; operation block ; Overview Hardware ; Advanced System ; microprocessor core ; Data Sheet",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080662000,
        "permanentid" : "480af5801606927425ef8d76fac2cbe9135abf90e5030ef2e65adaf26ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfc",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661993809159,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 320,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080662000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661993809159,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "Excerpt" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a ... It contains the following sections: Overview Hardware interface and signal ...",
      "FirstSentences" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a microprocessor core to an Advanced System Bus (ASB) bus master. It contains the following ..."
    }, {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "kVliFceYwHKw6I4U",
        "urihash" : "kVliFceYwHKw6I4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080661000,
        "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfa",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661682713414,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1732,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1732,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080661000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661682713414,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Slave operation (test mode)",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "excerpt" : "These responses are normally all LOW, but for state machine test can be driven to other values. ... BWAIT 14 As BERROR. ... BWRITE 11 This is a simple multiplex of BWRITE signal.",
      "firstSentences" : "Slave operation (test mode) When the block is selected as a slave, it is possible to write and read test vectors to the core using the AMBA test methodology. The master state machine described in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Slave operation (test mode) ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "CK0di2KanycOWqzu",
        "urihash" : "CK0di2KanycOWqzu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "state machine ; test vectors ; interface controller ; core ; bus ; sequencing ; slave ; AGNT ; position Comments ; critical paths ; tristate driver ; multiplexers ; responses",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "state machine ; test vectors ; interface controller ; core ; bus ; sequencing ; slave ; AGNT ; position Comments ; critical paths ; tristate driver ; multiplexers ; responses",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080659000,
        "permanentid" : "9fb36ea464a87ab0a77e292f6f2a92bdb6630a09e138bd55102f02fef458",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35c02",
        "transactionid" : 863678,
        "title" : "Slave operation (test mode) ",
        "products" : [ "AMBA" ],
        "date" : 1649080659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080659441996186,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 6005,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 6005,
        "sysdate" : 1649080659000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080659441996186,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
        "syscollection" : "default"
      },
      "Title" : "Slave operation (test mode)",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "Excerpt" : "These responses are normally all LOW, but for state machine test can be driven to other values. ... BWAIT 14 As BERROR. ... BWRITE 11 This is a simple multiplex of BWRITE signal.",
      "FirstSentences" : "Slave operation (test mode) When the block is selected as a slave, it is possible to write and read test vectors to the core using the AMBA test methodology. The master state machine described in ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Master state machine ",
      "document_number" : "ddi0068",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876980",
      "sysurihash" : "DSDfDtdor4lpEvrQ",
      "urihash" : "DSDfDtdor4lpEvrQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365911000,
      "topparentid" : 4876980,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371215000,
      "sysconcepts" : "state machine ; master ; AMBA systems ; berror ; indicating ; interface ; control ; diagram ; paragraphs ; sequentiality ; memory requests ; rising edge ; tristate drivers ; transparent ; u2014a slave",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876980,
      "parentitem" : "5e8e1a8f88295d1e18d35bfa",
      "concepts" : "state machine ; master ; AMBA systems ; berror ; indicating ; interface ; control ; diagram ; paragraphs ; sequentiality ; memory requests ; rising edge ; tristate drivers ; transparent ; u2014a slave",
      "documenttype" : "html",
      "isattachment" : "4876980",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080664000,
      "permanentid" : "15ee720b940ee0c9787faec52fc6a81ba5c76c03a69c015f4d6d7af1af01",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a8f88295d1e18d35c01",
      "transactionid" : 863678,
      "title" : "Master state machine ",
      "products" : [ "AMBA" ],
      "date" : 1649080664000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0068:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080664108174604,
      "sysisattachment" : "4876980",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876980,
      "size" : 5076,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080552841,
      "syssize" : 5076,
      "sysdate" : 1649080664000,
      "haslayout" : "1",
      "topparent" : "4876980",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876980,
      "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
      "wordcount" : 244,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080664000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "modified" : 1638963824000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080664108174604,
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
      "syscollection" : "default"
    },
    "Title" : "Master state machine",
    "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "Excerpt" : "The state machine will therefore enter the IdleHld state. ... This is handled by the XferHld and XfrGnt states. ... L_dbefix)) Mabe = Granted BTRAN = (!nMREQ, SEQ) dbefix = (!nMREQ & !",
    "FirstSentences" : "Master state machine The following paragraphs provide an overview of the state machine functionality, and a description in terms of a state diagram. The state machine provides the control for the ..."
  }, {
    "title" : "How do you ensure interoperability between AXI components?",
    "uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001939/1-0/en",
    "excerpt" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, a slave should support all the different possible lengths of burst, but ...",
    "firstSentences" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The approach to interoperability is that components must support all combinations of ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do you ensure interoperability between AXI components? ",
      "document_number" : "ka001939",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235109",
      "sysurihash" : "qkDO5rw8AEFBqojk",
      "urihash" : "qkDO5rw8AEFBqojk",
      "sysuri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
      "systransactionid" : 863758,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1602175350000,
      "topparentid" : 4235109,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602175367000,
      "sysconcepts" : "burst ; interoperability ; Customer non-confidential ; Set Confidentiality ; Article ID ; policy ; master ; slave",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "burst ; interoperability ; Customer non-confidential ; Set Confidentiality ; Article ID ; policy ; master ; slave",
      "documenttype" : "html",
      "sysindexeddate" : 1649084543000,
      "permanentid" : "2115dacc34b416c0a2e1cac582ebc8fa2ad6058ca902bc123e8dd0c02119",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f4187d3be967f7be46e9e",
      "transactionid" : 863758,
      "title" : "How do you ensure interoperability between AXI components? ",
      "products" : [ "AR500" ],
      "date" : 1649084543000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001939:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084543236481921,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084190531,
      "syssize" : 553,
      "sysdate" : 1649084543000,
      "haslayout" : "1",
      "topparent" : "4235109",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235109,
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084543000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001939/1-0/?lang=en",
      "modified" : 1602175367000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084543236481921,
      "uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do you ensure interoperability between AXI components?",
    "Uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001939/1-0/en",
    "Excerpt" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, a slave should support all the different possible lengths of burst, but ...",
    "FirstSentences" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The approach to interoperability is that components must support all combinations of ..."
  }, {
    "title" : "Differences between SoC-600 and SoC-600M",
    "uri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004919/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004919/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Differences between SoC-600 and SoC-600M ",
      "document_number" : "ka004919",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4873511",
      "sysurihash" : "kZ1SnBVkTKvy804x",
      "urihash" : "kZ1SnBVkTKvy804x",
      "sysuri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1638288273000,
      "topparentid" : 4873511,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1638288337000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714878000,
      "permanentid" : "0e9dd070b0b2c3923b829fd1d8b907fdc747ead19fba12333b83f48f50ae",
      "syslanguage" : [ "English" ],
      "itemid" : "61a64bd1f45f0b1fbf3a9e13",
      "transactionid" : 861205,
      "title" : "Differences between SoC-600 and SoC-600M ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648714877000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004919:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714877427573283,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004919/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714856579,
      "syssize" : 63,
      "sysdate" : 1648714877000,
      "haslayout" : "1",
      "topparent" : "4873511",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4873511,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714878000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004919/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004919/1-0/?lang=en",
      "modified" : 1638288337000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714877427573283,
      "uri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Differences between SoC-600 and SoC-600M",
    "Uri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004919/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004919/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004919/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "document_number" : "ka004650",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4830224",
      "sysurihash" : "UtI6h7hgk8nPbfNq",
      "urihash" : "UtI6h7hgk8nPbfNq",
      "sysuri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1619093128000,
      "topparentid" : 4830224,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619093224000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714874000,
      "permanentid" : "eab18a59af3c0a10436f44e3b7b3011857103ad6832f3ef34c52bb75c387",
      "syslanguage" : [ "English" ],
      "itemid" : "608166e85e70d934bc69f14d",
      "transactionid" : 861205,
      "title" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "products" : [ "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM" ],
      "date" : 1648714874000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004650:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714874442318703,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714850248,
      "syssize" : 63,
      "sysdate" : 1648714874000,
      "haslayout" : "1",
      "topparent" : "4830224",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4830224,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004650/1-0/?lang=en",
      "modified" : 1619093224000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714874442318703,
      "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "Uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the debugging features available for Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What are the debugging features available for Ethos-N78?  ",
      "document_number" : "ka004724",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4753712",
      "sysurihash" : "bN1UrrDRQhkfNNr0",
      "urihash" : "bN1UrrDRQhkfNNr0",
      "sysuri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631787301000,
      "topparentid" : 4753712,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631787381000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714873000,
      "permanentid" : "93cde152acd2ef9beb3a3f471f36adcfe51d32990ff7bc0f0a4dc9e15221",
      "syslanguage" : [ "English" ],
      "itemid" : "61431975674a052ae36ca82a",
      "transactionid" : 861205,
      "title" : "What are the debugging features available for Ethos-N78?  ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648714872000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004724:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714872995135776,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714847090,
      "syssize" : 63,
      "sysdate" : 1648714872000,
      "haslayout" : "1",
      "topparent" : "4753712",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4753712,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714873000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004724/1-0/?lang=en",
      "modified" : 1631787381000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714872995135776,
      "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the debugging features available for Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Integrate Arm NN into an Android app",
    "uri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61a0dc7f83e60c5c768e4411",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "excerpt" : "Non-Conﬁdential Page 2 of 20 ... Document ID: 102744_2111_01_en Version 21.11 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Integrate Arm NN into an Android app Version 21.11 Tutorial Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102744_2111_01_en Integrate Arm NN into an ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Integrate Arm NN into an Android app",
      "uri" : "https://developer.arm.com/documentation/102744/2111/en",
      "printableUri" : "https://developer.arm.com/documentation/102744/2111/en",
      "clickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integrate Arm NN into an Android app ",
        "document_number" : "102744",
        "document_version" : "2111",
        "content_type" : "Tutorial",
        "systopparent" : "4858990",
        "sysurihash" : "0OBSWecALHL6DG8Q",
        "urihash" : "0OBSWecALHL6DG8Q",
        "sysuri" : "https://developer.arm.com/documentation/102744/2111/en",
        "systransactionid" : 894313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637884800000,
        "topparentid" : 4858990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637932158000,
        "sysconcepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560476000,
        "permanentid" : "2bd45eedb2b4c27f2c0f396acfa98dc4125782c3eb6a15222d8d8fa609ad",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0dc7e83e60c5c768e4401",
        "transactionid" : 894313,
        "title" : "Integrate Arm NN into an Android app ",
        "products" : [ "Arm NN" ],
        "date" : 1653560476000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
        "document_id" : "102744:2111:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560476618617657,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653560380730,
        "syssize" : 4476,
        "sysdate" : 1653560476000,
        "haslayout" : "1",
        "topparent" : "4858990",
        "label_version" : "21.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4858990,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
        "wordcount" : 305,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2111-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102744/2111/?lang=en",
        "modified" : 1653560346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560476618617657,
        "uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "syscollection" : "default"
      },
      "Title" : "Integrate Arm NN into an Android app",
      "Uri" : "https://developer.arm.com/documentation/102744/2111/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en",
      "ClickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ..."
    },
    "childResults" : [ {
      "title" : "Integrate Arm NN into an Android app",
      "uri" : "https://developer.arm.com/documentation/102744/2111/en",
      "printableUri" : "https://developer.arm.com/documentation/102744/2111/en",
      "clickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integrate Arm NN into an Android app ",
        "document_number" : "102744",
        "document_version" : "2111",
        "content_type" : "Tutorial",
        "systopparent" : "4858990",
        "sysurihash" : "0OBSWecALHL6DG8Q",
        "urihash" : "0OBSWecALHL6DG8Q",
        "sysuri" : "https://developer.arm.com/documentation/102744/2111/en",
        "systransactionid" : 894313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637884800000,
        "topparentid" : 4858990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637932158000,
        "sysconcepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560476000,
        "permanentid" : "2bd45eedb2b4c27f2c0f396acfa98dc4125782c3eb6a15222d8d8fa609ad",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0dc7e83e60c5c768e4401",
        "transactionid" : 894313,
        "title" : "Integrate Arm NN into an Android app ",
        "products" : [ "Arm NN" ],
        "date" : 1653560476000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
        "document_id" : "102744:2111:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560476618617657,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653560380730,
        "syssize" : 4476,
        "sysdate" : 1653560476000,
        "haslayout" : "1",
        "topparent" : "4858990",
        "label_version" : "21.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4858990,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
        "wordcount" : 305,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2111-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102744/2111/?lang=en",
        "modified" : 1653560346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560476618617657,
        "uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "syscollection" : "default"
      },
      "Title" : "Integrate Arm NN into an Android app",
      "Uri" : "https://developer.arm.com/documentation/102744/2111/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en",
      "ClickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102744/2111/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book ... Table 1. First release for version 21.11 Change Location First release \\u2015 Revisions Arm ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table 1. First release for version 21.11 Change Location First release \\u2015 Revisions Arm NNmlneural ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Integrate Arm NN into an Android app",
        "uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "printableUri" : "https://developer.arm.com/documentation/102744/2111/en",
        "clickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Integrate Arm NN into an Android app ",
          "document_number" : "102744",
          "document_version" : "2111",
          "content_type" : "Tutorial",
          "systopparent" : "4858990",
          "sysurihash" : "0OBSWecALHL6DG8Q",
          "urihash" : "0OBSWecALHL6DG8Q",
          "sysuri" : "https://developer.arm.com/documentation/102744/2111/en",
          "systransactionid" : 894313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637884800000,
          "topparentid" : 4858990,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637932158000,
          "sysconcepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653560476000,
          "permanentid" : "2bd45eedb2b4c27f2c0f396acfa98dc4125782c3eb6a15222d8d8fa609ad",
          "syslanguage" : [ "English" ],
          "itemid" : "61a0dc7e83e60c5c768e4401",
          "transactionid" : 894313,
          "title" : "Integrate Arm NN into an Android app ",
          "products" : [ "Arm NN" ],
          "date" : 1653560476000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
          "document_id" : "102744:2111:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653560476618617657,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4476,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653560380730,
          "syssize" : 4476,
          "sysdate" : 1653560476000,
          "haslayout" : "1",
          "topparent" : "4858990",
          "label_version" : "21.11",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4858990,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
          "wordcount" : 305,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2111-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653560476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102744/2111/?lang=en",
          "modified" : 1653560346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653560476618617657,
          "uri" : "https://developer.arm.com/documentation/102744/2111/en",
          "syscollection" : "default"
        },
        "Title" : "Integrate Arm NN into an Android app",
        "Uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en",
        "ClickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102744",
        "document_version" : "2111",
        "content_type" : "Tutorial",
        "systopparent" : "4858990",
        "sysurihash" : "atyGFOev695dSAgh",
        "urihash" : "atyGFOev695dSAgh",
        "sysuri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
        "systransactionid" : 894313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1637884800000,
        "topparentid" : 4858990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637932158000,
        "sysconcepts" : "Change Location First ; Revisions Arm NNmlneural networkmachine ; visiontensorflow lite ; learningartificial intelligencearm",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4858990,
        "parentitem" : "61a0dc7e83e60c5c768e4401",
        "concepts" : "Change Location First ; Revisions Arm NNmlneural networkmachine ; visiontensorflow lite ; learningartificial intelligencearm",
        "documenttype" : "html",
        "isattachment" : "4858990",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560476000,
        "permanentid" : "e6f57ee23959bd8aa79314006f807c5bebd8eaecb231d1c5fd136a08f359",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0dc7f83e60c5c768e440c",
        "transactionid" : 894313,
        "title" : "Revisions ",
        "products" : [ "Arm NN" ],
        "date" : 1653560476000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
        "document_id" : "102744:2111:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560476543657865,
        "sysisattachment" : "4858990",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4858990,
        "size" : 297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102744/2111/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653560380730,
        "syssize" : 297,
        "sysdate" : 1653560476000,
        "haslayout" : "1",
        "topparent" : "4858990",
        "label_version" : "21.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4858990,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2111-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102744/2111/Revisions?lang=en",
        "modified" : 1653560346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560476543657865,
        "uri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102744/2111/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book ... Table 1. First release for version 21.11 Change Location First release \\u2015 Revisions Arm ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table 1. First release for version 21.11 Change Location First release \\u2015 Revisions Arm NNmlneural ..."
    }, {
      "title" : "Tips and Tricks",
      "uri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "printableUri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "clickUri" : "https://developer.arm.com/documentation/102744/2111/Tips-and-Tricks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "excerpt" : "Tips and Tricks This section contains tips to help you if you have trouble with the Arm ... Enable logging If you cannot verify that Arm NN is running after you have integrated ... Figure 1.",
      "firstSentences" : "Tips and Tricks This section contains tips to help you if you have trouble with the Arm NN Android Library. Enable logging If you cannot verify that Arm NN is running after you have integrated the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Integrate Arm NN into an Android app",
        "uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "printableUri" : "https://developer.arm.com/documentation/102744/2111/en",
        "clickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Integrate Arm NN into an Android app ",
          "document_number" : "102744",
          "document_version" : "2111",
          "content_type" : "Tutorial",
          "systopparent" : "4858990",
          "sysurihash" : "0OBSWecALHL6DG8Q",
          "urihash" : "0OBSWecALHL6DG8Q",
          "sysuri" : "https://developer.arm.com/documentation/102744/2111/en",
          "systransactionid" : 894313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637884800000,
          "topparentid" : 4858990,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637932158000,
          "sysconcepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; express ; Confidentiality ; patents ; implementations ; export laws ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653560476000,
          "permanentid" : "2bd45eedb2b4c27f2c0f396acfa98dc4125782c3eb6a15222d8d8fa609ad",
          "syslanguage" : [ "English" ],
          "itemid" : "61a0dc7e83e60c5c768e4401",
          "transactionid" : 894313,
          "title" : "Integrate Arm NN into an Android app ",
          "products" : [ "Arm NN" ],
          "date" : 1653560476000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
          "document_id" : "102744:2111:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
          "audience" : [ "Software Developers", "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653560476618617657,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4476,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653560380730,
          "syssize" : 4476,
          "sysdate" : 1653560476000,
          "haslayout" : "1",
          "topparent" : "4858990",
          "label_version" : "21.11",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4858990,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
          "wordcount" : 305,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2111-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653560476000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102744/2111/?lang=en",
          "modified" : 1653560346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653560476618617657,
          "uri" : "https://developer.arm.com/documentation/102744/2111/en",
          "syscollection" : "default"
        },
        "Title" : "Integrate Arm NN into an Android app",
        "Uri" : "https://developer.arm.com/documentation/102744/2111/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en",
        "ClickUri" : "https://developer.arm.com/documentation/102744/2111/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Integrate Arm NN into an Android app Tutorial Version 21.11 Release information Issue Date Confidentiality Change 2111-01 26 November 2021 Non-Confidential First release for 21.11 This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Tips and Tricks ",
        "document_number" : "102744",
        "document_version" : "2111",
        "content_type" : "Tutorial",
        "systopparent" : "4858990",
        "sysurihash" : "ñdUðiðPzC36iO02R",
        "urihash" : "ñdUðiðPzC36iO02R",
        "sysuri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
        "systransactionid" : 894313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637884800000,
        "topparentid" : 4858990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637932158000,
        "sysconcepts" : "logcat output ; Arm ; logging-severity ; Android Library ; filter armnn ; app ; look ; delegate",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4858990,
        "parentitem" : "61a0dc7e83e60c5c768e4401",
        "concepts" : "logcat output ; Arm ; logging-severity ; Android Library ; filter armnn ; app ; look ; delegate",
        "documenttype" : "html",
        "isattachment" : "4858990",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560476000,
        "permanentid" : "f3455b722f6f34e9bca1cbcb8fd8a6a8400cce45f0ee357cac5ee96702cc",
        "syslanguage" : [ "English" ],
        "itemid" : "61a0dc7f83e60c5c768e440a",
        "transactionid" : 894313,
        "title" : "Tips and Tricks ",
        "products" : [ "Arm NN" ],
        "date" : 1653560476000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Artificial intelligence", "Machine Learning", "Image recognition", "Neural networks", "Open Source Software", "Android" ],
        "document_id" : "102744:2111:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560476506755253,
        "sysisattachment" : "4858990",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4858990,
        "size" : 890,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102744/2111/Tips-and-Tricks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653560380730,
        "syssize" : 890,
        "sysdate" : 1653560476000,
        "haslayout" : "1",
        "topparent" : "4858990",
        "label_version" : "21.11",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4858990,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2111-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560476000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102744/2111/Tips-and-Tricks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102744/2111/Tips-and-Tricks?lang=en",
        "modified" : 1653560346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560476506755253,
        "uri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
        "syscollection" : "default"
      },
      "Title" : "Tips and Tricks",
      "Uri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "ClickUri" : "https://developer.arm.com/documentation/102744/2111/Tips-and-Tricks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/Tips-and-Tricks",
      "Excerpt" : "Tips and Tricks This section contains tips to help you if you have trouble with the Arm ... Enable logging If you cannot verify that Arm NN is running after you have integrated ... Figure 1.",
      "FirstSentences" : "Tips and Tricks This section contains tips to help you if you have trouble with the Arm NN Android Library. Enable logging If you cannot verify that Arm NN is running after you have integrated the ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Integrate Arm NN into an Android app ",
      "document_number" : "102744",
      "document_version" : "2111",
      "content_type" : "Tutorial",
      "systopparent" : "4858990",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "iqgokN9jROðh7qmj",
      "urihash" : "iqgokN9jROðh7qmj",
      "sysuri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
      "keywords" : "e38028f, ml, computer vision, neural network, machine learning ecosystem, artificial intelligence ecosystem",
      "systransactionid" : 894313,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637884800000,
      "topparentid" : 4858990,
      "numberofpages" : 20,
      "sysconcepts" : "arm ; documentation ; Android app ; build variant ; Studio File ; system failure ; GPU ; execution times ; neural network ; written agreement ; party patents ; interpreter ; dependency ; segmentation ; provisions ; applications",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 4858990,
      "parentitem" : "61a0dc7e83e60c5c768e4401",
      "concepts" : "arm ; documentation ; Android app ; build variant ; Studio File ; system failure ; GPU ; execution times ; neural network ; written agreement ; party patents ; interpreter ; dependency ; segmentation ; provisions ; applications",
      "documenttype" : "pdf",
      "isattachment" : "4858990",
      "sysindexeddate" : 1653560477000,
      "permanentid" : "c22c7a38243e9764cf81860b4dd53e99f13e7530cdb581f4a9dd47f593f9",
      "syslanguage" : [ "English" ],
      "itemid" : "61a0dc7f83e60c5c768e4411",
      "transactionid" : 894313,
      "title" : "Integrate Arm NN into an Android app ",
      "subject" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
      "date" : 1653560477000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102744:2111:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653560477110549822,
      "sysisattachment" : "4858990",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4858990,
      "size" : 1968815,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61a0dc7f83e60c5c768e4411",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653560384310,
      "syssubject" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
      "syssize" : 1968815,
      "sysdate" : 1653560477000,
      "topparent" : "4858990",
      "author" : "Arm Ltd.",
      "label_version" : "21.11",
      "systopparentid" : 4858990,
      "content_description" : "The guide explains how to integrate the arm nn delegate into an existing android app using android studio.",
      "wordcount" : 913,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653560477000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61a0dc7f83e60c5c768e4411",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653560477110549822,
      "uri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Integrate Arm NN into an Android app",
    "Uri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61a0dc7f83e60c5c768e4411",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102744/2111/en/pdf/integrate_arm_nn_into_an_android_app_tutorial_102744_2111_01_en.pdf",
    "Excerpt" : "Non-Conﬁdential Page 2 of 20 ... Document ID: 102744_2111_01_en Version 21.11 ... All rights reserved. Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Integrate Arm NN into an Android app Version 21.11 Tutorial Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102744_2111_01_en Integrate Arm NN into an ..."
  }, {
    "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
    "uri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6172b16a27c52609be4a0e37",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... Non-Conﬁdential Page 2 of 32 ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "firstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Version 21.08 Tutorial Non-Conﬁdential Copyright © 2018, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102557_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
      "uri" : "https://developer.arm.com/documentation/102557/2108/en",
      "printableUri" : "https://developer.arm.com/documentation/102557/2108/en",
      "clickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
        "document_number" : "102557",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4774045",
        "sysurihash" : "HtUhLB60Sð0OC1WX",
        "urihash" : "HtUhLB60Sð0OC1WX",
        "sysuri" : "https://developer.arm.com/documentation/102557/2108/en",
        "systransactionid" : 894312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515200000,
        "topparentid" : 4774045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634906473000,
        "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560086000,
        "permanentid" : "2b72b19a3f64e1cfa0b72fd56e36b04e99c581cf797222052cd03662abd5",
        "syslanguage" : [ "English" ],
        "itemid" : "6172b16927c52609be4a0e10",
        "transactionid" : 894312,
        "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
        "products" : [ "Arm NN" ],
        "date" : 1653560086000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102557:2108:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560086702488986,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653559716869,
        "syssize" : 4704,
        "sysdate" : 1653560086000,
        "haslayout" : "1",
        "topparent" : "4774045",
        "label_version" : "21.08-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4774045,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102557/2108/?lang=en",
        "modified" : 1653559704000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560086702488986,
        "uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "syscollection" : "default"
      },
      "Title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
      "Uri" : "https://developer.arm.com/documentation/102557/2108/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en",
      "ClickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ..."
    },
    "childResults" : [ {
      "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
      "uri" : "https://developer.arm.com/documentation/102557/2108/en",
      "printableUri" : "https://developer.arm.com/documentation/102557/2108/en",
      "clickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
        "document_number" : "102557",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4774045",
        "sysurihash" : "HtUhLB60Sð0OC1WX",
        "urihash" : "HtUhLB60Sð0OC1WX",
        "sysuri" : "https://developer.arm.com/documentation/102557/2108/en",
        "systransactionid" : 894312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515200000,
        "topparentid" : 4774045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634906473000,
        "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560086000,
        "permanentid" : "2b72b19a3f64e1cfa0b72fd56e36b04e99c581cf797222052cd03662abd5",
        "syslanguage" : [ "English" ],
        "itemid" : "6172b16927c52609be4a0e10",
        "transactionid" : 894312,
        "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
        "products" : [ "Arm NN" ],
        "date" : 1653560086000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102557:2108:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560086702488986,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 4704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653559716869,
        "syssize" : 4704,
        "sysdate" : 1653560086000,
        "haslayout" : "1",
        "topparent" : "4774045",
        "label_version" : "21.08-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4774045,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
        "wordcount" : 314,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102557/2108/?lang=en",
        "modified" : 1653559704000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560086702488986,
        "uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "syscollection" : "default"
      },
      "Title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
      "Uri" : "https://developer.arm.com/documentation/102557/2108/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en",
      "ClickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ..."
    }, {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "excerpt" : "Denotes signal names. ... monospace underline Denotes a permitted abbreviation for a command or option. ... Conventions Arm NNmlneural networkmachine learningartificial intelligenceaiarm nntf ...",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
        "uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102557/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
          "document_number" : "102557",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4774045",
          "sysurihash" : "HtUhLB60Sð0OC1WX",
          "urihash" : "HtUhLB60Sð0OC1WX",
          "sysuri" : "https://developer.arm.com/documentation/102557/2108/en",
          "systransactionid" : 894312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515200000,
          "topparentid" : 4774045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634906473000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653560086000,
          "permanentid" : "2b72b19a3f64e1cfa0b72fd56e36b04e99c581cf797222052cd03662abd5",
          "syslanguage" : [ "English" ],
          "itemid" : "6172b16927c52609be4a0e10",
          "transactionid" : 894312,
          "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
          "products" : [ "Arm NN" ],
          "date" : 1653560086000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102557:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653560086702488986,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653559716869,
          "syssize" : 4704,
          "sysdate" : 1653560086000,
          "haslayout" : "1",
          "topparent" : "4774045",
          "label_version" : "21.08-02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4774045,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653560086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102557/2108/?lang=en",
          "modified" : 1653559704000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653560086702488986,
          "uri" : "https://developer.arm.com/documentation/102557/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
        "Uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "102557",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4774045",
        "sysurihash" : "tWzvaiCmQM3Izzgt",
        "urihash" : "tWzvaiCmQM3Izzgt",
        "sysuri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
        "systransactionid" : 894312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515200000,
        "topparentid" : 4774045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634906473000,
        "sysconcepts" : "Arm documentation ; typographical conventions ; meaning ; lists ; system failure ; monospace ; damage ; commands ; assembler syntax ; language keywords ; industry standard ; recommendation ; abbreviation ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4774045,
        "parentitem" : "6172b16927c52609be4a0e10",
        "concepts" : "Arm documentation ; typographical conventions ; meaning ; lists ; system failure ; monospace ; damage ; commands ; assembler syntax ; language keywords ; industry standard ; recommendation ; abbreviation ; subsections",
        "documenttype" : "html",
        "isattachment" : "4774045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560086000,
        "permanentid" : "a83bc32a08ccdd31a28cbc7d63506f78320a0b0b820f61986869eea13a17",
        "syslanguage" : [ "English" ],
        "itemid" : "6172b16927c52609be4a0e13",
        "transactionid" : 894312,
        "title" : "Conventions ",
        "products" : [ "Arm NN" ],
        "date" : 1653560086000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102557:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560086656134774,
        "sysisattachment" : "4774045",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4774045,
        "size" : 2295,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653559716849,
        "syssize" : 2295,
        "sysdate" : 1653560086000,
        "haslayout" : "1",
        "topparent" : "4774045",
        "label_version" : "21.08-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4774045,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102557/2108/Introduction/Conventions?lang=en",
        "modified" : 1653559704000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560086656134774,
        "uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/Introduction/Conventions",
      "Excerpt" : "Denotes signal names. ... monospace underline Denotes a permitted abbreviation for a command or option. ... Conventions Arm NNmlneural networkmachine learningartificial intelligenceaiarm nntf ...",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms."
    }, {
      "title" : "Additional reading",
      "uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "printableUri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "clickUri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Additional-reading?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "excerpt" : "This document contains information that is specific to this product. See the following documents for other relevant information: Table 1.",
      "firstSentences" : "This document contains information that is specific to this product. See the following documents for other relevant information: Table 1. Arm publications Document Name Document ID Licensee only ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
        "uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102557/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
          "document_number" : "102557",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4774045",
          "sysurihash" : "HtUhLB60Sð0OC1WX",
          "urihash" : "HtUhLB60Sð0OC1WX",
          "sysuri" : "https://developer.arm.com/documentation/102557/2108/en",
          "systransactionid" : 894312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515200000,
          "topparentid" : 4774045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634906473000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; languages ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653560086000,
          "permanentid" : "2b72b19a3f64e1cfa0b72fd56e36b04e99c581cf797222052cd03662abd5",
          "syslanguage" : [ "English" ],
          "itemid" : "6172b16927c52609be4a0e10",
          "transactionid" : 894312,
          "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
          "products" : [ "Arm NN" ],
          "date" : 1653560086000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102557:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653560086702488986,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653559716869,
          "syssize" : 4704,
          "sysdate" : 1653560086000,
          "haslayout" : "1",
          "topparent" : "4774045",
          "label_version" : "21.08-02",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4774045,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
          "wordcount" : 314,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653560086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102557/2108/?lang=en",
          "modified" : 1653559704000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653560086702488986,
          "uri" : "https://developer.arm.com/documentation/102557/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
        "Uri" : "https://developer.arm.com/documentation/102557/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102557/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 0100-01 25 October 2018 Non-Confidential First release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Additional reading ",
        "document_number" : "102557",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4774045",
        "sysurihash" : "n3h07A3sq1maSZjX",
        "urihash" : "n3h07A3sq1maSZjX",
        "sysuri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
        "systransactionid" : 894312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1634515200000,
        "topparentid" : 4774045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634906473000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4774045,
        "parentitem" : "6172b16927c52609be4a0e10",
        "documenttype" : "html",
        "isattachment" : "4774045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653560086000,
        "permanentid" : "5c08ce749d12e15ac71bef54f988ce06fd378670489e4c5bfd3194ef15a6",
        "syslanguage" : [ "English" ],
        "itemid" : "6172b16927c52609be4a0e14",
        "transactionid" : 894312,
        "title" : "Additional reading ",
        "products" : [ "Arm NN" ],
        "date" : 1653560086000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Image recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102557:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653560086578098420,
        "sysisattachment" : "4774045",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4774045,
        "size" : 356,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Additional-reading?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653559716849,
        "syssize" : 356,
        "sysdate" : 1653560086000,
        "haslayout" : "1",
        "topparent" : "4774045",
        "label_version" : "21.08-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4774045,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653560086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Additional-reading?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102557/2108/Introduction/Additional-reading?lang=en",
        "modified" : 1653559704000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653560086578098420,
        "uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
        "syscollection" : "default"
      },
      "Title" : "Additional reading",
      "Uri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "ClickUri" : "https://developer.arm.com/documentation/102557/2108/Introduction/Additional-reading?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/Introduction/Additional-reading",
      "Excerpt" : "This document contains information that is specific to this product. See the following documents for other relevant information: Table 1.",
      "FirstSentences" : "This document contains information that is specific to this product. See the following documents for other relevant information: Table 1. Arm publications Document Name Document ID Licensee only ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
      "document_number" : "102557",
      "document_version" : "2108",
      "content_type" : "Tutorial",
      "systopparent" : "4774045",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "q3FWFvJQPz0oYHUa",
      "urihash" : "q3FWFvJQPz0oYHUa",
      "sysuri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
      "keywords" : "dc7a559, ml, neural network, machine learning ecosystem, artificial intelligence ecosystem",
      "systransactionid" : 894312,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634515200000,
      "topparentid" : 4774045,
      "numberofpages" : 32,
      "sysconcepts" : "object detection ; network graph ; Raspberry Pi ; PyArmNN ; guides ; output video ; bounding boxes ; frame ; arm ; documentation ; image classification ; system failure ; meanings ; written agreement ; third party ; provisions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "attachmentparentid" : 4774045,
      "parentitem" : "6172b16927c52609be4a0e10",
      "concepts" : "object detection ; network graph ; Raspberry Pi ; PyArmNN ; guides ; output video ; bounding boxes ; frame ; arm ; documentation ; image classification ; system failure ; meanings ; written agreement ; third party ; provisions",
      "documenttype" : "pdf",
      "isattachment" : "4774045",
      "sysindexeddate" : 1653560087000,
      "permanentid" : "844624e089b48324e9726db5c6cc72f2a26b49da9e3d101f61d2962d9b7a",
      "syslanguage" : [ "English" ],
      "itemid" : "6172b16a27c52609be4a0e37",
      "transactionid" : 894312,
      "title" : "Object detection with YOLOv3 using PyArmNN and Debian packages ",
      "subject" : "This guide reviews a sample application that performs object detection with PyArmNN.",
      "date" : 1653560087000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102557:2108:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653560087356797156,
      "sysisattachment" : "4774045",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4774045,
      "size" : 646796,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6172b16a27c52609be4a0e37",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653559718996,
      "syssubject" : "This guide reviews a sample application that performs object detection with PyArmNN.",
      "syssize" : 646796,
      "sysdate" : 1653560087000,
      "topparent" : "4774045",
      "author" : "Arm Ltd.",
      "label_version" : "21.08-02",
      "systopparentid" : 4774045,
      "content_description" : "This guide reviews a sample application that performs object detection with PyArmNN.",
      "wordcount" : 1245,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653560087000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6172b16a27c52609be4a0e37",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653560087356797156,
      "uri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Object detection with YOLOv3 using PyArmNN and Debian packages",
    "Uri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6172b16a27c52609be4a0e37",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102557/2108/en/pdf/object_detection_with_yolov3_using_pyarmnn_and_debian_packages_tutorial_102557_2108_02_en.pdf",
    "Excerpt" : "REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS ... Non-Conﬁdential Page 2 of 32 ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "FirstSentences" : "Object detection with YOLOv3 using PyArmNN and Debian packages Version 21.08 Tutorial Non-Conﬁdential Copyright © 2018, 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102557_ ..."
  }, {
    "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
    "uri" : "https://developer.arm.com/documentation/102603/2108/en",
    "printableUri" : "https://developer.arm.com/documentation/102603/2108/en",
    "clickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Initializing the project",
      "uri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "printableUri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "clickUri" : "https://developer.arm.com/documentation/102603/2108/Running-the-application/Initializing-the-project?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "excerpt" : "Initializing the project The following steps cover initializing the project on your device. About this task Get the example code from GitHub.",
      "firstSentences" : "Initializing the project The following steps cover initializing the project on your device. About this task Get the example code from GitHub. Procedure Create a workspace for the project with the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "document_number" : "102603",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4801112",
          "sysurihash" : "XxlsVYFjp4Mefv6r",
          "urihash" : "XxlsVYFjp4Mefv6r",
          "sysuri" : "https://developer.arm.com/documentation/102603/2108/en",
          "systransactionid" : 894307,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636070400000,
          "topparentid" : 4801112,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636124027000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653558843000,
          "permanentid" : "168ab9ad43f64178e727a2946e1b20a06e6f44ce2766edeb090d0c904802",
          "syslanguage" : [ "English" ],
          "itemid" : "6185457bf45f0b1fbf3a7b1e",
          "transactionid" : 894307,
          "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "products" : [ "Arm NN" ],
          "date" : 1653558843000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102603:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653558843207021071,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653558800717,
          "syssize" : 4716,
          "sysdate" : 1653558843000,
          "haslayout" : "1",
          "topparent" : "4801112",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4801112,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653558843000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102603/2108/?lang=en",
          "modified" : 1653558794000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653558843207021071,
          "uri" : "https://developer.arm.com/documentation/102603/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "Uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Initializing the project ",
        "document_number" : "102603",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4801112",
        "sysurihash" : "F9hwhTVzLGeEn5fñ",
        "urihash" : "F9hwhTVzLGeEn5fñ",
        "sysuri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
        "systransactionid" : 894307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636070400000,
        "topparentid" : 4801112,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636124027000,
        "sysconcepts" : "command ; workspace ; python ; clone ; github ; initializing ; libsndfile1 libportaudio2 ; sudo apt-get ; PortAudio ; recognition ; ARM-software ; repository",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4801112,
        "parentitem" : "6185457bf45f0b1fbf3a7b1e",
        "concepts" : "command ; workspace ; python ; clone ; github ; initializing ; libsndfile1 libportaudio2 ; sudo apt-get ; PortAudio ; recognition ; ARM-software ; repository",
        "documenttype" : "html",
        "isattachment" : "4801112",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653558843000,
        "permanentid" : "78c56ccd2073e9217e14f2d8027e94ae3c127f8918e51aa23dbb8d7a5bf2",
        "syslanguage" : [ "English" ],
        "itemid" : "6185457cf45f0b1fbf3a7b2d",
        "transactionid" : 894307,
        "title" : "Initializing the project ",
        "products" : [ "Arm NN" ],
        "date" : 1653558843000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102603:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653558843164166304,
        "sysisattachment" : "4801112",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4801112,
        "size" : 1261,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102603/2108/Running-the-application/Initializing-the-project?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653558800717,
        "syssize" : 1261,
        "sysdate" : 1653558843000,
        "haslayout" : "1",
        "topparent" : "4801112",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4801112,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653558843000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/Running-the-application/Initializing-the-project?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102603/2108/Running-the-application/Initializing-the-project?lang=en",
        "modified" : 1653558794000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653558843164166304,
        "uri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
        "syscollection" : "default"
      },
      "Title" : "Initializing the project",
      "Uri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "ClickUri" : "https://developer.arm.com/documentation/102603/2108/Running-the-application/Initializing-the-project?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Running-the-application/Initializing-the-project",
      "Excerpt" : "Initializing the project The following steps cover initializing the project on your device. About this task Get the example code from GitHub.",
      "FirstSentences" : "Initializing the project The following steps cover initializing the project on your device. About this task Get the example code from GitHub. Procedure Create a workspace for the project with the ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/102603/2108/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "excerpt" : "Introduction Conventions The following subsections describe conventions used in Arm documents. Additional reading This document contains information that is specific to this product.",
      "firstSentences" : "Introduction Conventions The following subsections describe conventions used in Arm documents. Additional reading This document contains information that is specific to this product. See the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "document_number" : "102603",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4801112",
          "sysurihash" : "XxlsVYFjp4Mefv6r",
          "urihash" : "XxlsVYFjp4Mefv6r",
          "sysuri" : "https://developer.arm.com/documentation/102603/2108/en",
          "systransactionid" : 894307,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636070400000,
          "topparentid" : 4801112,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636124027000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653558843000,
          "permanentid" : "168ab9ad43f64178e727a2946e1b20a06e6f44ce2766edeb090d0c904802",
          "syslanguage" : [ "English" ],
          "itemid" : "6185457bf45f0b1fbf3a7b1e",
          "transactionid" : 894307,
          "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "products" : [ "Arm NN" ],
          "date" : 1653558843000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102603:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653558843207021071,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653558800717,
          "syssize" : 4716,
          "sysdate" : 1653558843000,
          "haslayout" : "1",
          "topparent" : "4801112",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4801112,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653558843000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102603/2108/?lang=en",
          "modified" : 1653558794000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653558843207021071,
          "uri" : "https://developer.arm.com/documentation/102603/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "Uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "102603",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4801112",
        "sysurihash" : "lks30sGyJShke84K",
        "urihash" : "lks30sGyJShke84K",
        "sysuri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
        "systransactionid" : 894307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636070400000,
        "topparentid" : 4801112,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636124027000,
        "sysconcepts" : "relevant information ; documentation ; feedback ; conventions ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4801112,
        "parentitem" : "6185457bf45f0b1fbf3a7b1e",
        "concepts" : "relevant information ; documentation ; feedback ; conventions ; subsections",
        "documenttype" : "html",
        "isattachment" : "4801112",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653558843000,
        "permanentid" : "a235121df6e53961c9048872ad4e05b218ac00552320d5db9f13d4305c59",
        "syslanguage" : [ "English" ],
        "itemid" : "6185457bf45f0b1fbf3a7b20",
        "transactionid" : 894307,
        "title" : "Introduction ",
        "products" : [ "Arm NN" ],
        "date" : 1653558843000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102603:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653558843128066474,
        "sysisattachment" : "4801112",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4801112,
        "size" : 511,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102603/2108/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653558800717,
        "syssize" : 511,
        "sysdate" : 1653558843000,
        "haslayout" : "1",
        "topparent" : "4801112",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4801112,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653558843000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102603/2108/Introduction?lang=en",
        "modified" : 1653558794000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653558843128066474,
        "uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/102603/2108/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Introduction",
      "Excerpt" : "Introduction Conventions The following subsections describe conventions used in Arm documents. Additional reading This document contains information that is specific to this product.",
      "FirstSentences" : "Introduction Conventions The following subsections describe conventions used in Arm documents. Additional reading This document contains information that is specific to this product. See the ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/102603/2108/Introduction/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "excerpt" : "Feedback Arm welcomes feedback on this product and its documentation. Feedback on this product If you have any comments or suggestions about this product, ... The number 102603_2108_03_en.",
      "firstSentences" : "Feedback Arm welcomes feedback on this product and its documentation. Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "document_number" : "102603",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4801112",
          "sysurihash" : "XxlsVYFjp4Mefv6r",
          "urihash" : "XxlsVYFjp4Mefv6r",
          "sysuri" : "https://developer.arm.com/documentation/102603/2108/en",
          "systransactionid" : 894307,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1636070400000,
          "topparentid" : 4801112,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1636124027000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653558843000,
          "permanentid" : "168ab9ad43f64178e727a2946e1b20a06e6f44ce2766edeb090d0c904802",
          "syslanguage" : [ "English" ],
          "itemid" : "6185457bf45f0b1fbf3a7b1e",
          "transactionid" : 894307,
          "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
          "products" : [ "Arm NN" ],
          "date" : 1653558843000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102603:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653558843207021071,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653558800717,
          "syssize" : 4716,
          "sysdate" : 1653558843000,
          "haslayout" : "1",
          "topparent" : "4801112",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4801112,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653558843000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102603/2108/?lang=en",
          "modified" : 1653558794000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653558843207021071,
          "uri" : "https://developer.arm.com/documentation/102603/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
        "Uri" : "https://developer.arm.com/documentation/102603/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "102603",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4801112",
        "sysurihash" : "P1A9mBrjbwIuKJbN",
        "urihash" : "P1A9mBrjbwIuKJbN",
        "sysuri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
        "systransactionid" : 894307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1636070400000,
        "topparentid" : 4801112,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1636124027000,
        "sysconcepts" : "comments ; arm ; feedback ; explanation ; documentation ; welcomes ; reader ; Adobe Acrobat ; Debian Packages Tutorial ; using PyArmNN ; Speech Recognition ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4801112,
        "parentitem" : "6185457bf45f0b1fbf3a7b1e",
        "concepts" : "comments ; arm ; feedback ; explanation ; documentation ; welcomes ; reader ; Adobe Acrobat ; Debian Packages Tutorial ; using PyArmNN ; Speech Recognition ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4801112",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653558842000,
        "permanentid" : "6cfbb41469c519033a7b59b1f62629eb622bfa69d773c75c65cdc2f3dda4",
        "syslanguage" : [ "English" ],
        "itemid" : "6185457bf45f0b1fbf3a7b23",
        "transactionid" : 894307,
        "title" : "Feedback ",
        "products" : [ "Arm NN" ],
        "date" : 1653558842000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102603:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653558842947442044,
        "sysisattachment" : "4801112",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4801112,
        "size" : 1058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102603/2108/Introduction/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653558800717,
        "syssize" : 1058,
        "sysdate" : 1653558842000,
        "haslayout" : "1",
        "topparent" : "4801112",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4801112,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653558842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/Introduction/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102603/2108/Introduction/Feedback?lang=en",
        "modified" : 1653558794000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653558842947442044,
        "uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/102603/2108/Introduction/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en/Introduction/Feedback",
      "Excerpt" : "Feedback Arm welcomes feedback on this product and its documentation. Feedback on this product If you have any comments or suggestions about this product, ... The number 102603_2108_03_en.",
      "FirstSentences" : "Feedback Arm welcomes feedback on this product and its documentation. Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
      "document_number" : "102603",
      "document_version" : "2108",
      "content_type" : "Tutorial",
      "systopparent" : "4801112",
      "sysurihash" : "XxlsVYFjp4Mefv6r",
      "urihash" : "XxlsVYFjp4Mefv6r",
      "sysuri" : "https://developer.arm.com/documentation/102603/2108/en",
      "systransactionid" : 894307,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1636070400000,
      "topparentid" : 4801112,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1636124027000,
      "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1653558843000,
      "permanentid" : "168ab9ad43f64178e727a2946e1b20a06e6f44ce2766edeb090d0c904802",
      "syslanguage" : [ "English" ],
      "itemid" : "6185457bf45f0b1fbf3a7b1e",
      "transactionid" : 894307,
      "title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages ",
      "products" : [ "Arm NN" ],
      "date" : 1653558843000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "AI and ML Processors",
      "navigationhierarchiestopics" : [ "Learn the basics", "Machine Learning", "Artificial intelligence", "Voice recognition", "Neural networks", "Open Source Software", "Linux" ],
      "document_id" : "102603:2108:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653558843207021071,
      "navigationhierarchiescontenttype" : "Tutorial",
      "size" : 4716,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653558800717,
      "syssize" : 4716,
      "sysdate" : 1653558843000,
      "haslayout" : "1",
      "topparent" : "4801112",
      "label_version" : "21.08",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4801112,
      "navigationhierarchiescategories" : [ "AI/ML" ],
      "content_description" : "The guide explains how speech recognition works and how to run the application on a Raspberry Pi or an Odroid N2 Plus.",
      "wordcount" : 318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2108-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653558843000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102603/2108/?lang=en",
      "modified" : 1653558794000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653558843207021071,
      "uri" : "https://developer.arm.com/documentation/102603/2108/en",
      "syscollection" : "default"
    },
    "Title" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages",
    "Uri" : "https://developer.arm.com/documentation/102603/2108/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102603/2108/en",
    "ClickUri" : "https://developer.arm.com/documentation/102603/2108/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102603/2108/en",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "Perform Automatic Speech Recognition (ASR) with Wav2Letter using PyArmNN and Debian Packages Tutorial Version 21.08 Release information Issue Date Confidentiality Change 2108-01 9 August 2021 Non- ..."
  }, {
    "title" : "Joystick Interface Data Sheet Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1ed388295d1e18d36a9b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "excerpt" : "1.2 ... About the Joystick Interface ... 1-2 Features of the Joystick Interface ... Joystick interface signals ... APB Signals ... 2-2 Internal Signals ... 2-3 ... Functional description",
    "firstSentences" : "Joystick Interface Data Sheet Copyright © 1996, 1998 ARM limited. All rights reserved. DDI0094A Data Sheet ii Joystick Interface Data Sheet Data Sheet Copyright © 1996, 1998 ARM limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Joystick Interface Data Sheet Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
      "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Joystick Interface Data Sheet Data Sheet ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "2yð0vpñOqS0dbEgy",
        "urihash" : "2yð0vpñOqS0dbEgy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649145971000,
        "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a86",
        "transactionid" : 864205,
        "title" : "Joystick Interface Data Sheet Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649145971000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145971249549464,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1793,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 1793,
        "sysdate" : 1649145971000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145971000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145971249549464,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "syscollection" : "default"
      },
      "Title" : "Joystick Interface Data Sheet Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
      "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Joystick interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "excerpt" : "Chapter 2. Joystick interface signals This chapter details the joystick interface signals. APB Signals Internal Signals. Joystick interface signals AMBA",
      "firstSentences" : "Chapter 2. Joystick interface signals This chapter details the joystick interface signals. APB Signals Internal Signals. Joystick interface signals AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yð0vpñOqS0dbEgy",
          "urihash" : "2yð0vpñOqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Joystick interface signals ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "GEwDTGs4lWLlðSNx",
        "urihash" : "GEwDTGs4lWLlðSNx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "joystick interface",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "concepts" : "joystick interface",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145988000,
        "permanentid" : "90bde58bff69d18f0dcdafe0f91d15282760a2f3eb4659f2df2d804a63be",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a8b",
        "transactionid" : 864205,
        "title" : "Joystick interface signals ",
        "products" : [ "AMBA" ],
        "date" : 1649145988000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145988745610159,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 152,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 152,
        "sysdate" : 1649145988000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145988000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/joystick-interface-signals?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145988745610159,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "Joystick interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals",
      "Excerpt" : "Chapter 2. Joystick interface signals This chapter details the joystick interface signals. APB Signals Internal Signals. Joystick interface signals AMBA",
      "FirstSentences" : "Chapter 2. Joystick interface signals This chapter details the joystick interface signals. APB Signals Internal Signals. Joystick interface signals AMBA"
    }, {
      "title" : "Test Harness",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "excerpt" : "Appendix A. Test Harness This appendix describes the test harness. Introduction Test Register Descriptions. Test Harness AMBA",
      "firstSentences" : "Appendix A. Test Harness This appendix describes the test harness. Introduction Test Register Descriptions. Test Harness AMBA",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yð0vpñOqS0dbEgy",
          "urihash" : "2yð0vpñOqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test Harness ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "UYdBDqiDcV6OsVsE",
        "urihash" : "UYdBDqiDcV6OsVsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145988000,
        "permanentid" : "7ed15631248ce4a7fe0daa5e0640dbfd6b74e38188dac3effd43bfb4c211",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a97",
        "transactionid" : 864205,
        "title" : "Test Harness ",
        "products" : [ "AMBA" ],
        "date" : 1649145988000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145988611875045,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 125,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 125,
        "sysdate" : 1649145988000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145988000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/test-harness?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145988611875045,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
        "syscollection" : "default"
      },
      "Title" : "Test Harness",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/test-harness",
      "Excerpt" : "Appendix A. Test Harness This appendix describes the test harness. Introduction Test Register Descriptions. Test Harness AMBA",
      "FirstSentences" : "Appendix A. Test Harness This appendix describes the test harness. Introduction Test Register Descriptions. Test Harness AMBA"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "excerpt" : "Introduction Extra registers are provided inside the Joystick Interface for test purposes only; they should not be accessed during ... They are memory mapped as follows: Introduction AMBA",
      "firstSentences" : "Introduction Extra registers are provided inside the Joystick Interface for test purposes only; they should not be accessed during normal mode of operation. They are memory mapped as follows: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yð0vpñOqS0dbEgy",
          "urihash" : "2yð0vpñOqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "CGVB1shvHusS3ðzQ",
        "urihash" : "CGVB1shvHusS3ðzQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "test purposes ; Joystick Interface ; Extra registers ; mode of operation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "concepts" : "test purposes ; Joystick Interface ; Extra registers ; mode of operation",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145988000,
        "permanentid" : "f80314b0c1071220ec26dc62a56d734639f4dce7aa4781df4bfb9d79b0f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a98",
        "transactionid" : 864205,
        "title" : "Introduction ",
        "products" : [ "AMBA" ],
        "date" : 1649145988000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145988566939967,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 209,
        "sysdate" : 1649145988000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145988000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/test-harness/introduction?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145988566939967,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/test-harness/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/test-harness/introduction",
      "Excerpt" : "Introduction Extra registers are provided inside the Joystick Interface for test purposes only; they should not be accessed during ... They are memory mapped as follows: Introduction AMBA",
      "FirstSentences" : "Introduction Extra registers are provided inside the Joystick Interface for test purposes only; they should not be accessed during normal mode of operation. They are memory mapped as follows: ..."
    } ],
    "totalNumberOfChildResults" : 21,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Joystick Interface Data Sheet Data Sheet ",
      "document_number" : "ddi0094",
      "document_version" : "a",
      "content_type" : "Datasheet",
      "systopparent" : "3483182",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "MB2GSWcAvZ5VZbNV",
      "urihash" : "MB2GSWcAvZ5VZbNV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
      "systransactionid" : 864205,
      "copyright" : "Copyright © 1996, 1998 ARM limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1178811109000,
      "topparentid" : 3483182,
      "numberofpages" : 32,
      "sysconcepts" : "joystick interface ; signals ; ARM ; counters ; channels ; Control register ; comparators ; reading ; discharge transistors ; base address ; conversion cycle ; converters ; test registers ; memory mappings ; clock ; transition",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3483182,
      "parentitem" : "5e8e1ed388295d1e18d36a86",
      "concepts" : "joystick interface ; signals ; ARM ; counters ; channels ; Control register ; comparators ; reading ; discharge transistors ; base address ; conversion cycle ; converters ; test registers ; memory mappings ; clock ; transition",
      "documenttype" : "pdf",
      "isattachment" : "3483182",
      "sysindexeddate" : 1649145989000,
      "permanentid" : "358c42b978ee132667cc18a17eaceaaf5a1c0f0807a8fc6166b025d5e5b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1ed388295d1e18d36a9b",
      "transactionid" : 864205,
      "title" : "Joystick Interface Data Sheet Data Sheet ",
      "date" : 1649145989000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0094:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145989178736767,
      "sysisattachment" : "3483182",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 3483182,
      "size" : 144267,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1ed388295d1e18d36a9b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145748796,
      "syssize" : 144267,
      "sysdate" : 1649145989000,
      "topparent" : "3483182",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3483182,
      "content_description" : "Datasheet providing key information for the Joystick Interface.",
      "wordcount" : 592,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145989000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1ed388295d1e18d36a9b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145989178736767,
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
      "syscollection" : "default"
    },
    "Title" : "Joystick Interface Data Sheet Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1ed388295d1e18d36a9b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/pdf/joystick_if.pdf",
    "Excerpt" : "1.2 ... About the Joystick Interface ... 1-2 Features of the Joystick Interface ... Joystick interface signals ... APB Signals ... 2-2 Internal Signals ... 2-3 ... Functional description",
    "FirstSentences" : "Joystick Interface Data Sheet Copyright © 1996, 1998 ARM limited. All rights reserved. DDI0094A Data Sheet ii Joystick Interface Data Sheet Data Sheet Copyright © 1996, 1998 ARM limited. All ..."
  }, {
    "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
    "uri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4b4f4ca06a95ce53f9145",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "excerpt" : "ARM Interface IP Family ... Coupled with ARM PrimeCell™Memory Controllers, this silicon-proven DDR PHY provides a complete ... ARM GPIO provides a robust interface for off-chip con-nectivity.",
    "firstSentences" : "ARM®High Performance Physical IP Platform Optimized for TSMC®40nm G Process The ARM®40nm High Performance Physical IP Platform delivers process optimized IP, for best-in-class processor ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
      "uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en",
      "excerpt" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view. ARM High Performance Physical IP Platform ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
        "document_number" : "pfl0293",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687013",
        "sysurihash" : "GhR6gBRtsaDH6ySL",
        "urihash" : "GhR6gBRtsaDH6ySL",
        "sysuri" : "https://developer.arm.com/documentation/pfl0293/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1253754061000,
        "topparentid" : 3687013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998260000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150424000,
        "permanentid" : "b106a95853c37f812233e7c60b502e3c907edda76bf8d51a04b3e73719fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b4f4ca06a95ce53f9143",
        "transactionid" : 864293,
        "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
        "products" : [ "Platform design" ],
        "date" : 1649150424000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0293:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150424783968327,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150224638,
        "syssize" : 241,
        "sysdate" : 1649150424000,
        "haslayout" : "1",
        "topparent" : "3687013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687013,
        "content_description" : "The ARM 40nm High Performance Physical IP Platform delivers process optimized IP, for best-in-class processor implementations.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150424000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0293/a/?lang=en",
        "modified" : 1642684746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150424783968327,
        "uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en",
      "Excerpt" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view. ARM High Performance Physical IP Platform ..."
    },
    "childResults" : [ {
      "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
      "uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en",
      "excerpt" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view. ARM High Performance Physical IP Platform ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
        "document_number" : "pfl0293",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "3687013",
        "sysurihash" : "GhR6gBRtsaDH6ySL",
        "urihash" : "GhR6gBRtsaDH6ySL",
        "sysuri" : "https://developer.arm.com/documentation/pfl0293/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1253754061000,
        "topparentid" : 3687013,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590998260000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150424000,
        "permanentid" : "b106a95853c37f812233e7c60b502e3c907edda76bf8d51a04b3e73719fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4b4f4ca06a95ce53f9143",
        "transactionid" : 864293,
        "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
        "products" : [ "Platform design" ],
        "date" : 1649150424000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0293:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150424783968327,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150224638,
        "syssize" : 241,
        "sysdate" : 1649150424000,
        "haslayout" : "1",
        "topparent" : "3687013",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687013,
        "content_description" : "The ARM 40nm High Performance Physical IP Platform delivers process optimized IP, for best-in-class processor implementations.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150424000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0293/a/?lang=en",
        "modified" : 1642684746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150424783968327,
        "uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0293/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0293/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en",
      "Excerpt" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process This document is only available in a PDF version. Click Download to view. ARM High Performance Physical IP Platform ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
      "document_number" : "pfl0293",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "3687013",
      "sysurihash" : "1tgVDXVpnCQK086k",
      "urihash" : "1tgVDXVpnCQK086k",
      "sysuri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
      "systransactionid" : 864293,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 3687013,
      "numberofpages" : 4,
      "sysconcepts" : "high speed ; IP ; designers ; enabling ; ARM ; leakage power ; production ; interfaces ; dense SRAM ; compilers ; flexibility ; stringent",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 3687013,
      "parentitem" : "5ed4b4f4ca06a95ce53f9143",
      "concepts" : "high speed ; IP ; designers ; enabling ; ARM ; leakage power ; production ; interfaces ; dense SRAM ; compilers ; flexibility ; stringent",
      "documenttype" : "pdf",
      "isattachment" : "3687013",
      "sysindexeddate" : 1649150425000,
      "permanentid" : "134caff2f1f18fee36be90737337cdfaaab86491aa02a7058f3063e0b286",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4b4f4ca06a95ce53f9145",
      "transactionid" : 864293,
      "title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process ",
      "date" : 1649150425000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0293:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150425143418307,
      "sysisattachment" : "3687013",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 3687013,
      "size" : 521096,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4b4f4ca06a95ce53f9145",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150225912,
      "syssize" : 521096,
      "sysdate" : 1649150425000,
      "topparent" : "3687013",
      "label_version" : "1.0",
      "systopparentid" : 3687013,
      "content_description" : "The ARM 40nm High Performance Physical IP Platform delivers process optimized IP, for best-in-class processor implementations.",
      "wordcount" : 630,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150425000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4b4f4ca06a95ce53f9145",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150425143418307,
      "uri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM High Performance Physical IP Platform Optimized for TSMC 40nm G Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4b4f4ca06a95ce53f9145",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0293/a/en/pdf/PIPD_Platform_TSMC_40G_BR_NC.pdf",
    "Excerpt" : "ARM Interface IP Family ... Coupled with ARM PrimeCell™Memory Controllers, this silicon-proven DDR PHY provides a complete ... ARM GPIO provides a robust interface for off-chip con-nectivity.",
    "FirstSentences" : "ARM®High Performance Physical IP Platform Optimized for TSMC®40nm G Process The ARM®40nm High Performance Physical IP Platform delivers process optimized IP, for best-in-class processor ..."
  } ]
}