Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Wed Dec 14 21:17:12 2022
| Host         : DESKTOP-8DKIKNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       43          
HPDR-1     Warning           Port pin direction inconsistency  1           
HPDR-2     Warning           Port pin INOUT inconsistency      2           
TIMING-18  Warning           Missing input or output delay     19          
TIMING-20  Warning           Non-clocked latch                 32          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.900        0.000                      0                 3213        0.047        0.000                      0                 3213        3.020        0.000                       0                  1453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.900        0.000                      0                 3180        0.047        0.000                      0                 3180        3.020        0.000                       0                  1453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.201        0.000                      0                   33        0.716        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.205ns (32.842%)  route 4.509ns (67.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.135    11.372    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.355    11.727 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.822    12.549    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.205ns (32.842%)  route 4.509ns (67.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.135    11.372    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.355    11.727 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.822    12.549    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.205ns (32.842%)  route 4.509ns (67.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.135    11.372    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.355    11.727 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.822    12.549    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 2.205ns (32.842%)  route 4.509ns (67.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.135    11.372    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.355    11.727 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.822    12.549    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.205ns (34.020%)  route 4.276ns (65.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.888    11.125    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.355    11.480 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.836    12.316    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X44Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X44Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.205ns (34.177%)  route 4.247ns (65.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.035    11.272    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.355    11.627 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[23]_i_1/O
                         net (fo=8, routed)           0.660    12.286    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[21]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X48Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[21]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.205ns (34.270%)  route 4.229ns (65.730%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.993    11.229    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.355    11.584 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.684    12.269    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.205ns (34.270%)  route 4.229ns (65.730%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.993    11.229    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.355    11.584 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.684    12.269    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.205ns (34.270%)  route 4.229ns (65.730%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.993    11.229    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.355    11.584 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.684    12.269    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 2.205ns (34.096%)  route 4.262ns (65.904%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.666     8.834    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y87         LUT5 (Prop_lut5_I1_O)        0.153     8.987 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.886     9.873    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.363    10.236 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.940    11.177    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.355    11.532 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.770    12.302    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X46Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X46Y95         FDRE (Setup_fdre_C_CE)      -0.169    15.485    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  3.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.644%)  route 0.260ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.574     1.684    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.832 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.260     2.092    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.098     2.190 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     2.190    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X27Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.930     2.297    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.261     2.035    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     2.142    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.557     1.667    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.918    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.824     2.191    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.510     1.680    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.863    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.032%)  route 0.277ns (56.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.557     1.667    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/Q
                         net (fo=10, routed)          0.277     2.108    System_i/AXI_I2C_LCD_Transmit_0/U0/lcd/nibble_sel
    SLICE_X50Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  System_i/AXI_I2C_LCD_Transmit_0/U0/lcd_done_i_1/O
                         net (fo=1, routed)           0.000     2.153    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg_1
    SLICE_X50Y97         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.821     2.188    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X50Y97         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/C
                         clock pessimism             -0.261     1.926    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.120     2.046    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.051%)  route 0.209ns (49.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.635     1.745    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/Q
                         net (fo=11, routed)          0.209     2.118    System_i/AXI_I2C_LCD_Transmit_0/U0/lcd/state[2]
    SLICE_X50Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.163 r  System_i/AXI_I2C_LCD_Transmit_0/U0/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.163    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg_1
    SLICE_X50Y99         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.821     2.188    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/C
                         clock pessimism             -0.261     1.926    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.120     2.046    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.409%)  route 0.168ns (50.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.559     1.669    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y97         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.168     2.001    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y95         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.825     2.192    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.490     1.701    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.884    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.556     1.666    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.110     1.917    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y90         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.824     2.191    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.507     1.683    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.800    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.558     1.668    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.110     1.919    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y93         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.825     2.192    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.507     1.684    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.801    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.558     1.668    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.110     1.919    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y93         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.825     2.192    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.507     1.684    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.801    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.656     1.766    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.894 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.954    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y101        SRL16E                                       r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.930     2.297    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.517     1.779    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.834    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.551     1.661    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.858    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.817     2.184    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.522     1.661    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.075     1.736    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_125Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_125Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y88    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X32Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X32Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X32Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X32Y89    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y92    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.518ns (15.531%)  route 2.817ns (84.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.817     9.083    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.513    15.301    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]/C
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.689    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    15.284    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.518ns (15.531%)  route 2.817ns (84.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.817     9.083    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.513    15.301    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]/C
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.689    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    15.284    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[27]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.518ns (15.531%)  route 2.817ns (84.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.817     9.083    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.513    15.301    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/C
                         clock pessimism              0.424    15.725    
                         clock uncertainty           -0.035    15.689    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.405    15.284    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.518ns (17.676%)  route 2.412ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.412     8.678    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.511    15.299    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/C
                         clock pessimism              0.424    15.723    
                         clock uncertainty           -0.035    15.687    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.405    15.282    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.518ns (17.676%)  route 2.412ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.412     8.678    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.511    15.299    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[3]/C
                         clock pessimism              0.424    15.723    
                         clock uncertainty           -0.035    15.687    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.405    15.282    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.518ns (17.676%)  route 2.412ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.412     8.678    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.511    15.299    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[4]/C
                         clock pessimism              0.424    15.723    
                         clock uncertainty           -0.035    15.687    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.405    15.282    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.518ns (17.589%)  route 2.427ns (82.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.427     8.693    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X30Y73         FDCE (Recov_fdce_C_CLR)     -0.319    15.367    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.518ns (18.250%)  route 2.320ns (81.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.320     8.586    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X28Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.518ns (18.250%)  route 2.320ns (81.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.320     8.586    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X28Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.518ns (18.250%)  route 2.320ns (81.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.320     8.586    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X28Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.660%)  route 0.529ns (76.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.529     2.357    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X30Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.773%)  route 0.589ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.589     2.417    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y79         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.833     2.200    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/C
                         clock pessimism             -0.490     1.709    
    SLICE_X28Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.773%)  route 0.589ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.589     2.417    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y79         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.833     2.200    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]/C
                         clock pessimism             -0.490     1.709    
    SLICE_X28Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.773%)  route 0.589ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.589     2.417    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y79         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.833     2.200    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/C
                         clock pessimism             -0.490     1.709    
    SLICE_X28Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.773%)  route 0.589ns (78.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.589     2.417    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X28Y79         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.833     2.200    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X28Y79         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/C
                         clock pessimism             -0.490     1.709    
    SLICE_X28Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.255%)  route 0.646ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.646     2.474    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.831     2.198    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/C
                         clock pessimism             -0.490     1.707    
    SLICE_X30Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.255%)  route 0.646ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.646     2.474    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.831     2.198    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[2]/C
                         clock pessimism             -0.490     1.707    
    SLICE_X30Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.884%)  route 0.661ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.661     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y77         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.831     2.198    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]/C
                         clock pessimism             -0.490     1.707    
    SLICE_X30Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.884%)  route 0.661ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.661     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y77         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.831     2.198    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y77         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/C
                         clock pessimism             -0.490     1.707    
    SLICE_X30Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.764%)  route 0.666ns (80.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.666     2.494    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X30Y76         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.829     2.196    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X30Y76         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X30Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.856    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_tri_i[2]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.510ns (26.849%)  route 4.114ns (73.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.114     5.625    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.474     5.262    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[0]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.439ns  (logic 1.489ns (27.374%)  route 3.950ns (72.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.950     5.439    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y88         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.476     5.264    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[1]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 1.485ns (27.406%)  route 3.933ns (72.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.933     5.417    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.472     5.260    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[3]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.407ns  (logic 1.569ns (35.607%)  route 2.838ns (64.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.838     4.407    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.473     5.261    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.124ns (7.582%)  route 1.511ns (92.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.511     1.511    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.635 r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.635    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y89         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.476     5.264    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y89         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.045ns (6.951%)  route 0.602ns (93.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.602     0.602    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.647 r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.647    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y89         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.822     2.189    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y89         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[3]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.336ns (20.032%)  route 1.342ns (79.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  btn_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.342     1.678    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X44Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.819     2.186    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[1]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.252ns (11.983%)  route 1.855ns (88.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.855     2.107    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.817     2.184    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y83         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[0]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.257ns (12.073%)  route 1.869ns (87.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.869     2.126    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y88         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.822     2.189    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y88         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[2]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.278ns (12.547%)  route 1.935ns (87.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.935     2.213    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.820     2.187    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.929ns  (logic 2.047ns (69.895%)  route 0.882ns (30.105%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.929 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.929    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_6
    SLICE_X38Y98         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 2.039ns (69.813%)  route 0.882ns (30.187%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.921 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.921    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_4
    SLICE_X38Y98         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.845ns  (logic 1.963ns (69.006%)  route 0.882ns (30.994%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.845 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.845    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_5
    SLICE_X38Y98         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.943ns (68.787%)  route 0.882ns (31.213%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.606 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.606    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.825 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.825    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_7
    SLICE_X38Y98         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.812ns  (logic 1.930ns (68.643%)  route 0.882ns (31.357%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.812 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.812    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_6
    SLICE_X38Y97         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.804ns  (logic 1.922ns (68.553%)  route 0.882ns (31.447%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.804 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.804    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_4
    SLICE_X38Y97         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.728ns  (logic 1.846ns (67.677%)  route 0.882ns (32.323%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.728 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.728    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_5
    SLICE_X38Y97         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.826ns (67.438%)  route 0.882ns (32.562%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.489 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.489    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.708 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.708    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_7
    SLICE_X38Y97         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.695ns  (logic 1.813ns (67.281%)  route 0.882ns (32.719%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.695 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.695    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_6
    SLICE_X38Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.687ns  (logic 1.805ns (67.184%)  route 0.882ns (32.816%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.882     1.400    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[2]
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     1.904 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.904    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.138 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.138    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.255 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.255    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.372 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.372    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.687 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.687    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_4
    SLICE_X38Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]/Q
                         net (fo=2, routed)           0.110     0.274    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[16]
    SLICE_X36Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/C
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/Q
                         net (fo=2, routed)           0.111     0.275    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[13]
    SLICE_X36Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/C
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/Q
                         net (fo=2, routed)           0.111     0.275    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[14]
    SLICE_X36Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/C
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/Q
                         net (fo=2, routed)           0.112     0.276    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[15]
    SLICE_X36Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.164ns (49.999%)  route 0.164ns (50.001%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[17]/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[17]/Q
                         net (fo=2, routed)           0.164     0.328    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[17]
    SLICE_X37Y97         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.200ns (60.957%)  route 0.128ns (39.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[8]/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.128     0.328    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg_n_0_[8]
    SLICE_X43Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.846%)  route 0.165ns (50.154%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[19]/C
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[19]/Q
                         net (fo=2, routed)           0.165     0.329    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[19]
    SLICE_X37Y97         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.583%)  route 0.167ns (50.417%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/C
    SLICE_X38Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[11]/Q
                         net (fo=2, routed)           0.167     0.331    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[11]
    SLICE_X36Y93         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.501%)  route 0.167ns (50.499%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/C
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/Q
                         net (fo=2, routed)           0.167     0.331    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[0]
    SLICE_X42Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.830%)  route 0.172ns (51.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/C
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/Q
                         net (fo=2, routed)           0.172     0.336    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[24]
    SLICE_X37Y100        LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.197ns  (logic 4.438ns (43.520%)  route 5.759ns (56.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.212     7.478    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.152     7.630 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[1]_INST_0/O
                         net (fo=2, routed)           4.547    12.177    ascii_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.768    15.945 r  ascii_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.945    ascii[1]
    V17                                                               r  ascii[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 4.200ns (41.598%)  route 5.897ns (58.402%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.212     7.478    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.602 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[0]_INST_0/O
                         net (fo=2, routed)           4.685    12.287    ascii_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.558    15.845 r  ascii_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.845    ascii[0]
    V18                                                               r  ascii[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/uart_0/U0/Inst_uart_master/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.216ns (43.703%)  route 5.431ns (56.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.635     5.733    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X51Y87         FDPE                                         r  System_i/uart_0/U0/Inst_uart_master/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.419     6.152 r  System_i/uart_0/U0/Inst_uart_master/tx_reg/Q
                         net (fo=1, routed)           5.431    11.583    uart_tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.797    15.380 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.380    uart_tx
    W8                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.246ns (45.294%)  route 5.128ns (54.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.643     5.741    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDRE (Prop_fdre_C_Q)         0.419     6.160 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[4]/Q
                         net (fo=2, routed)           1.109     7.269    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[4]
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.297     7.566 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[4]_INST_0/O
                         net (fo=2, routed)           4.019    11.585    ascii_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.530    15.115 r  ascii_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.115    ascii[4]
    R14                                                               r  ascii[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 4.282ns (45.974%)  route 5.031ns (54.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.160     7.426    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.550 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[2]_INST_0/O
                         net (fo=2, routed)           3.871    11.421    ascii_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.640    15.061 r  ascii_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.061    ascii[2]
    U15                                                               r  ascii[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.876ns  (logic 4.520ns (50.923%)  route 4.356ns (49.077%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.844     5.942    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.419     6.361 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.902     7.263    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]_0[2]
    SLICE_X45Y100        LUT4 (Prop_lut4_I1_O)        0.327     7.590 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           3.454    11.044    LCD_SDA_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.774    14.817 r  LCD_SDA_OBUFT_inst/O
                         net (fo=0)                   0.000    14.817    LCD_SDA
    J15                                                               r  LCD_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.150ns (46.986%)  route 4.683ns (53.014%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.844     5.942    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y102        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.456     6.398 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/Q
                         net (fo=2, routed)           0.969     7.366    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg_0
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     7.490 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.714    11.205    System_i/AXI_I2C_LCD_Transmit_0/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    14.775 r  System_i/AXI_I2C_LCD_Transmit_0/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.775    LCD_SCL
    H15                                                               r  LCD_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 4.520ns (50.127%)  route 4.497ns (49.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.650     5.748    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     6.266 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           1.160     7.426    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.150     7.576 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[3]_INST_0/O
                         net (fo=2, routed)           3.337    10.913    ascii_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.852    14.765 r  ascii_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.765    ascii[3]
    U14                                                               r  ascii[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 4.391ns (49.109%)  route 4.551ns (50.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.646     5.744    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     6.200 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/Q
                         net (fo=2, routed)           0.931     7.131    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[6]
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.149     7.280 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[6]_INST_0/O
                         net (fo=2, routed)           3.620    10.899    ascii_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         3.786    14.686 r  ascii_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.686    ascii[6]
    T15                                                               r  ascii[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            break_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 4.299ns (49.322%)  route 4.418ns (50.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.641     5.739    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X48Y82         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.419     6.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/Q
                         net (fo=3, routed)           1.049     7.207    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/data_reg0_7
    SLICE_X44Y88         LUT2 (Prop_lut2_I1_O)        0.297     7.504 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/break_o_INST_0/O
                         net (fo=1, routed)           3.368    10.872    break_o_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    14.456 r  break_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.456    break_o
    T14                                                               r  break_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.047%)  route 0.128ns (49.953%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.547     1.657    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/s00_axi_aclk
    SLICE_X40Y79         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.128     1.785 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/Q
                         net (fo=2, routed)           0.128     1.913    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X40Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.473%)  route 0.197ns (54.527%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.197     2.025    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y91         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.473%)  route 0.197ns (54.527%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.197     2.025    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y91         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.473%)  route 0.197ns (54.527%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.197     2.025    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y91         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.473%)  route 0.197ns (54.527%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.197     2.025    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y91         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.164ns (39.323%)  route 0.253ns (60.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.253     2.081    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y92         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.164ns (39.323%)  route 0.253ns (60.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.253     2.081    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y92         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.164ns (39.323%)  route 0.253ns (60.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.253     2.081    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y92         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.164ns (39.323%)  route 0.253ns (60.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.253     2.081    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X38Y92         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.164ns (35.822%)  route 0.294ns (64.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.828 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.294     2.122    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X38Y93         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.604ns (24.908%)  route 4.835ns (75.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.098     6.438    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X48Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X48Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[0]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.604ns (24.908%)  route 4.835ns (75.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.098     6.438    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X48Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X48Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[10]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.604ns (24.908%)  route 4.835ns (75.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.098     6.438    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X48Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X48Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[8]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.604ns (24.908%)  route 4.835ns (75.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.098     6.438    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X48Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X48Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[9]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 1.604ns (24.925%)  route 4.830ns (75.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.093     6.434    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X49Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X49Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[6]/C

Slack:                    inf
  Source:                 uart_reset_n
                            (input port)
  Destination:            System_i/uart_0/U0/Inst_uart_master/count_baud_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 1.604ns (24.925%)  route 4.830ns (75.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  uart_reset_n (IN)
                         net (fo=0)                   0.000     0.000    uart_reset_n
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.737     5.217    System_i/uart_0/U0/Inst_uart_master/reset_n
    SLICE_X50Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.341 f  System_i/uart_0/U0/Inst_uart_master/tx_i_1/O
                         net (fo=19, routed)          1.093     6.434    System_i/uart_0/U0/Inst_uart_master/clear
    SLICE_X49Y89         FDCE                                         f  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.475     5.263    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X49Y89         FDCE                                         r  System_i/uart_0/U0/Inst_uart_master/count_baud_reg[7]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.351ns  (logic 1.617ns (25.454%)  route 4.734ns (74.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          2.657     4.125    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.149     4.274 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.077     6.351    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X44Y106        FDCE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y106        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.351ns  (logic 1.617ns (25.454%)  route 4.734ns (74.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          2.657     4.125    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.149     4.274 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.077     6.351    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X44Y106        FDCE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y106        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.617ns (25.535%)  route 4.714ns (74.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          2.657     4.125    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.149     4.274 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.057     6.331    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X43Y106        FDCE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.653     5.441    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X43Y106        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.617ns (25.535%)  route 4.714ns (74.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          2.657     4.125    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X49Y99         LUT1 (Prop_lut1_I0_O)        0.149     4.274 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.057     6.331    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X43Y106        FDCE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        1.653     5.441    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X43Y106        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.223ns (81.356%)  route 0.051ns (18.644%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/G
    SLICE_X36Y93         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/Q
                         net (fo=1, routed)           0.051     0.229    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[12]
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.045     0.274 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.274    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X37Y93         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.824     2.191    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.203ns (67.854%)  route 0.096ns (32.146%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/G
    SLICE_X37Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/Q
                         net (fo=1, routed)           0.096     0.254    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[25]
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.299 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.299    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X39Y100        FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.911     2.278    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.203ns (66.087%)  route 0.104ns (33.913%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[19]/G
    SLICE_X37Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[19]/Q
                         net (fo=1, routed)           0.104     0.262    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[19]
    SLICE_X37Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.307    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X37Y96         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.824     2.191    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y96         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.203ns (64.518%)  route 0.112ns (35.482%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/G
    SLICE_X39Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[28]/Q
                         net (fo=1, routed)           0.112     0.270    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[28]
    SLICE_X39Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.315 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.315    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X39Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.825     2.192    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.187ns (58.936%)  route 0.130ns (41.064%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/C
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.187     0.187 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.130     0.317    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_1_in
    SLICE_X42Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.814     2.181    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X42Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[6]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.203ns (62.983%)  route 0.119ns (37.017%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[1]/G
    SLICE_X39Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     0.277    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[1]
    SLICE_X40Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X40Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.822     2.189    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.203ns (62.800%)  route 0.120ns (37.200%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/G
    SLICE_X41Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[26]/Q
                         net (fo=1, routed)           0.120     0.278    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[26]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.323 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.323    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X40Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.825     2.192    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.200ns (61.170%)  route 0.127ns (38.830%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[1]/C
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.127     0.327    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_0_in
    SLICE_X41Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.814     2.181    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X41Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[0]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.200ns (58.850%)  route 0.140ns (41.150%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/C
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.140     0.340    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_3_in
    SLICE_X42Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.814     2.181    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X42Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[4]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.200ns (58.311%)  route 0.143ns (41.689%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.143     0.343    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_4_in
    SLICE_X44Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1453, routed)        0.814     2.181    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X44Y80         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/C





