// Seed: 656074214
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  parameter id_5 = 1 == 1;
  logic id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire   id_1
);
  wire id_3;
  always @(posedge -1'b0) begin : LABEL_0
    $clog2(98);
    ;
  end
  logic [7:0] id_4;
  assign id_4 = id_4[1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_5[-1 : 1 'd0];
  assign id_3 = id_1;
endmodule
