# Tiny Tapeout project information
project:
  title: "SAR ADC Controller" # Project title
  author: "CÃ©dric Cyril Hirschi" # Your name
  discord: "mlnslm" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "Simple SAR ADC Controller with SPI interface" # One line description of what your project does
  language: "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_cedrichirschi_sar"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.sv"
    - "sar.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "start_i"
  ui[1]: "comp_i"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "dac0_o"
  uo[1]: "dac1_o"
  uo[2]: "dac2_o"
  uo[3]: "dac3_o"
  uo[4]: "dac4_o"
  uo[5]: "dac5_o"
  uo[6]: "dac6_o"
  uo[7]: "dac7_o"

  # Bidirectional pins
  uio[0]: "result0_o"
  uio[1]: "result1_o"
  uio[2]: "result2_o"
  uio[3]: "result3_o"
  uio[4]: "result4_o"
  uio[5]: "result5_o"
  uio[6]: "result6_o"
  uio[7]: "result7_o"

# Do not change!
yaml_version: 6
