
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.558747                       # Number of seconds simulated
sim_ticks                                558747144500                       # Number of ticks simulated
final_tick                               558747144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60666                       # Simulator instruction rate (inst/s)
host_op_rate                                   100367                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37862062                       # Simulator tick rate (ticks/s)
host_mem_usage                                6310576                       # Number of bytes of host memory used
host_seconds                                 14757.44                       # Real time elapsed on the host
sim_insts                                   895280881                       # Number of instructions simulated
sim_ops                                    1481160854                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          214784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        32868544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33083328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       214784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        214784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17386048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17386048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           513571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              516927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        271657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             271657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             384403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           58825435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59209838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        384403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           384403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31116129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31116129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31116129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            384403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          58825435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             90325967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      516927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271657                       # Number of write requests accepted
system.mem_ctrls.readBursts                    516927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33078272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17384000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33083328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17386048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17004                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  558747056000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                516927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  422317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   85606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       244881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.065934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.519472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.634349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       131974     53.89%     53.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51116     20.87%     74.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19491      7.96%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11905      4.86%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8441      3.45%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5478      2.24%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3781      1.54%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3020      1.23%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9675      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       244881                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.415659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.948295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.180540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16449     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.486356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12418     75.48%     75.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              266      1.62%     77.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3201     19.46%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              526      3.20%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16451                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15944068750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25634968750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2584240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30848.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49598.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        59.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   351287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192298                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     708544.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                831974220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                442197195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1724959740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              668379240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         23630449440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12181374810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1051918560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     65581454880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     33132783840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      74835659340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           214090577175                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            383.161828                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         529272589250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1716794750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10029866000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 299170974000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  86282596500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17727842250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 143819071000                       # Time in different power states
system.mem_ctrls_1.actEnergy                916526100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                487126200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1965334980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              749503260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         24392603040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12626048340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1061969760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     69098782950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     33465982080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      72541939080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           217315047090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            388.932721                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         528273098250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1692127750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10352422000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 289588934750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  87151540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18429358250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 151532761750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               430686739                       # Number of BP lookups
system.cpu.branchPred.condPredicted         430686739                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          39697421                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            291546633                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9495182                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             273307                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       291546633                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          204394267                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         87152366                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      9810910                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   260068221                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    51501882                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1040891                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        541430                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   353157835                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           720                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1117494290                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          367612626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2088566921                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   430686739                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          213889449                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     709908158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                79428004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1742                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3229                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          268                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 353157288                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              14507104                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1117240038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.113096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.339141                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                516185519     46.20%     46.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 22743092      2.04%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20201877      1.81%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 89222476      7.99%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 94465660      8.46%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 30718320      2.75%     69.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 54483657      4.88%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24850717      2.22%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                264368720     23.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1117240038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.385404                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.868973                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                308074217                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             245235163                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 477248438                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              46968218                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               39714002                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             3262791270                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               39714002                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                338105568                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               190781255                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38368                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 484883695                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63717150                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             3105426693                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                192940                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               31858427                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1067969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               20096603                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              380                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          4192068308                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            7669120063                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       4189661692                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          11856990                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2036457896                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               2155610412                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1170                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1200                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 131716792                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            298001662                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            75089541                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          35505516                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         24406324                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2785885502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1665                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2413071387                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          13424115                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1304726312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1624467820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1536                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1117240038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.159850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.347864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           439642707     39.35%     39.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           121336284     10.86%     50.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           141964926     12.71%     62.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           103923450      9.30%     72.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            87046847      7.79%     80.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            84061105      7.52%     87.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            68765683      6.15%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            49044398      4.39%     98.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            21454638      1.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1117240038                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                33896849     98.90%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  7737      0.02%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 256441      0.75%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10000      0.03%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             85899      0.25%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16336      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          52324294      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2021956398     83.79%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                31035      0.00%     85.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                351877      0.01%     85.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2635850      0.11%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  38      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            278541772     11.54%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            55503299      2.30%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1286845      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         439979      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2413071387                       # Type of FU issued
system.cpu.iq.rate                           2.159359                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    34273262                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014203                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5980589109                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        4081330415                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2257803053                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            10491080                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9305159                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4546014                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2389735638                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 5284717                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                2426495502                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         12588248                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3175329                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    136969788                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        96295                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        25866                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     43779386                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5389                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        155692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               39714002                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               170178270                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10571867                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2785887167                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           7207799                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             298001662                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             75089541                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1125                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 399770                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9655726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          25866                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       20835022                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     29972211                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             50807233                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2309178193                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             260017875                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          97115106                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    311501430                       # number of memory reference insts executed
system.cpu.iew.exec_branches                254847317                       # Number of branches executed
system.cpu.iew.exec_stores                   51483555                       # Number of stores executed
system.cpu.iew.exec_rate                     2.066389                       # Inst execution rate
system.cpu.iew.wb_sent                     2279396482                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2262349067                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1708826681                       # num instructions producing a value
system.cpu.iew.wb_consumers                2653939620                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.024484                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.643883                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1304735273                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          39697892                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations              16109                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      5699607                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    931919571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.589366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.291063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    463842988     49.77%     49.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    166397436     17.86%     67.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     42892340      4.60%     72.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    121040568     12.99%     85.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     33608152      3.61%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16223503      1.74%     90.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     21843032      2.34%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      9323697      1.00%     93.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     56747855      6.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    931919571                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            895280881                       # Number of instructions committed
system.cpu.commit.committedOps             1481160854                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      192342029                       # Number of memory references committed
system.cpu.commit.loads                     161031874                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                  187865132                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3647705                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1453900947                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4058975                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     24840443      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1262027331     85.21%     86.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19641      0.00%     86.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           328372      0.02%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1603038      0.11%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       160219081     10.82%     97.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30889961      2.09%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       812793      0.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       420194      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1481160854                       # Class of committed instruction
system.cpu.commit.bw_lim_events              56747855                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3661067843                       # The number of ROB reads
system.cpu.rob.rob_writes                  5758474332                       # The number of ROB writes
system.cpu.timesIdled                            2082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          254252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   895280881                       # Number of Instructions Simulated
system.cpu.committedOps                    1481160854                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.248205                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.248205                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.801150                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.801150                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2879183444                       # number of integer regfile reads
system.cpu.int_regfile_writes              1921786342                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7396667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4190683                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1555262625                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1140603893                       # number of cc regfile writes
system.cpu.misc_regfile_reads               879516746                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           5411837                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.842059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           257803790                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5411837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.637020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.842059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          935                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         568891595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        568891595                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    227114045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       227114045                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30698974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30698974                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     257813019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        257813019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    257813019                       # number of overall hits
system.cpu.dcache.overall_hits::total       257813019                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     23298110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      23298110                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       628238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       628238                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     23926348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23926348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     23926348                       # number of overall misses
system.cpu.dcache.overall_misses::total      23926348                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 344563137000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 344563137000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  27437579357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27437579357                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 372000716357                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 372000716357                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 372000716357                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 372000716357                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    250412155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    250412155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31327212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31327212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    281739367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    281739367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    281739367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    281739367                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.093039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093039                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020054                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.084924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.084924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084924                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14789.317116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14789.317116                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43673.861430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43673.861430                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15547.743281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15547.743281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15547.743281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15547.743281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       679518                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        62919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             531                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.908105                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   118.491525                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3487461                       # number of writebacks
system.cpu.dcache.writebacks::total           3487461                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     18513313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18513313                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     18513487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18513487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     18513487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18513487                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4784797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4784797                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       628064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       628064                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5412861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5412861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5412861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5412861                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  84674798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84674798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26805259860                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26805259860                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 111480058360                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111480058360                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 111480058360                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111480058360                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019212                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019212                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019212                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17696.633420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17696.633420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42679.185338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42679.185338                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20595.403865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20595.403865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20595.403865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20595.403865                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4797                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.624256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           116282960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24240.767146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.624256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         706319879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        706319879                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    353150574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       353150574                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     353150574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        353150574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    353150574                       # number of overall hits
system.cpu.icache.overall_hits::total       353150574                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6711                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6711                       # number of overall misses
system.cpu.icache.overall_misses::total          6711                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    495085496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    495085496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    495085496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    495085496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    495085496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    495085496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    353157285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    353157285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    353157285                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    353157285                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    353157285                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    353157285                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73772.239011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73772.239011                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73772.239011                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73772.239011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73772.239011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73772.239011                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4110                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          724                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          724                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4797                       # number of writebacks
system.cpu.icache.writebacks::total              4797                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1401                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1401                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1401                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1401                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1401                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5310                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5310                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5310                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5310                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5310                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5310                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    393086996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    393086996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    393086996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    393086996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    393086996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    393086996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74027.682863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74027.682863                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74027.682863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74027.682863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74027.682863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74027.682863                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    486293                       # number of replacements
system.l2.tags.tagsinuse                 30278.117936                       # Cycle average of tags in use
system.l2.tags.total_refs                     7548773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    486293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.523096                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      134.886675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        340.731976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29802.499285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.909500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.924015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29436                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  87197485                       # Number of tag accesses
system.l2.tags.data_accesses                 87197485                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3487461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3487461                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4795                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4795                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             400727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                400727                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1953                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4498563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4498563                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4899290                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4901243                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1953                       # number of overall hits
system.l2.overall_hits::cpu.data              4899290                       # number of overall hits
system.l2.overall_hits::total                 4901243                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           227339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              227339                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3357                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       286232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          286232                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              513571                       # number of demand (read+write) misses
system.l2.demand_misses::total                 516928                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3357                       # number of overall misses
system.l2.overall_misses::cpu.data             513571                       # number of overall misses
system.l2.overall_misses::total                516928                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21584970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21584970000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    364421500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    364421500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  30110253000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30110253000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     364421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   51695223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52059644500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    364421500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  51695223000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52059644500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3487461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3487461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4795                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4795                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         628066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            628066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5310                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4784795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4784795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5310                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5412861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5418171                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5310                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5412861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5418171                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.361967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361967                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.632203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.632203                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.059821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059821                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.632203                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.094880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095406                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.632203                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.094880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095406                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94946.181693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94946.181693                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 108555.704498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108555.704498                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105195.271668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105195.271668                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 108555.704498                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100658.376349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100709.662661                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 108555.704498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100658.376349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100709.662661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               271657                       # number of writebacks
system.l2.writebacks::total                    271657                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       227339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         227339                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3357                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       286232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       286232                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         513571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            516928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        513571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           516928                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19311580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19311580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    330861500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    330861500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27247933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27247933000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    330861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46559513000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46890374500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    330861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46559513000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46890374500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.361967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.632203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.632203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.059821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059821                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.632203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.094880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.632203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.094880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095406                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84946.181693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84946.181693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 98558.683348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98558.683348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95195.271668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95195.271668                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 98558.683348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 90658.376349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90709.682006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 98558.683348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 90658.376349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90709.682006                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1000850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       483923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             289588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       271657                       # Transaction distribution
system.membus.trans_dist::CleanEvict           212266                       # Transaction distribution
system.membus.trans_dist::ReadExReq            227339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           227339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        289588                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1517777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1517777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1517777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50469376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            516927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  516927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              516927                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2199187500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2760420250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10834805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5416634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2372                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 558747144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4790104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3759118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4797                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2139012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           628066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          628066                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5310                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4784795                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16237559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16252975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       646784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    569620608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              570267392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          486293                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17386048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5904464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020048                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5902090     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2374      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5904464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8909660500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7966993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8119291999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
