# VHDL_PWM

This project will generate PWM starting from 10% duty cycle to 50% duty cycle smoothly,By changing the state of variable "a" from 0 to 1.Simulation results is attached beow.It is written completely in VHDL. ![Screenshot (6)](https://user-images.githubusercontent.com/97118799/157000578-f55b0c6e-c7e2-4fbb-829e-c3e82a8aee6f.png)

## License & copyright
 Yashwanth singh M ,Engineer
Licensed under the [MIT License](LICENSE).
