/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_9z[4] ? celloutsig_1_8z : celloutsig_1_9z[4];
  assign celloutsig_0_4z = ~(_00_ & celloutsig_0_3z[6]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[2] & celloutsig_0_3z[8]);
  assign celloutsig_0_8z = ~(_00_ & _01_);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_0z[2]) & celloutsig_0_7z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z[7] | celloutsig_1_11z[2]) & celloutsig_1_5z);
  reg [2:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 3'h0;
    else _09_ <= celloutsig_0_1z[2:0];
  assign { _00_, _02_[1], _01_ } = _09_;
  assign celloutsig_1_3z = { in_data[186:176], celloutsig_1_0z } / { 1'h1, in_data[122:118], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_14z = celloutsig_1_3z[6] & ~(in_data[129]);
  assign celloutsig_1_17z = celloutsig_1_12z[4:1] % { 1'h1, celloutsig_1_7z };
  assign celloutsig_0_14z = celloutsig_0_3z[9:1] % { 1'h1, celloutsig_0_3z[6:3], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_1z = { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[8:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[2:1], celloutsig_0_6z, _00_, _02_[1], _01_, celloutsig_0_9z, celloutsig_0_9z, _00_, _02_[1], _01_ } * { celloutsig_0_0z[1], _00_, _02_[1], _01_, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, _00_, _02_[1], _01_, celloutsig_0_6z };
  assign celloutsig_1_12z = { in_data[191:188], celloutsig_1_6z, celloutsig_1_6z } * { celloutsig_1_3z[6:4], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[187:178], celloutsig_1_1z } != { celloutsig_1_4z[4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_0z = ~ in_data[66:64];
  assign celloutsig_1_8z = | celloutsig_1_3z[10:2];
  assign celloutsig_0_5z = ~^ in_data[57:53];
  assign celloutsig_1_0z = ^ in_data[150:142];
  assign celloutsig_1_2z = ^ in_data[189:185];
  assign celloutsig_1_19z = in_data[131:127] << { celloutsig_1_7z[0], celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_1_7z = { celloutsig_1_1z[2:1], celloutsig_1_0z } >>> celloutsig_1_4z[6:4];
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z } - { celloutsig_1_9z[4:1], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[97:96], celloutsig_1_0z } - in_data[109:107];
  assign celloutsig_1_4z = celloutsig_1_3z[9:2] - celloutsig_1_3z[11:4];
  assign celloutsig_0_3z = celloutsig_0_1z ^ { celloutsig_0_1z[8:2], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z[2:1], celloutsig_1_0z } ^ { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_3z[0]) | (_02_[1] & celloutsig_0_0z[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[10] & celloutsig_1_1z[1]) | (in_data[158] & in_data[145]));
  assign { celloutsig_1_9z[1], celloutsig_1_9z[3:2], celloutsig_1_9z[4] } = ~ { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign celloutsig_1_9z[0] = celloutsig_1_9z[4];
  assign { out_data[138:128], out_data[100:96], out_data[40:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
