{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 23:11:59 2020 " "Info: Processing started: Tue Sep 29 23:11:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer_block:inst25\|inst22 " "Info: Detected gated clock \"buffer_block:inst25\|inst22\" as buffer" {  } { { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst25\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7 memory lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0 108.41 MHz 9.224 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 108.41 MHz between source memory \"buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7\" and destination memory \"lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 9.224 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.125 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7 1 MEM M512_X24_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 248 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.134 ns) 1.125 ns lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M512_X16_Y22 1 " "Info: 2: + IC(0.926 ns) + CELL(0.134 ns) = 1.125 ns; Loc. = M512_X16_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.199 ns ( 17.69 % ) " "Info: Total cell delay = 0.199 ns ( 17.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 82.31 % ) " "Info: Total interconnect delay = 0.926 ns ( 82.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.125 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.926ns } { 0.065ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.325 ns - Smallest " "Info: - Smallest clock skew is -3.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.308 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.459 ns) 2.308 ns lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X16_Y22 1 " "Info: 3: + IC(0.652 ns) + CELL(0.459 ns) = 2.308 ns; Loc. = M512_X16_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.89 % ) " "Info: Total cell delay = 1.313 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 43.11 % ) " "Info: Total interconnect delay = 0.995 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { CLK CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.633 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.712 ns) 2.157 ns buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X1_Y10_N9 4 " "Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.272 ns) 2.773 ns buffer_block:inst25\|inst22 3 COMB LCCOMB_X2_Y10_N0 1 " "Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25\|inst22'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.564 ns buffer_block:inst25\|inst22~clkctrl 4 COMB CLKCTRL_G4 30 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25\|inst22~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.413 ns) 5.633 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7 5 MEM M512_X24_Y22 2 " "Info: 5: + IC(0.656 ns) + CELL(0.413 ns) = 5.633 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a7'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 248 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 39.96 % ) " "Info: Total cell delay = 2.251 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.382 ns ( 60.04 % ) " "Info: Total interconnect delay = 3.382 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { CLK CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 248 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 248 2 0 } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.125 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.926ns } { 0.065ns 0.134ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { CLK CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.308 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.413ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "read register register rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"read\" Internal fmax is restricted to 500.0 MHz between source register \"rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X17_Y11_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X17_Y11_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y11_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'read'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns read~clkctrl 2 COMB CLKCTRL_G1 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'read~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { read read~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.477 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y11_N31 3 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.83 % ) " "Info: Total cell delay = 1.482 ns ( 59.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.17 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { read read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 2.477 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'read'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns read~clkctrl 2 COMB CLKCTRL_G1 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'read~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { read read~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 232 -328 -160 248 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.477 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y11_N31 3 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.83 % ) " "Info: Total cell delay = 1.482 ns ( 59.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.17 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { read read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { read read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { read read~clkctrl rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { read {} read~combout {} read~clkctrl {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0 CLK 1.683 ns " "Info: Found hold time violation between source  pin or register \"rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]\" and destination pin or register \"buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0\" for clock \"CLK\" (Hold time is 1.683 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.418 ns + Largest " "Info: + Largest clock skew is 3.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.679 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 5.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.712 ns) 2.157 ns buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X1_Y10_N9 4 " "Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.272 ns) 2.773 ns buffer_block:inst25\|inst22 3 COMB LCCOMB_X2_Y10_N0 1 " "Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25\|inst22'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.564 ns buffer_block:inst25\|inst22~clkctrl 4 COMB CLKCTRL_G4 30 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25\|inst22~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.459 ns) 5.679 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0 5 MEM M512_X24_Y22 1 " "Info: 5: + IC(0.656 ns) + CELL(0.459 ns) = 5.679 ns; Loc. = M512_X24_Y22; Fanout = 1; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 40.45 % ) " "Info: Total cell delay = 2.297 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.382 ns ( 59.55 % ) " "Info: Total interconnect delay = 3.382 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.261 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.413 ns) 2.261 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] 3 MEM M512_X16_Y11 2 " "Info: 3: + IC(0.651 ns) + CELL(0.413 ns) = 2.261 ns; Loc. = M512_X16_Y11; Fanout = 2; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.04 % ) " "Info: Total cell delay = 1.267 ns ( 56.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 43.96 % ) " "Info: Total interconnect delay = 0.994 ns ( 43.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.459ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.798 ns - Shortest memory memory " "Info: - Shortest memory to memory delay is 1.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\] 1 MEM M512_X16_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y11; Fanout = 2; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|q_a\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.134 ns) 1.798 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0 2 MEM M512_X24_Y22 1 " "Info: 2: + IC(1.599 ns) + CELL(0.134 ns) = 1.798 ns; Loc. = M512_X24_Y22; Fanout = 1; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.199 ns ( 11.07 % ) " "Info: Total cell delay = 0.199 ns ( 11.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 88.93 % ) " "Info: Total interconnect delay = 1.599 ns ( 88.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.599ns } { 0.065ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.459ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.798 ns" { rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7] {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.599ns } { 0.065ns 0.134ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4 address\[4\] CLK 5.867 ns memory " "Info: tsu for memory \"rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"address\[4\]\", clock pin = \"CLK\") is 5.867 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.151 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns address\[4\] 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'address\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 200 -328 -160 216 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.554 ns) + CELL(0.491 ns) 6.852 ns rom_block:inst\|lpm_add_sub0:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~17 2 COMB LCCOMB_X17_Y11_N8 1 " "Info: 2: + IC(5.554 ns) + CELL(0.491 ns) = 6.852 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'rom_block:inst\|lpm_add_sub0:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~17'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { address[4] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.366 ns) 7.533 ns rom_block:inst\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~2 3 COMB LCCOMB_X17_Y11_N28 1 " "Info: 3: + IC(0.315 ns) + CELL(0.366 ns) = 7.533 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 1; COMB Node = 'rom_block:inst\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~2'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.131 ns) 8.151 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M512_X16_Y11 8 " "Info: 4: + IC(0.487 ns) + CELL(0.131 ns) = 8.151 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.795 ns ( 22.02 % ) " "Info: Total cell delay = 1.795 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 77.98 % ) " "Info: Total interconnect delay = 6.356 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { address[4] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { address[4] {} address[4]~combout {} rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 {} rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.554ns 0.315ns 0.487ns } { 0.000ns 0.807ns 0.491ns 0.366ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.306 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.458 ns) 2.306 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M512_X16_Y11 8 " "Info: 3: + IC(0.651 ns) + CELL(0.458 ns) = 2.306 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.90 % ) " "Info: Total cell delay = 1.312 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 43.10 % ) " "Info: Total interconnect delay = 0.994 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { address[4] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { address[4] {} address[4]~combout {} rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17 {} rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2 {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.554ns 0.315ns 0.487ns } { 0.000ns 0.807ns 0.491ns 0.366ns 0.131ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.306 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK buffer_out\[4\] buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3 10.855 ns memory " "Info: tco from clock \"CLK\" to destination pin \"buffer_out\[4\]\" through memory \"buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3\" is 10.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.633 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.712 ns) 2.157 ns buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] 2 REG LCFF_X1_Y10_N9 4 " "Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.272 ns) 2.773 ns buffer_block:inst25\|inst22 3 COMB LCCOMB_X2_Y10_N0 1 " "Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25\|inst22'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.564 ns buffer_block:inst25\|inst22~clkctrl 4 COMB CLKCTRL_G4 30 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25\|inst22~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.413 ns) 5.633 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3 5 MEM M512_X24_Y22 2 " "Info: 5: + IC(0.656 ns) + CELL(0.413 ns) = 5.633 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 39.96 % ) " "Info: Total cell delay = 2.251 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.382 ns ( 60.04 % ) " "Info: Total interconnect delay = 3.382 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 128 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.082 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3 1 MEM M512_X24_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_g1m:auto_generated\|altsyncram_m781:altsyncram2\|ram_block3a3'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 } "NODE_NAME" } } { "db/altsyncram_m781.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_m781.tdf" 128 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.035 ns) + CELL(1.982 ns) 5.082 ns buffer_out\[4\] 2 PIN PIN_AA17 0 " "Info: 2: + IC(3.035 ns) + CELL(1.982 ns) = 5.082 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'buffer_out\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 buffer_out[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 112 544 720 128 "buffer_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 40.28 % ) " "Info: Total cell delay = 2.047 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.035 ns ( 59.72 % ) " "Info: Total interconnect delay = 3.035 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 buffer_out[4] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 {} buffer_out[4] {} } { 0.000ns 3.035ns } { 0.065ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { CLK buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] buffer_block:inst25|inst22 buffer_block:inst25|inst22~clkctrl buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { CLK {} CLK~combout {} buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] {} buffer_block:inst25|inst22 {} buffer_block:inst25|inst22~clkctrl {} buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 {} } { 0.000ns 0.000ns 0.591ns 0.344ns 1.791ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.413ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 buffer_out[4] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 {} buffer_out[4] {} } { 0.000ns 3.035ns } { 0.065ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg wren CLK -2.436 ns memory " "Info: th for memory \"lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"wren\", clock pin = \"CLK\") is -2.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.307 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 216 -328 -160 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.458 ns) 2.307 ns lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X16_Y22 8 " "Info: 3: + IC(0.652 ns) + CELL(0.458 ns) = 2.307 ns; Loc. = M512_X16_Y22; Fanout = 8; MEM Node = 'lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.87 % ) " "Info: Total cell delay = 1.312 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 43.13 % ) " "Info: Total interconnect delay = 0.995 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { CLK CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.946 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns wren 1 PIN PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C15; Fanout = 1; PIN Node = 'wren'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 64 320 488 80 "wren" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.875 ns) + CELL(0.224 ns) 4.946 ns lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg 2 MEM M512_X16_Y22 8 " "Info: 2: + IC(3.875 ns) + CELL(0.224 ns) = 4.946 ns; Loc. = M512_X16_Y22; Fanout = 8; MEM Node = 'lpm_ram_dq2:inst35\|altsyncram:altsyncram_component\|altsyncram_n7a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { wren lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_n7a1.tdf" "" { Text "F:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_n7a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 21.65 % ) " "Info: Total cell delay = 1.071 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 78.35 % ) " "Info: Total interconnect delay = 3.875 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { wren lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { wren {} wren~combout {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 3.875ns } { 0.000ns 0.847ns 0.224ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { CLK CLK~clkctrl lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { wren lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { wren {} wren~combout {} lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 3.875ns } { 0.000ns 0.847ns 0.224ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 23:11:59 2020 " "Info: Processing ended: Tue Sep 29 23:11:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
