<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__autanalog__dac__data__structures.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">Data Structures<div class="ingroups"><a class="el" href="group__group__pdl__top.html">PDL API Reference</a> &raquo; <a class="el" href="group__group__autanalog.html">AUTONOMOUS ANALOG (Autonomous Analog Block)</a> &raquo; <a class="el" href="group__group__autanalog__dac.html">CT DAC  (Continuous Time Digital to Analog Converter)</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcy__stc__autanalog__dac__ch__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__t">cy_stc_autanalog_dac_ch_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__dac__ch__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure of the DAC channel.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__dac__ch__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__dac__ch__limit__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__limit__t">cy_stc_autanalog_dac_ch_limit_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__dac__ch__limit__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The channel range detection configuration structure.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__limit__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__dac__ch__limit__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__dac__waveform__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__waveform__t">cy_stc_autanalog_dac_waveform_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__dac__waveform__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure of the waveform.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__waveform__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__dac__waveform__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__dac__sta__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__sta__t">cy_stc_autanalog_dac_sta_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__dac__sta__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the static configuration structure, see <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_static">Static Configuration</a>.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__sta__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__dac__sta__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__dac__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__t">cy_stc_autanalog_dac_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__dac__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure to set up the entire DAC.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__dac__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__autanalog__stt__dac__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__stt__dac__t">cy_stc_autanalog_stt_dac_t</a></td></tr>
<tr class="memdesc:structcy__stc__autanalog__stt__dac__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DAC section in the State Transition Table state.  <a href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__stt__dac__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__autanalog__stt__dac__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcy__stc__autanalog__dac__ch__t" id="structcy__stc__autanalog__dac__ch__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__dac__ch__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_dac_ch_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_dac_ch_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a31f44cfa1ebbc2899771c34c0e37682f" name="a31f44cfa1ebbc2899771c34c0e37682f"></a>uint16_t</td>
<td class="fieldname">
startAddr</td>
<td class="fielddoc">
Start address of the waveform in the LUT. <p >When the DAC is triggered (refer to <a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__stt__dac__t">cy_stc_autanalog_stt_dac_t</a>), it outputs the value at START_ADDR. The START_ADDR is word (16 bits) aligned and the value ranges from 0 to 511 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4c2596f980334bdd6dad6a94c4bdf781" name="a4c2596f980334bdd6dad6a94c4bdf781"></a>uint16_t</td>
<td class="fieldname">
endAddr</td>
<td class="fielddoc">
End address of the waveform in the LUT. <p >The end address must be greater than or equal to the start address (START_ADDR). The END_ADDR is word (16 bit) aligned and the value ranges from 0 to 511 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4322c4a53f6be9e300b812b8b854ff7e" name="a4322c4a53f6be9e300b812b8b854ff7e"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga2c62cdae0aa74d8a1ea07bb5064e36b2">cy_en_autanalog_dac_oper_mode_t</a></td>
<td class="fieldname">
operMode</td>
<td class="fielddoc">
The DAC operating mode, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_mode">Operating Mode</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a15db122e0243be449b6b54140c202222" name="a15db122e0243be449b6b54140c202222"></a>bool</td>
<td class="fieldname">
sampleAndHold</td>
<td class="fielddoc">
Enables Sample and Hold functionality for the DAC, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_sampleAndHold">Sample and Hold</a>. </td></tr>
<tr><td class="fieldtype">
<a id="afee1c640aac7f610dbc4712bd0c882d4" name="afee1c640aac7f610dbc4712bd0c882d4"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga4f354bd33ca133fb79b3ebb15b471c93">cy_en_autanalog_dac_step_sel_t</a></td>
<td class="fieldname">
stepSel</td>
<td class="fielddoc">
The step selector for the DAC. </td></tr>
<tr><td class="fieldtype">
<a id="a45eb693780677dff100ff116cc33090f" name="a45eb693780677dff100ff116cc33090f"></a><a class="el" href="group__group__autanalog__dac__enums.html#gab05fba5dfa81d090fa68f77248b22e04">cy_en_autanalog_dac_stat_sel_t</a></td>
<td class="fieldname">
statSel</td>
<td class="fielddoc">
The status selector for the DAC output range. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__dac__ch__limit__t" id="structcy__stc__autanalog__dac__ch__limit__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__dac__ch__limit__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_dac_ch_limit_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_dac_ch_limit_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a23c7f0bf131426aa7edd968b8817526b" name="a23c7f0bf131426aa7edd968b8817526b"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga4fe34911a518f56ab789ec68b904d489">cy_en_autanalog_dac_limit_t</a></td>
<td class="fieldname">
cond</td>
<td class="fielddoc">
Range detection condition. </td></tr>
<tr><td class="fieldtype">
<a id="aba6a1ce51bfe2dd45dfee121a4bd8987" name="aba6a1ce51bfe2dd45dfee121a4bd8987"></a>int16_t</td>
<td class="fieldname">
low</td>
<td class="fielddoc">
Low threshold for range detection. </td></tr>
<tr><td class="fieldtype">
<a id="ad648553b7275b61a009a6b13c10bf9cf" name="ad648553b7275b61a009a6b13c10bf9cf"></a>int16_t</td>
<td class="fieldname">
high</td>
<td class="fielddoc">
High threshold for range detection. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__dac__waveform__t" id="structcy__stc__autanalog__dac__waveform__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__dac__waveform__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_dac_waveform_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_dac_waveform_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="adc727258f5bc901e34d7d2b4fe36cc1b" name="adc727258f5bc901e34d7d2b4fe36cc1b"></a>uint16_t</td>
<td class="fieldname">
numSamples</td>
<td class="fielddoc">
The number of samples in the waveform. </td></tr>
<tr><td class="fieldtype">
<a id="ae49d5b356d59ae974d45b541f8f7e24c" name="ae49d5b356d59ae974d45b541f8f7e24c"></a>const int16_t *</td>
<td class="fieldname">
waveformData</td>
<td class="fielddoc">
The pointer to the waveform data. </td></tr>
<tr><td class="fieldtype">
<a id="a09430749d803de474eaf7ffcce91c7a1" name="a09430749d803de474eaf7ffcce91c7a1"></a>bool</td>
<td class="fieldname">
isDriveModeArray</td>
<td class="fielddoc">
Indicates that all samples in the waveform array have the same drive mode configuration. </td></tr>
<tr><td class="fieldtype">
<a id="aa41f528c36f72fb0abd52e76efa76577" name="aa41f528c36f72fb0abd52e76efa76577"></a><a class="el" href="group__group__autanalog__dac__enums.html#gac77ea9db84a24c7741551e92022a7083">cy_en_autanalog_dac_out_drive_mode_t</a> *</td>
<td class="fieldname">
driveMode</td>
<td class="fielddoc">
The pointer to the drive mode configurations. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__dac__sta__t" id="structcy__stc__autanalog__dac__sta__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__dac__sta__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_dac_sta_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_dac_sta_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afbd58859bea2f63b313ad0ae89132865" name="afbd58859bea2f63b313ad0ae89132865"></a>uint16_t</td>
<td class="fieldname">
lpDivDac</td>
<td class="fielddoc">
The Low Power clock divider, actual divide value is DIV_VAL + 1, valid range is 1..1024. <p >For more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_clock">Clocking</a> chapter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a88d2ca694dd5823b4da9f3ef9de019cc" name="a88d2ca694dd5823b4da9f3ef9de019cc"></a><a class="el" href="group__group__autanalog__dac__enums.html#gadf18ff8fe6bc7017c4690f6690570b39">cy_en_autanalog_dac_topo_cfg_t</a></td>
<td class="fieldname">
topology</td>
<td class="fielddoc">
The DAC topology, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="a01f56c8fcb5b8ff66f05d3af97a3f361" name="a01f56c8fcb5b8ff66f05d3af97a3f361"></a><a class="el" href="group__group__autanalog__dac__enums.html#gad9f770740f1eb74af3dd7610a8294df8">cy_en_autanalog_dac_vref_sel_t</a></td>
<td class="fieldname">
vrefSel</td>
<td class="fielddoc">
The DAC source of the Vref, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_vref">Reference Voltage</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="a01848fd1cfdba488216400d3cd81e0e4" name="a01848fd1cfdba488216400d3cd81e0e4"></a>bool</td>
<td class="fieldname">
deGlitch</td>
<td class="fielddoc">
Enables the DAC de-glitch functionality, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> chapter. <ul>
<li>FALSE - disabled;</li>
<li>TRUE - enabled; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a830f895bcbe36c73eb2d79d77e4583fa" name="a830f895bcbe36c73eb2d79d77e4583fa"></a>bool</td>
<td class="fieldname">
bottomSel</td>
<td class="fielddoc">
The selector for the connecting the bottom end of the R-2R resistors ladder, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter. <ul>
<li>FALSE - connect to Vssa;</li>
<li>TRUE - connect to Vref; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a60d5b1938f8cc390fd3d5d8db00a1acf" name="a60d5b1938f8cc390fd3d5d8db00a1acf"></a>bool</td>
<td class="fieldname">
disabledMode</td>
<td class="fielddoc">
The selector for the DAC output value when the output is disabled, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_output">Output Drive Control</a> chapter. <ul>
<li>FALSE - tri-state output;</li>
<li>TRUE - output Vssa or Vref, depends on the setting in the <a class="el" href="group__group__autanalog__dac__data__structures.html#a830f895bcbe36c73eb2d79d77e4583fa" title="The selector for the connecting the bottom end of the R-2R resistors ladder, for more details,...">cy_stc_autanalog_dac_sta_t::bottomSel</a> field; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a545afd20ee3b7821f797446d4c609ef1" name="a545afd20ee3b7821f797446d4c609ef1"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga29714a504f21526e46b05f626615a598">cy_en_autanalog_dac_ref_buf_pwr_t</a></td>
<td class="fieldname">
refBuffPwr</td>
<td class="fielddoc">
The power mode of the reference voltage buffer, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="a32f15937ac71071f6ab7c1c09f325c26" name="a32f15937ac71071f6ab7c1c09f325c26"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga7fdaa97f66f2cbdcb6c0a9a1d96f3174">cy_en_autanalog_dac_out_buf_pwr_t</a></td>
<td class="fieldname">
outBuffPwr</td>
<td class="fielddoc">
The power mode of the output voltage buffer, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_topology">Topology</a> chapter. </td></tr>
<tr><td class="fieldtype">
<a id="a47ced588cf0e917bfc50c44dcb682159" name="a47ced588cf0e917bfc50c44dcb682159"></a>bool</td>
<td class="fieldname">
sign</td>
<td class="fielddoc">
Output data as a unsigned/signed value, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_sign">Signed/Unsigned Input</a> chapter. <ul>
<li>FALSE - unsigned 12-bit number;</li>
<li>TRUE - virtual signed 12-bits number; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="ac3172252ab8f342dec92b6ba7e52ea63" name="ac3172252ab8f342dec92b6ba7e52ea63"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga19e5862fddcb1a280cb4732f583ba932">cy_en_autanalog_dac_vref_mux_t</a></td>
<td class="fieldname">
vrefMux</td>
<td class="fielddoc">
Multiplexed reference voltage, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_vref">Reference Voltage</a>. </td></tr>
<tr><td class="fieldtype">
<a id="aff41539bdf5608cffbe90b2a3d1caf97" name="aff41539bdf5608cffbe90b2a3d1caf97"></a>uint8_t</td>
<td class="fieldname">
sampleTime</td>
<td class="fielddoc">
The sample time selection for the <a class="el" href="group__group__autanalog__dac__data__structures.html#a15db122e0243be449b6b54140c202222" title="Enables Sample and Hold functionality for the DAC, for more details, refer to Sample and Hold.">cy_stc_autanalog_dac_ch_t::sampleAndHold</a>. <p >Actual value is SAMPLE_TIME + 1, range 1..256 </p><dl class="section note"><dt>Note</dt><dd>The sample time is measured in terms of the number of clock cycles. </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a3a8db1e5c64f687296f07d640611fda0" name="a3a8db1e5c64f687296f07d640611fda0"></a>uint8_t</td>
<td class="fieldname">
stepVal[<a class="el" href="group__group__autanalog__dac__macros.html#ga451485174ed3939dd57032502128aacf">CY_AUTANALOG_DAC_STEP_VAL_NUM</a>]</td>
<td class="fielddoc">
The DAC step value. <p >Actual step value is STEP_VAL + 1. for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_mode">Operating Mode</a> chapter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7a034e09f6997d47de773f9cceda7531" name="a7a034e09f6997d47de773f9cceda7531"></a>uint8_t</td>
<td class="fieldname">
deGlitchTime</td>
<td class="fielddoc">
The DAC de-glitch time, for more details, refer to <a class="el" href="group__group__autanalog__dac.html#group_autanalog_dac_deglitch">De-glitch</a> Actual value is DEGLITCH_CNT + 1, range 1..256. <dl class="section note"><dt>Note</dt><dd>The sample time is measured in terms of the number of clock cycles. </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="aa90ea06c520f06ef1a7662888d952368" name="aa90ea06c520f06ef1a7662888d952368"></a><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__t">cy_stc_autanalog_dac_ch_t</a> *</td>
<td class="fieldname">
chCfg[<a class="el" href="group__group__autanalog__dac__macros.html#ga847a60eba05e360f3acefed04551b852">CY_AUTANALOG_DAC_CH_CFG_NUM</a>]</td>
<td class="fielddoc">
The array of pointers to the configuration structures for the DAC channels, a NULL element means that the channel structure is not configured. </td></tr>
<tr><td class="fieldtype">
<a id="a2ddf643f1ca5472e8002154f6b9c6a8b" name="a2ddf643f1ca5472e8002154f6b9c6a8b"></a><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__ch__limit__t">cy_stc_autanalog_dac_ch_limit_t</a> *</td>
<td class="fieldname">
chLimitCfg[<a class="el" href="group__group__autanalog__dac__macros.html#ga2dba3a42b54e96af13fa41b11dd43f17">CY_AUTANALOG_DAC_CH_RANGE_NUM</a>]</td>
<td class="fielddoc">
The array of pointers to the configuration structures for the DAC output range detection, a NULL element means that the range detection is not configured. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__dac__t" id="structcy__stc__autanalog__dac__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__dac__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_dac_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_dac_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab7e8037710ad56a7780afcd4ae967e5d" name="ab7e8037710ad56a7780afcd4ae967e5d"></a><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__sta__t">cy_stc_autanalog_dac_sta_t</a> *</td>
<td class="fieldname">
dacStaCfg</td>
<td class="fielddoc">
The pointer to a static part of the DAC configuration. </td></tr>
<tr><td class="fieldtype">
<a id="a26bd54d24ad8f7977db7012973af26e8" name="a26bd54d24ad8f7977db7012973af26e8"></a><a class="el" href="group__group__autanalog__dac__data__structures.html#structcy__stc__autanalog__dac__waveform__t">cy_stc_autanalog_dac_waveform_t</a> *</td>
<td class="fieldname">
waveform</td>
<td class="fielddoc">
The pointer to a waveform part of the DAC configuration. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__autanalog__stt__dac__t" id="structcy__stc__autanalog__stt__dac__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__autanalog__stt__dac__t">&#9670;&nbsp;</a></span>cy_stc_autanalog_stt_dac_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_autanalog_stt_dac_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa9a614fa49d1793766214cc4207a1404" name="aa9a614fa49d1793766214cc4207a1404"></a>bool</td>
<td class="fieldname">
unlock</td>
<td class="fielddoc">
DAC Unlock<br  />
. <ul>
<li>FALSE - Locked:<br  />
 Data from fields enable, trigger, channel and direction of this structure are NOT taken into account in the corresponding state of STT;</li>
<li>TRUE - Unlocked:<br  />
 Data from fields enable, trigger, channel and direction of this structure are used in the STT corresponding state; </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="abf532303f460e0766f8529babdb50824" name="abf532303f460e0766f8529babdb50824"></a>bool</td>
<td class="fieldname">
enable</td>
<td class="fielddoc">
Enables the DAC. </td></tr>
<tr><td class="fieldtype">
<a id="af7c41484566370b872841dbfa8fdeec7" name="af7c41484566370b872841dbfa8fdeec7"></a>bool</td>
<td class="fieldname">
trigger</td>
<td class="fielddoc">
This field initiates the DAC operation per selected channel. </td></tr>
<tr><td class="fieldtype">
<a id="ade470a1fea2822c26b60eadcea309053" name="ade470a1fea2822c26b60eadcea309053"></a>uint8_t</td>
<td class="fieldname">
channel</td>
<td class="fielddoc">
The DAC channel selector, refer to <a class="el" href="group__group__autanalog__dac__data__structures.html#aa90ea06c520f06ef1a7662888d952368" title="The array of pointers to the configuration structures for the DAC channels, a NULL element means that...">cy_stc_autanalog_dac_sta_t::chCfg</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a794925e2fac41db7573c5389f5bccdef" name="a794925e2fac41db7573c5389f5bccdef"></a><a class="el" href="group__group__autanalog__dac__enums.html#ga6d8b4ad5057800a141753126211afaa9">cy_en_autanalog_stt_dac_dir_t</a></td>
<td class="fieldname">
direction</td>
<td class="fielddoc">
Defines the direction of movement in the LUT or the increment/decrement of the DAC value. </td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
