INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/mux_using_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2to4
INFO: [VRFC 10-311] analyzing module mux_using_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_mux_to_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux_to_decoder
