Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan  8 04:02:34 2022
| Host         : LAPTOP-R5U6T19K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                3           
TIMING-18  Warning           Missing input or output delay              18          
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DISPLAY/DIS/clk_d/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                78894        0.013        0.000                      0                78894        4.500        0.000                       0                 41629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.016        0.000                      0                78894        0.013        0.000                      0                78894        4.500        0.000                       0                 41629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/out_reg[476][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 0.456ns (4.545%)  route 9.577ns (95.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X45Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  UARTRXLOGIC/FSMRX/din_reg[0]/Q
                         net (fo=2048, routed)        9.577    15.247    BRAMB/din[0]
    SLICE_X80Y46         FDRE                                         r  BRAMB/out_reg[476][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.727    15.149    BRAMB/clk
    SLICE_X80Y46         FDRE                                         r  BRAMB/out_reg[476][0]/C
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X80Y46         FDRE (Setup_fdre_C_D)       -0.031    15.263    BRAMB/out_reg[476][0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/out_reg[329][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 0.419ns (4.329%)  route 9.259ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  UARTRXLOGIC/FSMRX/din_reg[1]/Q
                         net (fo=2048, routed)        9.259    14.893    BRAMB/din[1]
    SLICE_X41Y6          FDRE                                         r  BRAMB/out_reg[329][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.683    15.105    BRAMB/clk
    SLICE_X41Y6          FDRE                                         r  BRAMB/out_reg[329][1]/C
                         clock pessimism              0.180    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.256    14.994    BRAMB/out_reg[329][1]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/out_reg[1006][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 0.419ns (4.338%)  route 9.240ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  UARTRXLOGIC/FSMRX/din_reg[1]/Q
                         net (fo=2048, routed)        9.240    14.874    BRAMA/din[1]
    SLICE_X31Y22         FDRE                                         r  BRAMA/out_reg[1006][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.672    15.094    BRAMA/clk
    SLICE_X31Y22         FDRE                                         r  BRAMA/out_reg[1006][1]/C
                         clock pessimism              0.180    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)       -0.256    14.983    BRAMA/out_reg[1006][1]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/out_reg[1007][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 0.419ns (4.338%)  route 9.241ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  UARTRXLOGIC/FSMRX/din_reg[1]/Q
                         net (fo=2048, routed)        9.241    14.874    BRAMB/din[1]
    SLICE_X30Y20         FDRE                                         r  BRAMB/out_reg[1007][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.675    15.097    BRAMB/clk
    SLICE_X30Y20         FDRE                                         r  BRAMB/out_reg[1007][1]/C
                         clock pessimism              0.180    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.231    15.011    BRAMB/out_reg[1007][1]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/out_reg[322][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 0.419ns (4.351%)  route 9.211ns (95.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  UARTRXLOGIC/FSMRX/din_reg[1]/Q
                         net (fo=2048, routed)        9.211    14.844    BRAMA/din[1]
    SLICE_X25Y5          FDRE                                         r  BRAMA/out_reg[322][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.688    15.110    BRAMA/clk
    SLICE_X25Y5          FDRE                                         r  BRAMA/out_reg[322][1]/C
                         clock pessimism              0.180    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)       -0.256    14.999    BRAMA/out_reg[322][1]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/out_reg[459][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 0.419ns (4.392%)  route 9.122ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.611     5.213    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y116        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  UARTRXLOGIC/FSMRX/din_reg[4]/Q
                         net (fo=2048, routed)        9.122    14.754    BRAMB/din[4]
    SLICE_X85Y65         FDRE                                         r  BRAMB/out_reg[459][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.604    15.027    BRAMB/clk
    SLICE_X85Y65         FDRE                                         r  BRAMB/out_reg[459][4]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X85Y65         FDRE (Setup_fdre_C_D)       -0.243    14.928    BRAMB/out_reg[459][4]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMB/out_reg[194][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 0.456ns (4.681%)  route 9.286ns (95.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X45Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  UARTRXLOGIC/FSMRX/din_reg[2]/Q
                         net (fo=2048, routed)        9.286    14.956    BRAMB/din[2]
    SLICE_X88Y140        FDRE                                         r  BRAMB/out_reg[194][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.594    15.016    BRAMB/clk
    SLICE_X88Y140        FDRE                                         r  BRAMB/out_reg[194][2]/C
                         clock pessimism              0.188    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X88Y140        FDRE (Setup_fdre_C_D)       -0.031    15.138    BRAMB/out_reg[194][2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/out_reg[1009][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 0.456ns (4.619%)  route 9.416ns (95.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.612     5.214    UARTRXLOGIC/FSMRX/clk
    SLICE_X45Y115        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  UARTRXLOGIC/FSMRX/din_reg[2]/Q
                         net (fo=2048, routed)        9.416    15.086    BRAMA/din[2]
    SLICE_X3Y34          FDRE                                         r  BRAMA/out_reg[1009][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.765    15.187    BRAMA/clk
    SLICE_X3Y34          FDRE                                         r  BRAMA/out_reg[1009][2]/C
                         clock pessimism              0.180    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.061    15.271    BRAMA/out_reg[1009][2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 PROCESSINGCORE/FSMUNPACK/wait_ciclos_reg[1]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/data_to_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 2.026ns (21.109%)  route 7.572ns (78.891%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.635     5.238    PROCESSINGCORE/FSMUNPACK/clk
    SLICE_X48Y97         FDRE                                         r  PROCESSINGCORE/FSMUNPACK/wait_ciclos_reg[1]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  PROCESSINGCORE/FSMUNPACK/wait_ciclos_reg[1]_rep__18/Q
                         net (fo=122, routed)         3.260     8.954    PROCESSINGCORE/FSMUNPACK/wait_ciclos_reg[1]_rep__18_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.078 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_245/O
                         net (fo=1, routed)           0.000     9.078    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_245_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     9.319 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     9.319    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_105_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098     9.417 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_35/O
                         net (fo=1, routed)           1.212    10.629    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_35_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.319    10.948 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.948    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_14_n_0
    SLICE_X42Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    11.195 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    11.195    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_5_n_0
    SLICE_X42Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    11.293 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.608    13.901    PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0_i_1_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.319    14.220 r  PROCESSINGCORE/FSMUNPACK/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.149    14.369    PROCESSINGCORE/result_unpack[1]
    SLICE_X47Y106        LUT5 (Prop_lut5_I4_O)        0.124    14.493 r  PROCESSINGCORE/process_result[1]_INST_0/O
                         net (fo=2, routed)           0.343    14.835    DISPLAY/data32[1]
    SLICE_X47Y104        FDRE                                         r  DISPLAY/data_to_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.497    14.919    DISPLAY/clk
    SLICE_X47Y104        FDRE                                         r  DISPLAY/data_to_display_reg[1]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)       -0.043    15.021    DISPLAY/data_to_display_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 UARTRXLOGIC/FSMRX/din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMA/out_reg[458][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 0.419ns (4.400%)  route 9.104ns (95.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.611     5.213    UARTRXLOGIC/FSMRX/clk
    SLICE_X43Y116        FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  UARTRXLOGIC/FSMRX/din_reg[4]/Q
                         net (fo=2048, routed)        9.104    14.736    BRAMA/din[4]
    SLICE_X89Y75         FDRE                                         r  BRAMA/out_reg[458][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       1.595    15.018    BRAMA/clk
    SLICE_X89Y75         FDRE                                         r  BRAMA/out_reg[458][4]/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)       -0.239    14.923    BRAMA/out_reg[458][4]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[379].Add/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.190%)  route 0.173ns (40.810%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.570     1.489    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[379].Add/clk
    SLICE_X9Y100         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[379].Add/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[379].Add/result_reg[2]/Q
                         net (fo=1, routed)           0.173     1.803    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/B[2]
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result[3]_i_3/O
                         net (fo=1, routed)           0.000     1.848    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result[3]_i_3_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.913 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/P[2]
    SLICE_X8Y99          FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.847     2.012    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/clk
    SLICE_X8Y99          FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result_reg[2]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.134     1.900    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[189].Add/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/BASICPROCE/basic_result_reg[935][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.256ns (51.247%)  route 0.244ns (48.753%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.566     1.485    PROCESSINGCORE/BASICPROCE/clk
    SLICE_X51Y52         FDRE                                         r  PROCESSINGCORE/BASICPROCE/basic_result_reg[935][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  PROCESSINGCORE/BASICPROCE/basic_result_reg[935][4]/Q
                         net (fo=2, routed)           0.244     1.870    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/B[4]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result[7]_i_5/O
                         net (fo=1, routed)           0.000     1.915    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result[7]_i_5_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.985 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/P[4]
    SLICE_X46Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.908     2.073    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/clk
    SLICE_X46Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result_reg[4]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.134     1.956    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[467].Add/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.603     1.522    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/clk
    SLICE_X81Y99         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/Q
                         net (fo=1, routed)           0.080     1.743    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/B[15]
    SLICE_X80Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result[15]_i_2/O
                         net (fo=1, routed)           0.000     1.788    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result[15]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.897 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[15]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.951 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/P[16]
    SLICE_X80Y100        FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.868     2.034    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/clk
    SLICE_X80Y100        FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.922    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.287ns (60.137%)  route 0.190ns (39.863%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.568     1.487    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/clk
    SLICE_X44Y54         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[17]/Q
                         net (fo=2, routed)           0.190     1.819    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/A[17]
    SLICE_X47Y49         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.965 r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/P[18]
    SLICE_X47Y49         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.908     2.073    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/clk
    SLICE_X47Y49         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[18]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105     1.927    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.287ns (60.090%)  route 0.191ns (39.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.568     1.487    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/clk
    SLICE_X44Y53         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[13]/Q
                         net (fo=2, routed)           0.191     1.819    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/A[13]
    SLICE_X47Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.965 r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/P[14]
    SLICE_X47Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.908     2.073    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/clk
    SLICE_X47Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[14]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.105     1.927    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.287ns (60.090%)  route 0.191ns (39.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.569     1.488    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/clk
    SLICE_X44Y52         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[9]/Q
                         net (fo=2, routed)           0.191     1.820    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/A[9]
    SLICE_X47Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.966 r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/P[10]
    SLICE_X47Y47         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.908     2.073    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/clk
    SLICE_X47Y47         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[10]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.105     1.927    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.287ns (60.090%)  route 0.191ns (39.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.569     1.488    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/clk
    SLICE_X44Y50         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[232].Add/result_reg[1]/Q
                         net (fo=2, routed)           0.191     1.820    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/A[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.966 r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/P[2]
    SLICE_X47Y45         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.907     2.072    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/clk
    SLICE_X47Y45         FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[2]/C
                         clock pessimism             -0.250     1.821    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.105     1.926    PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[116].Add/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/BASICPROCE/basic_result_reg[940][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.311ns (61.146%)  route 0.198ns (38.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.567     1.486    PROCESSINGCORE/BASICPROCE/clk
    SLICE_X49Y52         FDRE                                         r  PROCESSINGCORE/BASICPROCE/basic_result_reg[940][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  PROCESSINGCORE/BASICPROCE/basic_result_reg[940][7]/Q
                         net (fo=3, routed)           0.198     1.825    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/A[7]
    SLICE_X50Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.942 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[7]_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/P[8]
    SLICE_X50Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.906     2.071    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/clk
    SLICE_X50Y48         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[8]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.954    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[470].Add/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.361ns (81.712%)  route 0.081ns (18.288%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.603     1.522    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/clk
    SLICE_X81Y99         FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[135].Add/result_reg[15]/Q
                         net (fo=1, routed)           0.080     1.743    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/B[15]
    SLICE_X80Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result[15]_i_2/O
                         net (fo=1, routed)           0.000     1.788    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result[15]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.897 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[15]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.964 r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.964    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/P[18]
    SLICE_X80Y100        FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.868     2.034    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/clk
    SLICE_X80Y100        FDRE                                         r  PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     1.922    PROCESSINGCORE/ADDER/add_tree_inst/add_pairs_inst/genblk1[67].Add/result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PROCESSINGCORE/BASICPROCE/basic_result_reg[153][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.789%)  route 0.191ns (43.210%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.557     1.476    PROCESSINGCORE/BASICPROCE/clk
    SLICE_X51Y110        FDRE                                         r  PROCESSINGCORE/BASICPROCE/basic_result_reg[153][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  PROCESSINGCORE/BASICPROCE/basic_result_reg[153][6]/Q
                         net (fo=2, routed)           0.191     1.808    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/B[6]
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result[7]_i_3/O
                         net (fo=1, routed)           0.000     1.853    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result[7]_i_3_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.918 r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/P[6]
    SLICE_X54Y105        FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=41628, routed)       0.827     1.993    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/clk
    SLICE_X54Y105        FDRE                                         r  PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result_reg[6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.134     1.876    PROCESSINGCORE/ADDER/add_pairs_inst/genblk1[76].Add/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y76     PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[0].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y35     PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[100].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y34     PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[101].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y27     PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[102].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y28     PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[103].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y2      PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[104].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y3      PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[105].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y8      PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[106].Add/result_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y1      PROCESSINGCORE/ADDER/add_tree_inst/add_tree_inst/add_pairs_inst/genblk1[107].Add/result_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X23Y197   BRAMA/out_reg[0][2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y197   BRAMA/out_reg[0][4]/C



